
---------- Begin Simulation Statistics ----------
final_tick                                  771934000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89312                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852436                       # Number of bytes of host memory used
host_op_rate                                    92462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.20                       # Real time elapsed on the host
host_tick_rate                               68941794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1035288                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000772                       # Number of seconds simulated
sim_ticks                                   771934000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.792148                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   67887                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                68717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1100                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             42422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 82                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              224                       # Number of indirect misses.
system.cpu.branchPred.lookups                  143579                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        21294                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         6454                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        14513                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        13235                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           62                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           18                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          234                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          319                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1598                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          469                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           42                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          328                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           58                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          410                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          138                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          350                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          529                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          231                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          760                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          930                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          414                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         1635                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1422                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           37                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          281                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28           93                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          101                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           11                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           36                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        16937                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          387                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          174                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          149                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          199                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7           26                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1951                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           71                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11            8                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          323                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          409                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           59                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          350                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          137                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          231                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          530                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          198                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          761                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1869                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1647                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          687                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          196                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          214                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        10082                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           14                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           80                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   49901                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     68964                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    68721                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               797                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      89552                       # Number of branches committed
system.cpu.commit.bw_lim_events                 63878                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          505862                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000413                       # Number of instructions committed
system.cpu.commit.committedOps                1035696                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1429782                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.724373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.819359                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1058409     74.03%     74.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       200068     13.99%     88.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        61768      4.32%     92.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9481      0.66%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20769      1.45%     94.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6490      0.45%     94.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5334      0.37%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3585      0.25%     95.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        63878      4.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1429782                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30618                       # Number of function calls committed.
system.cpu.commit.int_insts                   1016144                       # Number of committed integer instructions.
system.cpu.commit.loads                        160773                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           521896     50.39%     50.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          158304     15.28%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            60283      5.82%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.01%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.01%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.01%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.01%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          160773     15.52%     87.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133941     12.93%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1035696                       # Class of committed instruction
system.cpu.commit.refs                         294714                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1035288                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.543861                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.543861                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1103566                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   305                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                67843                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1736058                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   125816                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    212734                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4634                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1033                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 49279                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      143579                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    215175                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1257140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2569                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1758524                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9874                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092999                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             233891                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             117870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.139037                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1496029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.215674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.571580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1160787     77.59%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24293      1.62%     79.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54513      3.64%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17903      1.20%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26423      1.77%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35114      2.35%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    27991      1.87%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9593      0.64%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   139412      9.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1496029                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           47840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2747                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132264                       # Number of branches executed
system.cpu.iew.exec_nop                           464                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.984822                       # Inst execution rate
system.cpu.iew.exec_refs                       473801                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     198453                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  332881                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                276092                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                214                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               444                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               228886                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1701929                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                275348                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2010                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1520436                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17214                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 49608                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4634                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 75400                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3665                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              149                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115309                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        94929                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2518                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            229                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1610580                       # num instructions consuming a value
system.cpu.iew.wb_count                       1454780                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646638                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1041462                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.942295                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1519421                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2248203                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1261314                       # number of integer regfile writes
system.cpu.ipc                               0.647727                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.647727                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                35      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                779760     51.22%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               199683     13.12%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 67953      4.46%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   85      0.01%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  140      0.01%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  140      0.01%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.01%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               275910     18.12%     86.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              198634     13.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1522447                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1173303                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.770669                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7553      0.64%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 612118     52.17%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  533999     45.51%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11437      0.97%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8193      0.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2694513                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5738105                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1453690                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2366292                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1701251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1522447                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 214                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          666110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26240                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       514802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1496029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.017659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.601098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              888614     59.40%     59.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              200614     13.41%     72.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              178533     11.93%     84.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95716      6.40%     91.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45502      3.04%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               45883      3.07%     97.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22769      1.52%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               17602      1.18%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 796      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1496029                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.986124                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1202                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2360                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1090                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1315                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              4086                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              166                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               276092                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              228886                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  923178                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                          1543869                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  463634                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                914731                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  93277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   136560                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    125                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2724794                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1715294                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1498240                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    239996                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 537737                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4634                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                638173                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   583452                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2637927                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          13032                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                390                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    224398                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            223                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1492                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2857867                       # The number of ROB reads
system.cpu.rob.rob_writes                     3149444                       # The number of ROB writes
system.cpu.timesIdled                             502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1321                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     571                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        31663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13041                       # Transaction distribution
system.membus.trans_dist::CleanEvict               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15203                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           753                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        44980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1855744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1855744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15963                       # Request fanout histogram
system.membus.reqLayer0.occupancy            85449500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83558250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          412                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15202                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          143                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        45787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 47831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1946432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2025024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13087                       # Total snoops (count)
system.tol2bus.snoopTraffic                    834624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29231     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29257                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           31311500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23021000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::total                      207                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 203                       # number of overall hits
system.l2.overall_hits::.cpu.data                   4                       # number of overall hits
system.l2.overall_hits::total                     207                       # number of overall hits
system.l2.demand_misses::.cpu.inst                613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               613                       # number of overall misses
system.l2.overall_misses::.cpu.data             15343                       # number of overall misses
system.l2.overall_misses::total                 15956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1333591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1381512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1333591000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1381512500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16163                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16163                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.751225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987193                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.751225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987193                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78175.367047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86918.529623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86582.633492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78175.367047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86918.529623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86582.633492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13041                       # number of writebacks
system.l2.writebacks::total                     13041                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1180181000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1221972500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1180181000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1221972500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.751225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987193                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.751225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987193                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68175.367047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76919.833149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76583.886939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68175.367047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76919.833149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76583.886939                       # average overall mshr miss latency
system.l2.replacements                          13087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15068                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          411                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              411                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          411                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1321531000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1321531000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86925.672565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86925.672565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1169521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1169521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76926.988094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76926.988094                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.751225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78175.367047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78175.367047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.751225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68175.367047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68175.367047                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.979021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86142.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86142.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.979021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76142.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76142.857143                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2615.918231                       # Cycle average of tags in use
system.l2.tags.total_refs                       31653                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.225835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       565.825416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2048.866980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087585                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    269253                       # Number of tag accesses
system.l2.tags.data_accesses                   269253                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         981952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1021184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       834624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          834624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50822998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1272067301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1322890299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50822998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50822998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1081211606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1081211606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1081211606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50822998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1272067301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2404101905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013500250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43428                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12201                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13041                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13041                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    249603250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   79780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               548778250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15643.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34393.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13782                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13041                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    476.557900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   444.203406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.434932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          147      3.78%      3.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          157      4.04%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      0.72%      8.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          185      4.76%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3341     85.98%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.21%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.08%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.10%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.611316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.109728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.759447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           812     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.210429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              812     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1021184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  832896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1021184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               834624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1322.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1078.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1322.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1081.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     771884000                       # Total gap between requests
system.mem_ctrls.avgGap                      26619.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       981952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       832896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50822997.821057237685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1272067301.090507745743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1078973072.827469587326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13041                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16555500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    532222750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15715577750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27007.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34688.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1205089.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14080080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7460970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            57398460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           33971760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        334312410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         14896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          522969840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.479992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     36020250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    710173750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13708800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7286400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            56527380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           33961320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        335170830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         14173920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          521678010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.806494                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     34169250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    712024750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       214182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           214182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       214182                       # number of overall hits
system.cpu.icache.overall_hits::total          214182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total           993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62276498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62276498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62276498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62276498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       215175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       215175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215175                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004615                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004615                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004615                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004615                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62715.506546                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62715.506546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62715.506546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62715.506546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          943                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          412                       # number of writebacks
system.cpu.icache.writebacks::total               412                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51375498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51375498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51375498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51375498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003792                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003792                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003792                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003792                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62960.169118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62960.169118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62960.169118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62960.169118                       # average overall mshr miss latency
system.cpu.icache.replacements                    412                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       214182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          214182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62276498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62276498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       215175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62715.506546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62715.506546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51375498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51375498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62960.169118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62960.169118                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           395.647856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              214998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.477941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   395.647856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.772750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.772750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            431166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           431166                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       279583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           279583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       279634                       # number of overall hits
system.cpu.dcache.overall_hits::total          279634                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128976                       # number of overall misses
system.cpu.dcache.overall_misses::total        128976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10006739847                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10006739847                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10006739847                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10006739847                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.315677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.315677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.315646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.315646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77589.069225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77589.069225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77586.061337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77586.061337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3681                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.948112                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15068                       # number of writebacks
system.cpu.dcache.writebacks::total             15068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113621                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        15350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15353                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1356375996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1356375996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1356610496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1356610496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88363.257068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88363.257068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88361.264639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88361.264639                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15081                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       274439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          274439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       274734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       274734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79157.627119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79157.627119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84978.417266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84978.417266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       128669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9983165849                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9983165849                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.961558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.961558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77587.964848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77587.964848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       113465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       113465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1344348498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1344348498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88420.711523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88420.711523                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.089286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.089286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       234500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       234500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005988                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005988                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       264000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       264000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005988                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005988                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       263000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       263000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           264.979661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              295294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15352                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.234888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   264.979661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.517538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.517538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.529297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            833190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           833190                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    771934000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    771934000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
