<div id="pf1e6" class="pf w0 h0" data-page-no="1e6"><div class="pc pc1e6 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1e6.png"/><div class="t m0 x87 h8 y6c3 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 xd7 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">Selecting more than one ADHWTSn prior to a conversion</div><div class="t m0 xd7 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">completion will result in unknown results. To avoid this,</div><div class="t m0 xd7 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">select only one ADHWTSn prior to a conversion</div><div class="t m0 xd7 hf y629 ff3 fs5 fc0 sc0 ls0">completion.</div><div class="t m0 x33 hf y1ee9 ff3 fs5 fc0 sc0 ls0 ws0">â€¢<span class="_ _11"> </span>Following the transfer of the result to the data registers when continuous conversion</div><div class="t m0 x117 hf y79e ff3 fs5 fc0 sc0 ls0 ws0">is enabled, that is, when ADCO=1.</div><div class="t m0 x9 hf y2aea ff3 fs5 fc0 sc0 ls0 ws0">If continuous conversions are enabled, a new conversion is automatically initiated after</div><div class="t m0 x9 hf y2aeb ff3 fs5 fc0 sc0 ls0 ws0">the completion of the current conversion, by:. In software triggered operation, that is,</div><div class="t m0 x9 hf y2aec ff3 fs5 fc0 sc0 ls0 ws0">when ADTRG=0, continuous conversions begin after SC1A is written and continue until</div><div class="t m0 x9 hf y2aed ff3 fs5 fc0 sc0 ls0 ws0">aborted. In hardware triggered operation, that is, when ADTRG=1 and one ADHWTSn</div><div class="t m0 x9 hf y2aee ff3 fs5 fc0 sc0 ls0 ws0">event has occurred, continuous conversions begin after a hardware trigger event and</div><div class="t m0 x9 hf y2aef ff3 fs5 fc0 sc0 ls0 ws0">continue until aborted.</div><div class="t m0 x9 hf y2af0 ff3 fs5 fc0 sc0 ls0 ws0">If hardware averaging is enabled, a new conversion is automatically initiated after the</div><div class="t m0 x9 hf y2af1 ff3 fs5 fc0 sc0 ls0 ws0">completion of the current conversion until the correct number of conversions are</div><div class="t m0 x9 hf y2af2 ff3 fs5 fc0 sc0 ls0 ws0">completed. In software triggered operation, conversions begin after SC1A is written. In</div><div class="t m0 x9 hf y2af3 ff3 fs5 fc0 sc0 ls0 ws0">hardware triggered operation, conversions begin after a hardware trigger. If continuous</div><div class="t m0 x9 hf y2af4 ff3 fs5 fc0 sc0 ls0 ws0">conversions are also enabled, a new set of conversions to be averaged are initiated</div><div class="t m0 x9 hf y2af5 ff3 fs5 fc0 sc0 ls0 ws0">following the last of the selected number of conversions.</div><div class="t m0 x9 h1b y2af6 ff1 fsc fc0 sc0 ls0 ws0">28.4.4.2<span class="_ _b"> </span>Completing conversions</div><div class="t m0 x9 hf y15a1 ff3 fs5 fc0 sc0 ls0 ws0">A conversion is completed when the result of the conversion is transferred into the data</div><div class="t m0 x9 hf y2af7 ff3 fs5 fc0 sc0 ls0 ws0">result registers, Rn. If the compare functions are disabled, this is indicated by setting of</div><div class="t m0 x9 hf y2af8 ff3 fs5 fc0 sc0 ls0 ws0">SC1n[COCO]. If hardware averaging is enabled, the respective SC1n[COCO] sets only if</div><div class="t m0 x9 hf y2af9 ff3 fs5 fc0 sc0 ls0 ws0">the last of the selected number of conversions is completed. If the compare function is</div><div class="t m0 x9 hf y2afa ff3 fs5 fc0 sc0 ls0 ws0">enabled, the respective SC1n[COCO] sets and conversion result data is transferred only if</div><div class="t m0 x9 hf y2afb ff3 fs5 fc0 sc0 ls0 ws0">the compare condition is true. If both hardware averaging and compare functions are</div><div class="t m0 x9 hf y2afc ff3 fs5 fc0 sc0 ls0 ws0">enabled, then the respective SC1n[COCO] sets only if the last of the selected number of</div><div class="t m0 x9 hf y2afd ff3 fs5 fc0 sc0 ls0 ws0">conversions is completed and the compare condition is true. An interrupt is generated if</div><div class="t m0 x9 hf ya57 ff3 fs5 fc0 sc0 ls0 ws0">the respective SC1n[AIEN] is high at the time that the respective SC1n[COCO] is set.</div><div class="t m0 x9 h1b y2afe ff1 fsc fc0 sc0 ls0 ws0">28.4.4.3<span class="_ _b"> </span>Aborting conversions</div><div class="t m0 x9 hf y2aff ff3 fs5 fc0 sc0 ls0 ws0">Any conversion in progress is aborted when:</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">486<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
