<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='182' type='64'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='182'>// Node is variadic, root has 3 fixed inputs.</doc>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='191989' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='60176' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
