# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_5_1_cntr4u.srcs/sources_1/new/cntr4u.v" \
"../../../../lab_5_1_cntr4u.srcs/sim_1/new/cntr4u_tst.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
