<?xml version="1.0" ?>

<sfrfile core="tc1100" xmlns="http://www.tasking.com/schema/sfrfile/v1.0">
	<header>

Version: @(#)regtc1100.xml	1.14 09/11/24
Generated from @(#)regtc1100.xml	1.14 09/11/24

This file contains all SFR and BIT names and on-chip register definitions
It is based on the following document(s):
- TC1100_dave_20041027.txt

Copyright 2002-2010 Altium BV

	</header>
	<group name="Core Base">
		<sfr name="core_base" address="0xF7E1" description="The base address off the memory for the CSFR's"/>
	</group>
	<group name="GPR" description="General Purpose Registers">
		<sfr name="D0" address="0xFF00" description="Data Register 0"/>
		<sfr name="D1" address="0xFF04" description="Data Register 1"/>
		<sfr name="D2" address="0xFF08" description="Data Register 2"/>
		<sfr name="D3" address="0xFF0C" description="Data Register 3"/>
		<sfr name="D4" address="0xFF10" description="Data Register 4"/>
		<sfr name="D5" address="0xFF14" description="Data Register 5"/>
		<sfr name="D6" address="0xFF18" description="Data Register 6"/>
		<sfr name="D7" address="0xFF1C" description="Data Register 7"/>
		<sfr name="D8" address="0xFF20" description="Data Register 8"/>
		<sfr name="D9" address="0xFF24" description="Data Register 9"/>
		<sfr name="D10" address="0xFF28" description="Data Register 10"/>
		<sfr name="D11" address="0xFF2C" description="Data Register 11"/>
		<sfr name="D12" address="0xFF30" description="Data Register 12"/>
		<sfr name="D13" address="0xFF34" description="Data Register 13"/>
		<sfr name="D14" address="0xFF38" description="Data Register 14"/>
		<sfr name="D15" address="0xFF3C" description="Data Register 15"/>
		<sfr name="A0" address="0xFF80" description="Address Register 0"/>
		<sfr name="A1" address="0xFF84" description="Address Register 1"/>
		<sfr name="A2" address="0xFF88" description="Address Register 2"/>
		<sfr name="A3" address="0xFF8C" description="Address Register 3"/>
		<sfr name="A4" address="0xFF90" description="Address Register 4"/>
		<sfr name="A5" address="0xFF94" description="Address Register 5"/>
		<sfr name="A6" address="0xFF98" description="Address Register 6"/>
		<sfr name="A7" address="0xFF9C" description="Address Register 7"/>
		<sfr name="A8" address="0xFFA0" description="Address Register 8"/>
		<sfr name="A9" address="0xFFA4" description="Address Register 9"/>
		<sfr name="A10" address="0xFFA8" description="Address Register 10"/>
		<sfr name="SP" address="0xFFA8" description="Stack Pointer"/>
		<sfr name="A11" address="0xFFAC" description="Address Register 11"/>
		<sfr name="RA" address="0xFFAC" description="Return Address"/>
		<sfr name="A12" address="0xFFB0" description="Address Register 12"/>
		<sfr name="A13" address="0xFFB4" description="Address Register 13"/>
		<sfr name="A14" address="0xFFB8" description="Address Register 14"/>
		<sfr name="A15" address="0xFFBC" description="Address Register 15"/>
	</group>
	<group name="CSFR" description="Core Special Function Registers">
		<sfr name="PCXI" address="0xFE00" description="Previous Context Info Register"/>
		<sfr name="PSW" address="0xFE04" description="Program Status Word"/>
		<sfr name="PC" address="0xFE08" description="Program Counter"/>
		<sfr name="SYSCON" address="0xFE14" description="System Configuration Control Register"/>
		<sfr name="CPU_ID" address="0xFE18" description="CPU Identification Register"/>
		<sfr name="BIV" address="0xFE20" description="Interrupt Vector Table"/>
		<sfr name="BTV" address="0xFE24" description="Trap Vector Table Pointer."/>
		<sfr name="ISP" address="0xFE28" description="Interrupt Stack Pointer"/>
		<sfr name="ICR" address="0xFE2C" description="Interrupt Unit Control Register"/>
		<sfr name="FCX" address="0xFE38" description="Free CSA List Head Pointer"/>
		<sfr name="LCX" address="0xFE3C" description="Free CSA List Limit Pointer"/>
		<sfr name="MMU_CON" address="0x8000" description="MMU Configuration Register"/>
		<sfr name="MMU_ASI" address="0x8004" description="MMU Address Space Identifier Register"/>
		<sfr name="MMU_ID" address="0x8008" description="MMU Identification Register"/>
		<sfr name="MMU_TVA" address="0x800C" description="MMU Translation Virtual Address Register"/>
		<sfr name="MMU_TPA" address="0x8010" description="MMU Translation Physical Address Register"/>
		<sfr name="MMU_TPX" address="0x8014" description="MMU Translation Page Index Register"/>
		<sfr name="MMU_TFA" address="0x8018" description="MMU Translation Fault Address Register"/>
		<sfr name="DPR0_0L" address="0xC000" description="Data Seg. Prot. Reg. 0, Set 0, lower"/>
		<sfr name="DPR0_0U" address="0xC004" description="Data Seg. Prot. Reg. 0, Set 0, upper"/>
		<sfr name="DPR0_1L" address="0xC008" description="Data Seg. Prot. Reg. 1, Set 0, lower"/>
		<sfr name="DPR0_1U" address="0xC00C" description="Data Seg. Prot. Reg. 1, Set 0, upper"/>
		<sfr name="DPR0_2L" address="0xC010" description="Data Seg. Prot. Reg. 2, Set 0, lower"/>
		<sfr name="DPR0_2U" address="0xC014" description="Data Seg. Prot. Reg. 2, Set 0, upper"/>
		<sfr name="DPR0_3L" address="0xC018" description="Data Seg. Prot. Reg. 3, Set 0, lower"/>
		<sfr name="DPR0_3U" address="0xC01C" description="Data Seg. Prot. Reg. 3, Set 0, upper"/>
		<sfr name="DPR1_0L" address="0xC400" description="Data Seg. Prot. Reg. 0, Set 1, lower"/>
		<sfr name="DPR1_0U" address="0xC404" description="Data Seg. Prot. Reg. 0, Set 1, upper"/>
		<sfr name="DPR1_1L" address="0xC408" description="Data Seg. Prot. Reg. 1, Set 1, lower"/>
		<sfr name="DPR1_1U" address="0xC40C" description="Data Seg. Prot. Reg. 1, Set 1, upper"/>
		<sfr name="DPR1_2L" address="0xC410" description="Data Seg. Prot. Reg. 2, Set 1, lower"/>
		<sfr name="DPR1_2U" address="0xC414" description="Data Seg. Prot. Reg. 2, Set 1, upper"/>
		<sfr name="DPR1_3L" address="0xC418" description="Data Seg. Prot. Reg. 3, Set 1, lower"/>
		<sfr name="DPR1_3U" address="0xC41C" description="Data Seg. Prot. Reg. 3, Set 1, upper"/>
		<sfr name="CPR0_0L" address="0xD000" description="Code Seg. Prot. Reg. 0, Set 0, lower"/>
		<sfr name="CPR0_0U" address="0xD004" description="Code Seg. Prot. Reg. 0, Set 0, upper"/>
		<sfr name="CPR0_1L" address="0xD008" description="Code Seg. Prot. Reg. 1, Set 0, lower"/>
		<sfr name="CPR0_1U" address="0xD00C" description="Code Seg. Prot. Reg. 1, Set 0, upper"/>
		<sfr name="CPR1_0L" address="0xD400" description="Code Seg. Prot. Reg. 0, Set 1, lower"/>
		<sfr name="CPR1_0U" address="0xD404" description="Code Seg. Prot. Reg. 0, Set 1, upper"/>
		<sfr name="CPR1_1L" address="0xD408" description="Code Seg. Prot. Reg. 1, Set 1, lower"/>
		<sfr name="CPR1_1U" address="0xD40C" description="Code Seg. Prot. Reg. 1, Set 1, upper"/>
		<sfr name="DPM0" address="0xE000" description="Data Protection Mode Register, Set 0 (4 bytes)"/>
		<sfr name="DPM1" address="0xE080" description="Data Protection Mode Register, Set 1 (4 bytes)"/>
		<sfr name="CPM0" address="0xE200" description="Code Protection Mode Register, Set 0 (2 bytes)"/>
		<sfr name="CPM1" address="0xE280" description="Code Protection Mode Register, Set 1 (2 bytes)"/>
		<sfr name="DBGSR" address="0xFD00" description="Debug Status Register"/>
		<sfr name="EXEVT" address="0xFD08" description="External Break Input Event Specifier"/>
		<sfr name="CREVT" address="0xFD0C" description="Emulator Resource Protection Event Specifier"/>
		<sfr name="SWEVT" address="0xFD10" description="Software Break Event Specifier"/>
		<sfr name="TR0EVT" address="0xFD20" description="Trigger Event 0 Specifier"/>
		<sfr name="TR1EVT" address="0xFD24" description="Trigger Event 1 Specifier"/>
		<sfr name="DMS" address="0xFD40" description="Debug Monitor Start Address Register"/>
		<sfr name="DCX" address="0xFD44" description="Debug Contest Save Area Pointer"/>
	</group>
	<group name="SCU_CD">
		<sfrtype name="SCU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="SCU_ID" address="0xF0000008" sfrtype="SCU_ID_type" description="SCU Module Identification Register"/>
		<sfrtype name="RST_REQ_type">
			<bitfield name="RRSTM" start="0" end="0"/>
			<bitfield name="RREXT" start="2" end="2"/>
			<bitfield name="SWCFG" start="16" end="19"/>
			<bitfield name="SWBRKIN" start="21" end="21"/>
			<bitfield name="SWBOOT" start="24" end="24"/>
		</sfrtype>
		<sfr name="RST_REQ" address="0xF0000010" sfrtype="RST_REQ_type" description="Reset Request Register"/>
		<sfrtype name="RST_SR_type">
			<bitfield name="RSSTM" start="0" end="0" access="r"/>
			<bitfield name="RSEXT" start="2" end="2" access="r"/>
			<bitfield name="HWCFG" start="16" end="18" access="r"/>
			<bitfield name="TESTMODE" start="20" end="20" access="r"/>
			<bitfield name="HWBRKIN" start="21" end="21" access="r"/>
			<bitfield name="PWORST" start="27" end="27" access="r"/>
			<bitfield name="HDRST" start="28" end="28" access="r"/>
			<bitfield name="SFTRST" start="29" end="29" access="r"/>
			<bitfield name="WDTRST" start="30" end="30" access="r"/>
			<bitfield name="PWDRST" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="RST_SR" address="0xF0000014" sfrtype="RST_SR_type" description="Reset Status Register"/>
		<sfrtype name="OSC_CON_type">
			<bitfield name="MOSC" start="0" end="0"/>
			<bitfield name="OSCR" start="1" end="1" access="r"/>
			<bitfield name="ORDRES" start="2" end="2"/>
			<bitfield name="OGC" start="4" end="4"/>
		</sfrtype>
		<sfr name="OSC_CON" address="0xF0000018" sfrtype="OSC_CON_type" description="Oscillator Control Register"/>
		<sfrtype name="WDT_CON0_type">
			<bitfield name="ENDINIT" start="0" end="0"/>
			<bitfield name="WDTLCK" start="1" end="1"/>
			<bitfield name="WDTHPW0" start="2" end="3"/>
			<bitfield name="WDTHPW1" start="4" end="7"/>
			<bitfield name="WDTPW" start="8" end="15"/>
			<bitfield name="WDTREL" start="16" end="31"/>
		</sfrtype>
		<sfr name="WDT_CON0" address="0xF0000020" sfrtype="WDT_CON0_type" description="Watchdog Timer Control Register 0"/>
		<sfrtype name="WDT_CON1_type">
			<bitfield name="WDTIR" start="2" end="2"/>
			<bitfield name="WDTDR" start="3" end="3"/>
		</sfrtype>
		<sfr name="WDT_CON1" address="0xF0000024" sfrtype="WDT_CON1_type" description="Watchdog Timer Control Register 1"/>
		<sfrtype name="WDT_SR_type">
			<bitfield name="WDTAE" start="0" end="0" access="r"/>
			<bitfield name="WDTOE" start="1" end="1" access="r"/>
			<bitfield name="WDTIS" start="2" end="2" access="r"/>
			<bitfield name="WDTDS" start="3" end="3" access="r"/>
			<bitfield name="WDTTO" start="4" end="4" access="r"/>
			<bitfield name="WDTPR" start="5" end="5" access="r"/>
			<bitfield name="WDTTIM" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="WDT_SR" address="0xF0000028" sfrtype="WDT_SR_type" description="Watchdog Timer Status Register"/>
		<sfrtype name="NMISR_type">
			<bitfield name="NMIEXT" start="0" end="0" access="r"/>
			<bitfield name="NMIPLL" start="1" end="1" access="r"/>
			<bitfield name="NMIWDT" start="2" end="2" access="r"/>
			<bitfield name="NMIPER" start="3" end="3" access="r"/>
			<bitfield name="NMIDPM" start="4" end="4" access="r"/>
		</sfrtype>
		<sfr name="NMISR" address="0xF000002C" sfrtype="NMISR_type" description="NMI Status Register"/>
		<sfrtype name="PMG_CON_type">
			<bitfield name="DSRE" start="0" end="0"/>
			<bitfield name="DSREQ" start="1" end="1"/>
		</sfrtype>
		<sfr name="PMG_CON" address="0xF0000030" sfrtype="PMG_CON_type" description="Power Management Control Register"/>
		<sfrtype name="PMG_CSR_type">
			<bitfield name="REQSLP" start="0" end="1"/>
			<bitfield name="PMST" start="8" end="10" access="r"/>
		</sfrtype>
		<sfr name="PMG_CSR" address="0xF0000034" sfrtype="PMG_CSR_type" description="Power Management Control and Status Register"/>
		<sfrtype name="SCU_SCLIR_type">
			<bitfield name="SW0PT0" start="0" end="0" access="r"/>
			<bitfield name="SWOPT1" start="1" end="1" access="r"/>
			<bitfield name="SWOPT2" start="2" end="2" access="r"/>
			<bitfield name="SWOPT3" start="3" end="3" access="r"/>
			<bitfield name="SWOPT4" start="4" end="4" access="r"/>
			<bitfield name="SWOPT5" start="5" end="5" access="r"/>
			<bitfield name="SWOPT6" start="6" end="6" access="r"/>
			<bitfield name="SWOPT7" start="7" end="7" access="r"/>
			<bitfield name="SWOPT8" start="8" end="8" access="r"/>
			<bitfield name="SWOPT9" start="9" end="9" access="r"/>
			<bitfield name="SWOPT10" start="10" end="10" access="r"/>
			<bitfield name="SWOPT11" start="11" end="11" access="r"/>
			<bitfield name="SWOPT12" start="12" end="12" access="r"/>
			<bitfield name="SWOPT13" start="13" end="13" access="r"/>
			<bitfield name="SWOPT14" start="14" end="14" access="r"/>
			<bitfield name="SWOPT15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="SCU_SCLIR" address="0xF0000038" sfrtype="SCU_SCLIR_type" description="SCU Software Configuration Latched Inputs Register"/>
		<sfrtype name="PLL_CLC_type">
			<bitfield name="LOCK" start="0" end="0" access="r"/>
			<bitfield name="RESLD" start="1" end="1"/>
			<bitfield name="SYSFSL" start="2" end="2"/>
			<bitfield name="VCOBYP" start="5" end="5"/>
			<bitfield name="VCOSEL" start="6" end="7"/>
			<bitfield name="KDIV" start="8" end="11"/>
			<bitfield name="PDIV" start="13" end="15"/>
			<bitfield name="NDIV" start="16" end="22"/>
			<bitfield name="OSCDISC" start="24" end="24"/>
			<bitfield name="BYPPIN" start="29" end="29" access="r"/>
		</sfrtype>
		<sfr name="PLL_CLC" address="0xF0000040" sfrtype="PLL_CLC_type" description="PLL Clock Control Register"/>
		<sfrtype name="SCU_CON_type">
			<bitfield name="FIEN" start="0" end="0"/>
			<bitfield name="VRBEN" start="1" end="1"/>
			<bitfield name="CSOEN" start="2" end="2"/>
			<bitfield name="CSGEN" start="3" end="3"/>
			<bitfield name="EPUD" start="4" end="4"/>
			<bitfield name="NMIEN" start="5" end="5"/>
			<bitfield name="PEREN" start="6" end="6"/>
			<bitfield name="RBOOTA" start="7" end="7"/>
			<bitfield name="DMIVRB" start="8" end="8"/>
			<bitfield name="PMIVRB" start="9" end="9"/>
			<bitfield name="DMUVRB" start="10" end="10"/>
			<bitfield name="OUTEN" start="16" end="16"/>
			<bitfield name="ZERO" start="17" end="23"/>
			<bitfield name="ONE" start="24" end="31"/>
		</sfrtype>
		<sfr name="SCU_CON" address="0xF0000050" sfrtype="SCU_CON_type" description="SCU Control Register"/>
		<sfrtype name="SCU_STAT_type">
			<bitfield name="FXI" start="0" end="0" access="r"/>
			<bitfield name="FUI" start="1" end="1" access="r"/>
			<bitfield name="FZI" start="2" end="2" access="r"/>
			<bitfield name="FVI" start="3" end="3" access="r"/>
			<bitfield name="FII" start="4" end="4" access="r"/>
			<bitfield name="BOOTA" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="SCU_STAT" address="0xF0000054" sfrtype="SCU_STAT_type" description="SCU Status Register"/>
		<sfrtype name="FSR_type">
			<bitfield name="SEL0" start="0" end="0"/>
			<bitfield name="SEL1" start="1" end="1"/>
			<bitfield name="SEL2" start="2" end="2"/>
			<bitfield name="SEL3" start="3" end="3"/>
			<bitfield name="SEL4" start="4" end="4"/>
		</sfrtype>
		<sfr name="FSR" address="0xF0000060" sfrtype="FSR_type" description="Fusebox Selector Register"/>
		<sfrtype name="FDR_type">
			<bitfield name="FADDR" start="0" end="13" access="r"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
			<bitfield name="LOC" start="16" end="17" access="r"/>
		</sfrtype>
		<sfr name="FDR" address="0xF0000064" sfrtype="FDR_type" description="SCU Fusebox Data Register"/>
		<sfrtype name="SCU_PETCR_type">
			<bitfield name="PEN0" start="0" end="0"/>
			<bitfield name="PEN1" start="1" end="1"/>
			<bitfield name="PEN2" start="2" end="2"/>
			<bitfield name="PEN3" start="3" end="3"/>
			<bitfield name="PEN5" start="5" end="5"/>
			<bitfield name="PEN6" start="6" end="6"/>
		</sfrtype>
		<sfr name="SCU_PETCR" address="0xF0000068" sfrtype="SCU_PETCR_type" description="SCU Parity Error Trap Control Register"/>
		<sfrtype name="SCU_PETSR_type">
			<bitfield name="PFL0" start="0" end="0" access="r"/>
			<bitfield name="PFL1" start="1" end="1" access="r"/>
			<bitfield name="PFL2" start="2" end="2" access="r"/>
			<bitfield name="PFL3" start="3" end="3" access="r"/>
			<bitfield name="PFL5" start="5" end="5" access="r"/>
			<bitfield name="PFL6" start="6" end="6" access="r"/>
		</sfrtype>
		<sfr name="SCU_PETSR" address="0xF000006C" sfrtype="SCU_PETSR_type" description="SCU Parity Error Trap Status Register"/>
		<sfrtype name="MANID_type">
			<bitfield name="DEPT" start="0" end="4" access="r"/>
			<bitfield name="MANUF" start="5" end="15" access="r"/>
		</sfrtype>
		<sfr name="MANID" address="0xF0000070" sfrtype="MANID_type" description="Manufacturer Identification Register"/>
		<sfrtype name="CHIPID_type">
			<bitfield name="CHREV" start="0" end="7" access="r"/>
			<bitfield name="CHID" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="CHIPID" address="0xF0000074" sfrtype="CHIPID_type" description="Chip Identification Register"/>
		<sfrtype name="RTID_type">
			<bitfield name="RT0" start="0" end="0" access="r"/>
			<bitfield name="RT1" start="1" end="1" access="r"/>
			<bitfield name="RT2" start="2" end="2" access="r"/>
			<bitfield name="RT3" start="3" end="3" access="r"/>
			<bitfield name="RT4" start="4" end="4" access="r"/>
			<bitfield name="RT5" start="5" end="5" access="r"/>
			<bitfield name="RT6" start="6" end="6" access="r"/>
			<bitfield name="RT7" start="7" end="7" access="r"/>
			<bitfield name="RT8" start="8" end="8" access="r"/>
			<bitfield name="RT9" start="9" end="9" access="r"/>
			<bitfield name="RT10" start="10" end="10" access="r"/>
			<bitfield name="RT11" start="11" end="11" access="r"/>
			<bitfield name="RT12" start="12" end="12" access="r"/>
			<bitfield name="RT13" start="13" end="13" access="r"/>
			<bitfield name="RT14" start="14" end="14" access="r"/>
			<bitfield name="RT15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="RTID" address="0xF0000078" sfrtype="RTID_type" description="Redesign Tracing Identification Register"/>
		<sfrtype name="MACTX0SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="MACTX0SRC" address="0xF000007C" sfrtype="MACTX0SRC_type" description="MAC Transmit Interrupt Service Request Control Register"/>
		<sfrtype name="MACRX0SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="MACRX0SRC" address="0xF0000080" sfrtype="MACRX0SRC_type" description="MAC Receive Interrupt Service Request Control Register 0"/>
		<sfrtype name="MACTX1SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="MACTX1SRC" address="0xF0000084" sfrtype="MACTX1SRC_type" description="MAC Transmit Interrupt Service Request Control Register 1"/>
		<sfrtype name="MACRX1SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="MACRX1SRC" address="0xF0000088" sfrtype="MACRX1SRC_type" description="MAC Receive Interrupt Service Request Control Register 1"/>
		<sfrtype name="RBSRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="RBSRC0" address="0xF000008C" sfrtype="RBSRC0_type" description="RB Service Request Control 0 Register"/>
		<sfrtype name="RBSRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="RBSRC1" address="0xF0000090" sfrtype="RBSRC1_type" description="RB Service Request Control 1 Register"/>
		<sfrtype name="TBSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="TBSRC" address="0xF0000094" sfrtype="TBSRC_type" description="TB Service Request Control Register"/>
		<sfrtype name="DRSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DRSRC" address="0xF0000098" sfrtype="DRSRC_type" description="DR Service Request Control Register"/>
		<sfrtype name="DTSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DTSRC" address="0xF000009C" sfrtype="DTSRC_type" description="DT Service Request Control Register"/>
		<sfrtype name="FPU_SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="FPU_SRC" address="0xF00000A0" sfrtype="FPU_SRC_type" description="FPU Service Request Control Register"/>
		<sfrtype name="SCU_OTCON_type">
			<bitfield name="OTMLC" start="0" end="7"/>
			<bitfield name="OTMEN" start="31" end="31" access="r"/>
		</sfrtype>
		<sfr name="SCU_OTCON" address="0xF00000A8" sfrtype="SCU_OTCON_type" description="SCU On Chip Test Control Register"/>
		<sfrtype name="SCU_OTDAT_type">
			<bitfield name="T0" start="0" end="0"/>
			<bitfield name="T1" start="1" end="1"/>
			<bitfield name="T2" start="2" end="2"/>
			<bitfield name="T3" start="3" end="3"/>
			<bitfield name="T4" start="4" end="4"/>
			<bitfield name="T5" start="5" end="5"/>
			<bitfield name="T6" start="6" end="6"/>
			<bitfield name="T7" start="7" end="7"/>
			<bitfield name="T8" start="8" end="8"/>
			<bitfield name="T9" start="9" end="9"/>
			<bitfield name="T10" start="10" end="10"/>
			<bitfield name="T11" start="11" end="11"/>
			<bitfield name="T12" start="12" end="12"/>
			<bitfield name="T13" start="13" end="13"/>
			<bitfield name="T14" start="14" end="14"/>
			<bitfield name="T15" start="15" end="15"/>
		</sfrtype>
		<sfr name="SCU_OTDAT" address="0xF00000AC" sfrtype="SCU_OTDAT_type" description="SCU On Chip Test Data Register"/>
		<sfrtype name="EICR0_type">
			<bitfield name="EXIS0" start="4" end="5"/>
			<bitfield name="FEN0" start="8" end="8"/>
			<bitfield name="REN0" start="9" end="9"/>
			<bitfield name="LDEN0" start="10" end="10"/>
			<bitfield name="EIEN0" start="11" end="11"/>
			<bitfield name="INP0" start="12" end="14"/>
			<bitfield name="EXIS1" start="20" end="21"/>
			<bitfield name="FEN1" start="24" end="24"/>
			<bitfield name="REN1" start="25" end="25"/>
			<bitfield name="LDEN1" start="26" end="26"/>
			<bitfield name="EIEN1" start="27" end="27"/>
			<bitfield name="INP1" start="28" end="30"/>
		</sfrtype>
		<sfr name="EICR0" address="0xF00000B0" sfrtype="EICR0_type" description="External Input Channel Register 0"/>
		<sfrtype name="EICR1_type">
			<bitfield name="EXIS2" start="4" end="5"/>
			<bitfield name="FEN2" start="8" end="8"/>
			<bitfield name="REN2" start="9" end="9"/>
			<bitfield name="LDEN2" start="10" end="10"/>
			<bitfield name="EIEN2" start="11" end="11"/>
			<bitfield name="INP2" start="12" end="14"/>
			<bitfield name="EXIS3" start="20" end="21"/>
			<bitfield name="FEN3" start="24" end="24"/>
			<bitfield name="REN3" start="25" end="25"/>
			<bitfield name="LDEN3" start="26" end="26"/>
			<bitfield name="EIEN3" start="27" end="27"/>
			<bitfield name="INP3" start="28" end="30"/>
		</sfrtype>
		<sfr name="EICR1" address="0xF00000B4" sfrtype="EICR1_type" description="External Input Channel Register 1"/>
		<sfrtype name="EIFR_type">
			<bitfield name="INTF0" start="0" end="0" access="r"/>
			<bitfield name="INTF1" start="1" end="1" access="r"/>
			<bitfield name="INTF2" start="2" end="2" access="r"/>
			<bitfield name="INTF3" start="3" end="3" access="r"/>
		</sfrtype>
		<sfr name="EIFR" address="0xF00000B8" sfrtype="EIFR_type" description="External Input Flag Register"/>
		<sfrtype name="FMR_type">
			<bitfield name="FS0" start="0" end="0"/>
			<bitfield name="FS1" start="1" end="1"/>
			<bitfield name="FS2" start="2" end="2"/>
			<bitfield name="FS3" start="3" end="3"/>
			<bitfield name="FC0" start="16" end="16"/>
			<bitfield name="FC1" start="17" end="17"/>
			<bitfield name="FC2" start="18" end="18"/>
			<bitfield name="FC3" start="19" end="19"/>
		</sfrtype>
		<sfr name="FMR" address="0xF00000BC" sfrtype="FMR_type" description="SCU Flag Modification Register"/>
		<sfrtype name="IGCR0_type">
			<bitfield name="IPEN00" start="0" end="0"/>
			<bitfield name="IPEN01" start="1" end="1"/>
			<bitfield name="IPEN02" start="2" end="2"/>
			<bitfield name="IPEN03" start="3" end="3"/>
			<bitfield name="GEEN0" start="13" end="13"/>
			<bitfield name="IGP0" start="14" end="15"/>
			<bitfield name="IPEN10" start="16" end="16"/>
			<bitfield name="IPEN11" start="17" end="17"/>
			<bitfield name="IPEN12" start="18" end="18"/>
			<bitfield name="IPEN13" start="19" end="19"/>
			<bitfield name="GEEN1" start="29" end="29"/>
			<bitfield name="IGP1" start="30" end="31"/>
		</sfrtype>
		<sfr name="IGCR0" address="0xF00000C0" sfrtype="IGCR0_type" description="Interrupt Gating Register 0"/>
		<sfrtype name="IGCR1_type">
			<bitfield name="IPEN20" start="0" end="0"/>
			<bitfield name="IPEN21" start="1" end="1"/>
			<bitfield name="IPEN22" start="2" end="2"/>
			<bitfield name="IPEN23" start="3" end="3"/>
			<bitfield name="GEEN2" start="13" end="13"/>
			<bitfield name="IGP2" start="14" end="15"/>
			<bitfield name="IPEN30" start="16" end="16"/>
			<bitfield name="IPEN31" start="17" end="17"/>
			<bitfield name="IPEN32" start="18" end="18"/>
			<bitfield name="IPEN33" start="19" end="19"/>
			<bitfield name="GEEN3" start="29" end="29"/>
			<bitfield name="IGP3" start="30" end="31"/>
		</sfrtype>
		<sfr name="IGCR1" address="0xF00000C4" sfrtype="IGCR1_type" description="Interrupt Gating Register 1"/>
		<sfrtype name="EINT_SRC3_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="EINT_SRC3" address="0xF00000C8" sfrtype="EINT_SRC3_type" description="Service Request Control Reg. for Ext. Interrupt 3"/>
		<sfrtype name="EINT_SRC2_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="EINT_SRC2" address="0xF00000D0" sfrtype="EINT_SRC2_type" description="Service Request Control Reg. for Ext. Interrupt 2"/>
		<sfrtype name="EINT_SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="EINT_SRC1" address="0xF00000D4" sfrtype="EINT_SRC1_type" description="Service Request Control Reg. for Ext. Interrupt 1"/>
		<sfrtype name="EINT_SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="EINT_SRC0" address="0xF00000D8" sfrtype="EINT_SRC0_type" description="Service Request Control Reg. for Ext. Interrupt 0"/>
		<sfrtype name="SCU_DMARS_type">
			<bitfield name="SEL0" start="0" end="0"/>
			<bitfield name="SEL1" start="1" end="1"/>
			<bitfield name="SEL2" start="2" end="2"/>
			<bitfield name="SEL3" start="3" end="3"/>
			<bitfield name="SEL6" start="6" end="6"/>
			<bitfield name="SEL7" start="7" end="7"/>
			<bitfield name="SEL8" start="8" end="8"/>
			<bitfield name="SEL9" start="9" end="9"/>
		</sfrtype>
		<sfr name="SCU_DMARS" address="0xF00000DC" sfrtype="SCU_DMARS_type" description="DMA Request Select Register"/>
	</group>
	<group name="SBCU CD">
		<sfrtype name="SBCU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="SBCU_ID" address="0xF0000108" sfrtype="SBCU_ID_type" description="SBCU Module Identification Register"/>
		<sfrtype name="SBCU_CON_type">
			<bitfield name="TOUT" start="0" end="15" description="Bus time-out value"/>
			<bitfield name="DBG" start="16" end="16" description="Debug trace">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PSE" start="18" end="18" description="Power saving">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SPE" start="19" end="19" description="Starvation protection">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SPC" start="24" end="31" description="Starvation counter sample period"/>
		</sfrtype>
		<sfr name="SBCU_CON" address="0xF0000110" default="0x4009FFFF" sfrtype="SBCU_CON_type" description="SBCU Control Register"/>
		<sfrtype name="SBCU_ECON_type">
			<bitfield name="ERRCNT" start="0" end="15"/>
			<bitfield name="TOUT" start="16" end="16"/>
			<bitfield name="RDY" start="17" end="17"/>
			<bitfield name="ABT" start="18" end="18"/>
			<bitfield name="ACK" start="19" end="20"/>
			<bitfield name="SVM" start="21" end="21"/>
			<bitfield name="WRN" start="22" end="22"/>
			<bitfield name="RDN" start="23" end="23"/>
			<bitfield name="TAG" start="24" end="27"/>
			<bitfield name="OPC" start="28" end="31"/>
		</sfrtype>
		<sfr name="SBCU_ECON" address="0xF0000120" sfrtype="SBCU_ECON_type" description="Error Control Capture Register"/>
		<sfrtype name="SBCU_EADD_type">
			<bitfield name="FPIADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="SBCU_EADD" address="0xF0000124" sfrtype="SBCU_EADD_type" description="Error Address Capture Register"/>
		<sfrtype name="SBCU_EDAT_type">
			<bitfield name="FPIDAT" start="0" end="31"/>
		</sfrtype>
		<sfr name="SBCU_EDAT" address="0xF0000128" sfrtype="SBCU_EDAT_type" description="Error Data Capture Register"/>
		<sfrtype name="SBCU_DBCNTL_type">
			<bitfield name="EO" start="0" end="0" access="r"/>
			<bitfield name="OA" start="1" end="1" access="r"/>
			<bitfield name="RA" start="4" end="4"/>
			<bitfield name="CONCOM" start="12" end="14"/>
			<bitfield name="ONG" start="16" end="16"/>
			<bitfield name="ONA1" start="20" end="21"/>
			<bitfield name="ONA2" start="24" end="25"/>
			<bitfield name="ONBOS" start="28" end="31"/>
		</sfrtype>
		<sfr name="SBCU_DBCNTL" address="0xF0000130" sfrtype="SBCU_DBCNTL_type" description="Debug Control Register (OCDS)"/>
		<sfrtype name="SBCU_DBGRNT_type">
			<bitfield name="FPIGRNT" start="0" end="15"/>
		</sfrtype>
		<sfr name="SBCU_DBGRNT" address="0xF0000134" sfrtype="SBCU_DBGRNT_type" description="Debug Grant Mask Register (OCDS)"/>
		<sfrtype name="SBCU_DBADR1_type">
			<bitfield name="ADR1" start="0" end="31"/>
		</sfrtype>
		<sfr name="SBCU_DBADR1" address="0xF0000138" sfrtype="SBCU_DBADR1_type" description="Debug Address1 Register (OCDS)"/>
		<sfrtype name="SBCU_DBADR2_type">
			<bitfield name="ADR2" start="0" end="31"/>
		</sfrtype>
		<sfr name="SBCU_DBADR2" address="0xF000013C" sfrtype="SBCU_DBADR2_type" description="Debug Address2 Register (OCDS)"/>
		<sfrtype name="SBCU_DBBOS_type">
			<bitfield name="OPC" start="0" end="3"/>
			<bitfield name="SVM" start="4" end="4"/>
			<bitfield name="WR" start="8" end="8"/>
			<bitfield name="RD" start="12" end="12"/>
		</sfrtype>
		<sfr name="SBCU_DBBOS" address="0xF0000140" sfrtype="SBCU_DBBOS_type" description="Debug Bus Operation Register (OCDS)"/>
		<sfrtype name="SBCU_DBGNTT_type">
			<bitfield name="FPIGNT" start="0" end="15" access="r"/>
			<bitfield name="DMALAST" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBGNTT" address="0xF0000144" sfrtype="SBCU_DBGNTT_type" description="Debug Trapped Master Register (OCDS)"/>
		<sfrtype name="SBCU_DBADRT_type">
			<bitfield name="FPIADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBADRT" address="0xF0000148" sfrtype="SBCU_DBADRT_type" description="Debug Trapped Address Register (OCDS)"/>
		<sfrtype name="SBCU_DBBOST_type">
			<bitfield name="FPIOPC" start="0" end="3" access="r"/>
			<bitfield name="FPISVM" start="4" end="4" access="r"/>
			<bitfield name="FPIACK" start="5" end="6" access="r"/>
			<bitfield name="FPIRDY" start="7" end="7" access="r"/>
			<bitfield name="FPIWR" start="8" end="8" access="r"/>
			<bitfield name="FPIRST" start="9" end="10" access="r"/>
			<bitfield name="FPIOPS" start="11" end="11" access="r"/>
			<bitfield name="FPIRD" start="12" end="12" access="r"/>
			<bitfield name="FPIABORT" start="13" end="13" access="r"/>
			<bitfield name="FPITOUT" start="14" end="14" access="r"/>
			<bitfield name="FPITAG" start="16" end="19" access="r"/>
		</sfrtype>
		<sfr name="SBCU_DBBOST" address="0xF000014C" sfrtype="SBCU_DBBOST_type" description="Debug Trapped Bus Operation Register (OCDS)"/>
		<sfrtype name="SBCU_SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SBCU_SRC" address="0xF00001FC" sfrtype="SBCU_SRC_type" description="SBCU Service Request Control Register"/>
	</group>
	<group name="STM CD">
		<sfrtype name="STM_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
			<bitfield name="RMC" start="8" end="10"/>
		</sfrtype>
		<sfr name="STM_CLC" address="0xF0000200" sfrtype="STM_CLC_type" description="STM Clock Control Register"/>
		<sfrtype name="STM_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_ID" address="0xF0000208" sfrtype="STM_ID_type" description="STM Module Identification Register"/>
		<sfrtype name="STM_TIM0_type">
			<bitfield name="STM" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM0" address="0xF0000210" sfrtype="STM_TIM0_type" description="STM Register 0"/>
		<sfrtype name="STM_TIM1_type">
			<bitfield name="STM" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM1" address="0xF0000214" sfrtype="STM_TIM1_type" description="STM Register 1"/>
		<sfrtype name="STM_TIM2_type">
			<bitfield name="STM" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM2" address="0xF0000218" sfrtype="STM_TIM2_type" description="STM Register 2"/>
		<sfrtype name="STM_TIM3_type">
			<bitfield name="STM" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM3" address="0xF000021C" sfrtype="STM_TIM3_type" description="STM Register 3"/>
		<sfrtype name="STM_TIM4_type">
			<bitfield name="STM" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM4" address="0xF0000220" sfrtype="STM_TIM4_type" description="STM Register 4"/>
		<sfrtype name="STM_TIM5_type">
			<bitfield name="STM" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM5" address="0xF0000224" sfrtype="STM_TIM5_type" description="STM Register 5"/>
		<sfrtype name="STM_TIM6_type">
			<bitfield name="STM" start="0" end="23" access="r"/>
		</sfrtype>
		<sfr name="STM_TIM6" address="0xF0000228" sfrtype="STM_TIM6_type" description="STM Register 6"/>
		<sfrtype name="STM_CAP_type">
			<bitfield name="STM_CAP" start="0" end="23" access="r"/>
		</sfrtype>
		<sfr name="STM_CAP" address="0xF000022C" sfrtype="STM_CAP_type" description="STM Capture Register"/>
		<sfrtype name="STM_CMP0_type">
			<bitfield name="CMPVAL" start="0" end="31"/>
		</sfrtype>
		<sfr name="STM_CMP0" address="0xF0000230" sfrtype="STM_CMP0_type" description="Compare Register 1"/>
		<sfrtype name="STM_CMP1_type">
			<bitfield name="CMPVAL" start="0" end="31"/>
		</sfrtype>
		<sfr name="STM_CMP1" address="0xF0000234" sfrtype="STM_CMP1_type" description="Compare Register 1"/>
		<sfrtype name="STM_CMCON_type">
			<bitfield name="MSIZE0" start="0" end="4"/>
			<bitfield name="MSTART0" start="8" end="12"/>
			<bitfield name="MSIZE1" start="16" end="20"/>
			<bitfield name="MSTART1" start="24" end="28"/>
		</sfrtype>
		<sfr name="STM_CMCON" address="0xF0000238" sfrtype="STM_CMCON_type" description="Compare Match Control Register"/>
		<sfrtype name="STM_ICR_type">
			<bitfield name="CMP0EN" start="0" end="0"/>
			<bitfield name="CMP0IR" start="1" end="1" access="r"/>
			<bitfield name="CMP0OS" start="2" end="2"/>
			<bitfield name="CMP1EN" start="4" end="4"/>
			<bitfield name="CMP1IR" start="5" end="5" access="r"/>
			<bitfield name="CMP1OS" start="6" end="6"/>
		</sfrtype>
		<sfr name="STM_ICR" address="0xF000023C" sfrtype="STM_ICR_type" description="STM Interrupt Control Register"/>
		<sfrtype name="STM_ISRR_type">
			<bitfield name="CMP0IRR" start="0" end="0"/>
			<bitfield name="CMP0IRS" start="1" end="1"/>
			<bitfield name="CMP1IRR" start="2" end="2"/>
			<bitfield name="CMP1IRS" start="3" end="3"/>
		</sfrtype>
		<sfr name="STM_ISRR" address="0xF0000240" sfrtype="STM_ISRR_type" description="Interrupt Set/Reset Register"/>
		<sfrtype name="STM_SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="STM_SRC1" address="0xF00002F8" sfrtype="STM_SRC1_type" description="STM Service Request Control Register 1"/>
		<sfrtype name="STM_SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="STM_SRC0" address="0xF00002FC" sfrtype="STM_SRC0_type" description="STM Service Request Control Register 0"/>
		<alias name="SYSTIME_LOW" definition="STM_TIM0.U"/>
 		<alias name="SYSTIME_HIGH" definition="STM_CAP.U"/>
 	</group>
	<group name="Cerberus">
		<sfrtype name="CBS_JDP_ID_type">
			<bitfield name="REVISION" start="0" end="7" access="r"/>
			<bitfield name="MODULE" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="CBS_JDP_ID" address="0xF0000308" sfrtype="CBS_JDP_ID_type" description="Module Identification Register"/>
		<sfrtype name="CBS_COMDATA_type">
			<bitfield name="DATA" start="0" end="31"/>
		</sfrtype>
		<sfr name="CBS_COMDATA" address="0xF0000368" sfrtype="CBS_COMDATA_type" description="Cerberus Communication Mode Data Register"/>
		<sfrtype name="CBS_IOSR_type">
			<bitfield name="CRSYNC" start="4" end="4" access="r"/>
			<bitfield name="CWSYNC" start="5" end="5" access="r"/>
			<bitfield name="CWACK" start="6" end="6"/>
			<bitfield name="COMSYNC" start="7" end="7" access="r"/>
			<bitfield name="CHANNEL" start="12" end="14" access="r"/>
		</sfrtype>
		<sfr name="CBS_IOSR" address="0xF000036C" sfrtype="CBS_IOSR_type" description="Cerberus Status Register"/>
		<sfrtype name="CBS_MCDBBS_type">
			<bitfield name="BSTC" start="0" end="0"/>
			<bitfield name="BSBM" start="2" end="2"/>
			<bitfield name="BSM1" start="3" end="3"/>
			<bitfield name="BSDMA" start="5" end="5"/>
			<bitfield name="BTTC" start="8" end="8"/>
			<bitfield name="BSPIN" start="16" end="16"/>
			<bitfield name="BTPIN" start="19" end="19"/>
			<bitfield name="BTT" start="20" end="20"/>
			<bitfield name="BTSS" start="23" end="23"/>
		</sfrtype>
		<sfr name="CBS_MCDBBS" address="0xF0000370" sfrtype="CBS_MCDBBS_type" description="Cerberus Break Bus Switch Configuration Register"/>
		<sfrtype name="CBS_MCDSSG_type">
			<bitfield name="BTSCL" start="0" end="0"/>
			<bitfield name="SUSP" start="6" end="6"/>
			<bitfield name="SUS" start="7" end="7"/>
			<bitfield name="BTSP" start="8" end="8"/>
			<bitfield name="BTSEN" start="9" end="9"/>
			<bitfield name="BTSM" start="10" end="10"/>
			<bitfield name="SSSTC" start="16" end="16" access="r"/>
			<bitfield name="SSSBRK" start="22" end="22" access="r"/>
			<bitfield name="SOS" start="24" end="24" access="r"/>
			<bitfield name="SDS" start="25" end="25" access="r"/>
		</sfrtype>
		<sfr name="CBS_MCDSSG" address="0xF0000374" sfrtype="CBS_MCDSSG_type" description="Cerberus Suspend Signal Generation Status and Control Register"/>
		<sfrtype name="CBS_OEC_type">
			<bitfield name="PAT" start="0" end="7"/>
			<bitfield name="IFLCKP" start="16" end="16"/>
			<bitfield name="IFLCK" start="17" end="17"/>
			<bitfield name="AUTOKP" start="18" end="18"/>
			<bitfield name="AUTOK" start="19" end="19"/>
		</sfrtype>
		<sfr name="CBS_OEC" address="0xF0000378" sfrtype="CBS_OEC_type" description="Cerberus OCDS Enable Control Register"/>
		<sfrtype name="CBS_OCNTRL_type">
			<bitfield name="TRCENP" start="0" end="0"/>
			<bitfield name="TRCEN" start="1" end="1"/>
			<bitfield name="TRCMUXP" start="2" end="2"/>
			<bitfield name="TRCMUX" start="3" end="3"/>
			<bitfield name="TRCDENP" start="4" end="4"/>
			<bitfield name="TRCDEN" start="5" end="5"/>
			<bitfield name="TRCDSP" start="6" end="6"/>
			<bitfield name="TRCDS" start="7" end="7"/>
			<bitfield name="WDTSUSP" start="12" end="12"/>
			<bitfield name="WDTSUS" start="13" end="13"/>
			<bitfield name="HARRP" start="16" end="16"/>
			<bitfield name="HARR" start="17" end="17"/>
		</sfrtype>
		<sfr name="CBS_OCNTRL" address="0xF000037C" sfrtype="CBS_OCNTRL_type" description="Cerberus OSCU Configuration and Control Register"/>
		<sfrtype name="CBS_OSTATE_type">
			<bitfield name="OEN" start="0" end="0" access="r"/>
			<bitfield name="TRCEN" start="1" end="1" access="r"/>
			<bitfield name="TRCMUX" start="2" end="2" access="r"/>
			<bitfield name="TRCDEN" start="3" end="3" access="r"/>
			<bitfield name="TRCDS" start="4" end="4" access="r"/>
			<bitfield name="WDTSUS" start="7" end="7" access="r"/>
			<bitfield name="HARR" start="8" end="8" access="r"/>
			<bitfield name="IFLCK" start="16" end="16" access="r"/>
			<bitfield name="AUTOK" start="17" end="17" access="r"/>
		</sfrtype>
		<sfr name="CBS_OSTATE" address="0xF0000380" sfrtype="CBS_OSTATE_type" description="Cerberus OSCU Status Register"/>
		<sfrtype name="CBS_INTMOD_type">
			<bitfield name="SETCRS" start="0" end="0"/>
			<bitfield name="SETCWS" start="1" end="1"/>
			<bitfield name="SETCS" start="2" end="2"/>
			<bitfield name="CLRCS" start="3" end="3"/>
			<bitfield name="CHANNEL_P" start="4" end="4"/>
			<bitfield name="CHANNEL" start="5" end="7"/>
			<bitfield name="SETINTMOD" start="16" end="16"/>
			<bitfield name="SETINTTRC" start="18" end="18"/>
			<bitfield name="CLRINTTRC" start="19" end="19"/>
			<bitfield name="TRCMODP" start="20" end="20"/>
			<bitfield name="TRCMOD" start="21" end="22"/>
			<bitfield name="INTMOD" start="24" end="24" access="r"/>
			<bitfield name="INTTRC" start="25" end="25" access="r"/>
		</sfrtype>
		<sfr name="CBS_INTMOD" address="0xF0000384" sfrtype="CBS_INTMOD_type" description="Cerberus Internal Mode Status and Control Register"/>
		<sfrtype name="CBS_ICTSA_type">
			<bitfield name="ADDR" start="0" end="31"/>
		</sfrtype>
		<sfr name="CBS_ICTSA" address="0xF0000388" sfrtype="CBS_ICTSA_type" description="Cerberus Internal Controlled Trace Source Address Register"/>
		<sfrtype name="CBS_ICTTA_type">
			<bitfield name="ADDR" start="0" end="31"/>
		</sfrtype>
		<sfr name="CBS_ICTTA" address="0xF000038C" sfrtype="CBS_ICTTA_type" description="Cerberus Internal Controlled Trace Target Address Register"/>
		<sfrtype name="CBS_MCDBBSS_type">
			<bitfield name="BSSTC" start="0" end="0" access="r"/>
			<bitfield name="BSSBM" start="2" end="2" access="r"/>
			<bitfield name="BSSM1" start="3" end="3" access="r"/>
			<bitfield name="BSSDMA" start="5" end="5" access="r"/>
			<bitfield name="BSCTC" start="8" end="8" access="r"/>
			<bitfield name="BSCBM" start="10" end="10" access="r"/>
			<bitfield name="BSCM1" start="11" end="11" access="r"/>
			<bitfield name="BSCDMA" start="13" end="13" access="r"/>
			<bitfield name="BBS0" start="16" end="16" access="r"/>
			<bitfield name="BBS1" start="17" end="17" access="r"/>
			<bitfield name="BBC0" start="18" end="18" access="r"/>
			<bitfield name="BBC1" start="19" end="19" access="r"/>
			<bitfield name="CAPCLR" start="24" end="24"/>
		</sfrtype>
		<sfr name="CBS_MCDBBSS" address="0xF0000390" sfrtype="CBS_MCDBBSS_type" description="Cerberus Break Bus Switch Status Register"/>
		<sfrtype name="CBS_MCDSSGC_type">
			<bitfield name="STCP" start="0" end="0"/>
			<bitfield name="STCM" start="1" end="1"/>
			<bitfield name="STCTC" start="2" end="2"/>
		</sfrtype>
		<sfr name="CBS_MCDSSGC" address="0xF0000394" sfrtype="CBS_MCDSSGC_type" description="Cerberus Suspend Signal Generation Configuration Register"/>
		<sfrtype name="CBS_SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CBS_SRC" address="0xF00003FC" sfrtype="CBS_SRC_type" description="Cerberus Service Request Control Register"/>
	</group>
	<group name="GPTU L">
		<sfrtype name="GPTU_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
			<bitfield name="RMC" start="8" end="15"/>
		</sfrtype>
		<sfr name="GPTU_CLC" address="0xF0000600" sfrtype="GPTU_CLC_type" description="GPTU Clock Control Register"/>
		<sfrtype name="GPTU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="GPTU_ID" address="0xF0000608" sfrtype="GPTU_ID_type" description="GPTU Module Identification Register"/>
		<sfrtype name="GPTU_T01IRS_type">
			<bitfield name="T0AINS" start="0" end="1"/>
			<bitfield name="T0BINS" start="2" end="3"/>
			<bitfield name="T0CINS" start="4" end="5"/>
			<bitfield name="T0DINS" start="6" end="7"/>
			<bitfield name="T1AINS" start="8" end="9"/>
			<bitfield name="T1BINS" start="10" end="11"/>
			<bitfield name="T1CINS" start="12" end="13"/>
			<bitfield name="T1DINS" start="14" end="15"/>
			<bitfield name="T0AREL" start="16" end="16"/>
			<bitfield name="T0BREL" start="17" end="17"/>
			<bitfield name="T0CREL" start="18" end="18"/>
			<bitfield name="T0DREL" start="19" end="19"/>
			<bitfield name="T1AREL" start="20" end="20"/>
			<bitfield name="T1BREL" start="21" end="21"/>
			<bitfield name="T1CREL" start="22" end="22"/>
			<bitfield name="T1DREL" start="23" end="23"/>
			<bitfield name="T0INC" start="24" end="24"/>
			<bitfield name="T1INC" start="25" end="25"/>
			<bitfield name="T01IN0" start="28" end="29"/>
			<bitfield name="T01IN1" start="30" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T01IRS" address="0xF0000610" sfrtype="GPTU_T01IRS_type" description="GPTU Timer T0 and T1 Input and Reload Source Selection Register"/>
		<sfrtype name="GPTU_T01OTS_type">
			<bitfield name="SOUT00" start="0" end="1"/>
			<bitfield name="SOUT01" start="2" end="3"/>
			<bitfield name="STRG00" start="4" end="5"/>
			<bitfield name="STRG01" start="6" end="7"/>
			<bitfield name="SSR00" start="8" end="9"/>
			<bitfield name="SSR01" start="10" end="11"/>
			<bitfield name="SOUT10" start="16" end="17"/>
			<bitfield name="SOUT11" start="18" end="19"/>
			<bitfield name="STRG10" start="20" end="21"/>
			<bitfield name="STRG11" start="22" end="23"/>
			<bitfield name="SSR10" start="24" end="25"/>
			<bitfield name="SSR11" start="26" end="27"/>
		</sfrtype>
		<sfr name="GPTU_T01OTS" address="0xF0000614" sfrtype="GPTU_T01OTS_type" description="GPTU  Timer T0 and T1 Output, Trigger and Service Request Register"/>
		<sfrtype name="GPTU_T2CON_type">
			<bitfield name="T2ACSRC" start="0" end="1"/>
			<bitfield name="T2ACDIR" start="2" end="3"/>
			<bitfield name="T2ACCLR" start="4" end="5"/>
			<bitfield name="T2ACOV" start="6" end="7"/>
			<bitfield name="T2ACOS" start="8" end="8"/>
			<bitfield name="T2ADIR" start="12" end="12"/>
			<bitfield name="T2SPLIT" start="15" end="15"/>
			<bitfield name="T2BCSRC" start="16" end="17"/>
			<bitfield name="T2BCDIR" start="18" end="19"/>
			<bitfield name="T2BCCLR" start="20" end="21"/>
			<bitfield name="T2BCOV" start="22" end="23"/>
			<bitfield name="T2BCOS" start="24" end="24"/>
			<bitfield name="T2BDIR" start="28" end="28"/>
		</sfrtype>
		<sfr name="GPTU_T2CON" address="0xF0000618" sfrtype="GPTU_T2CON_type" description="GPTU Timer T2 Control Register"/>
		<sfrtype name="GPTU_T2RCCON_type">
			<bitfield name="T2AMRC0" start="0" end="2"/>
			<bitfield name="T2AMRC1" start="4" end="6"/>
			<bitfield name="T2BMRC0" start="16" end="18"/>
			<bitfield name="T2BMRC1" start="20" end="22"/>
		</sfrtype>
		<sfr name="GPTU_T2RCCON" address="0xF000061C" sfrtype="GPTU_T2RCCON_type" description="GPTU Timer T2 Reload/Capture Control Register"/>
		<sfrtype name="GPTU_T2AIS_type">
			<bitfield name="T2AICNT" start="0" end="2"/>
			<bitfield name="T2AISTR" start="4" end="6"/>
			<bitfield name="T2AISTP" start="8" end="10"/>
			<bitfield name="T2AIUD" start="12" end="14"/>
			<bitfield name="T2AICLR" start="16" end="18"/>
			<bitfield name="T2AIRC0" start="20" end="22"/>
			<bitfield name="T2AIRC1" start="24" end="26"/>
		</sfrtype>
		<sfr name="GPTU_T2AIS" address="0xF0000620" sfrtype="GPTU_T2AIS_type" description="GPTU Timer T2/T2A External Input Selection Register"/>
		<sfrtype name="GPTU_T2BIS_type">
			<bitfield name="T2BICNT" start="0" end="2"/>
			<bitfield name="T2BISTR" start="4" end="6"/>
			<bitfield name="T2BISTP" start="8" end="10"/>
			<bitfield name="T2BIUD" start="12" end="14"/>
			<bitfield name="T2BICLR" start="16" end="18"/>
			<bitfield name="T2BIRC0" start="20" end="22"/>
			<bitfield name="T2BIRC1" start="24" end="26"/>
		</sfrtype>
		<sfr name="GPTU_T2BIS" address="0xF0000624" sfrtype="GPTU_T2BIS_type" description="GPTU Timer T2B External Input Selection Register"/>
		<sfrtype name="GPTU_T2ES_type">
			<bitfield name="T2AECNT" start="0" end="1"/>
			<bitfield name="T2AESTR" start="2" end="3"/>
			<bitfield name="T2AESTP" start="4" end="5"/>
			<bitfield name="T2AEUD" start="6" end="7"/>
			<bitfield name="T2AECLR" start="8" end="9"/>
			<bitfield name="T2AERC0" start="10" end="11"/>
			<bitfield name="T2AERC1" start="12" end="13"/>
			<bitfield name="T2BECNT" start="16" end="17"/>
			<bitfield name="T2BESTR" start="18" end="19"/>
			<bitfield name="T2BESTP" start="20" end="21"/>
			<bitfield name="T2BEUD" start="22" end="23"/>
			<bitfield name="T2BECLR" start="24" end="25"/>
			<bitfield name="T2BERC0" start="26" end="27"/>
			<bitfield name="T2BERC1" start="28" end="29"/>
		</sfrtype>
		<sfr name="GPTU_T2ES" address="0xF0000628" sfrtype="GPTU_T2ES_type" description="GPTU Timer T2 External Input Edge Selection Register"/>
		<sfrtype name="GPTU_OSEL_type">
			<bitfield name="SO0" start="0" end="2"/>
			<bitfield name="SO1" start="4" end="6"/>
			<bitfield name="SO2" start="8" end="10"/>
			<bitfield name="SO3" start="12" end="14"/>
			<bitfield name="SO4" start="16" end="18"/>
			<bitfield name="SO5" start="20" end="22"/>
			<bitfield name="SO6" start="24" end="26"/>
			<bitfield name="SO7" start="28" end="30"/>
		</sfrtype>
		<sfr name="GPTU_OSEL" address="0xF000062C" sfrtype="GPTU_OSEL_type" description="GPTU Output Source Selection Register"/>
		<sfrtype name="GPTU_OUT_type">
			<bitfield name="OUT0" start="0" end="0" access="r"/>
			<bitfield name="OUT1" start="1" end="1" access="r"/>
			<bitfield name="OUT2" start="2" end="2" access="r"/>
			<bitfield name="OUT3" start="3" end="3" access="r"/>
			<bitfield name="OUT4" start="4" end="4" access="r"/>
			<bitfield name="OUT5" start="5" end="5" access="r"/>
			<bitfield name="OUT6" start="6" end="6" access="r"/>
			<bitfield name="OUT7" start="7" end="7" access="r"/>
			<bitfield name="CLRO0" start="8" end="8"/>
			<bitfield name="CLRO1" start="9" end="9"/>
			<bitfield name="CLRO2" start="10" end="10"/>
			<bitfield name="CLRO3" start="11" end="11"/>
			<bitfield name="CLRO4" start="12" end="12"/>
			<bitfield name="CLRO5" start="13" end="13"/>
			<bitfield name="CLRO6" start="14" end="14"/>
			<bitfield name="CLRO7" start="15" end="15"/>
			<bitfield name="SETO0" start="16" end="16"/>
			<bitfield name="SETO1" start="17" end="17"/>
			<bitfield name="SETO2" start="18" end="18"/>
			<bitfield name="SETO3" start="19" end="19"/>
			<bitfield name="SETO4" start="20" end="20"/>
			<bitfield name="SETO5" start="21" end="21"/>
			<bitfield name="SETO6" start="22" end="22"/>
			<bitfield name="SETO7" start="23" end="23"/>
		</sfrtype>
		<sfr name="GPTU_OUT" address="0xF0000630" sfrtype="GPTU_OUT_type" description="GPTU Output Register"/>
		<sfrtype name="GPTU_T0DCBA_type">
			<bitfield name="T0A" start="0" end="7"/>
			<bitfield name="T0B" start="8" end="15"/>
			<bitfield name="T0C" start="16" end="23"/>
			<bitfield name="T0D" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T0DCBA" address="0xF0000634" sfrtype="GPTU_T0DCBA_type" description="GPTU Timer T0 Count Register (T0D, T0C, T0B,T0A)"/>
		<sfrtype name="GPTU_T0CBA_type">
			<bitfield name="T0A" start="0" end="7"/>
			<bitfield name="T0B" start="8" end="15"/>
			<bitfield name="T0C" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU_T0CBA" address="0xF0000638" sfrtype="GPTU_T0CBA_type" description="GPTU Timer T0 Count Register (T0C, T0B, T0A)"/>
		<sfrtype name="GPTU_T0RDCBA_type">
			<bitfield name="T0RA" start="0" end="7"/>
			<bitfield name="T0RB" start="8" end="15"/>
			<bitfield name="T0RC" start="16" end="23"/>
			<bitfield name="T0RD" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T0RDCBA" address="0xF000063C" sfrtype="GPTU_T0RDCBA_type" description="GPTU Timer T0 Reload Register (T0RD, T0RC, T0RB,T0RA)"/>
		<sfrtype name="GPTU_T0RCBA_type">
			<bitfield name="T0RA" start="0" end="7"/>
			<bitfield name="T0RB" start="8" end="15"/>
			<bitfield name="T0RC" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU_T0RCBA" address="0xF0000640" sfrtype="GPTU_T0RCBA_type" description="GPTU Timer T0 Reload Register (T0RC, T0RB, T0RA)"/>
		<sfrtype name="GPTU_T1DCBA_type">
			<bitfield name="T1A" start="0" end="7"/>
			<bitfield name="T1B" start="8" end="15"/>
			<bitfield name="T1C" start="16" end="23"/>
			<bitfield name="T1D" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T1DCBA" address="0xF0000644" sfrtype="GPTU_T1DCBA_type" description="GPTU Timer T1 Count Register (T1D, T1C, T1B,T1A)"/>
		<sfrtype name="GPTU_T1CBA_type">
			<bitfield name="T1A" start="0" end="7"/>
			<bitfield name="T1B" start="8" end="15"/>
			<bitfield name="T1C" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU_T1CBA" address="0xF0000648" sfrtype="GPTU_T1CBA_type" description="GPTU Timer T1 Count Register (T1C, T1B, T1A)"/>
		<sfrtype name="GPTU_T1RDCBA_type">
			<bitfield name="T1RA" start="0" end="7"/>
			<bitfield name="T1RB" start="8" end="15"/>
			<bitfield name="T1RC" start="16" end="23"/>
			<bitfield name="T1RD" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T1RDCBA" address="0xF000064C" sfrtype="GPTU_T1RDCBA_type" description="GPTU Timer T1 Reload Register (T1RD, T1RC, T1RB,T1RA)"/>
		<sfrtype name="GPTU_T1RCBA_type">
			<bitfield name="T1RA" start="0" end="7"/>
			<bitfield name="T1RB" start="8" end="15"/>
			<bitfield name="T1RC" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU_T1RCBA" address="0xF0000650" sfrtype="GPTU_T1RCBA_type" description="GPTU Timer T1 Reload Register (T1RC, T1RB, T1RA)"/>
		<sfrtype name="GPTU_T2_type">
			<bitfield name="T2A" start="0" end="15"/>
			<bitfield name="T2B" start="16" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T2" address="0xF0000654" sfrtype="GPTU_T2_type" description="GPTU Timer T2 Count Register"/>
		<sfrtype name="GPTU_T2RC0_type">
			<bitfield name="T2ARC0" start="0" end="15"/>
			<bitfield name="T2BRC0" start="16" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T2RC0" address="0xF0000658" sfrtype="GPTU_T2RC0_type" description="GPTU Timer T2 Reload/Capture Register 0"/>
		<sfrtype name="GPTU_T2RC1_type">
			<bitfield name="T2ARC1" start="0" end="15"/>
			<bitfield name="T2BRC1" start="16" end="31"/>
		</sfrtype>
		<sfr name="GPTU_T2RC1" address="0xF000065C" sfrtype="GPTU_T2RC1_type" description="GPTU Timer T2 Reload/Capture Register 1"/>
		<sfrtype name="GPTU_T012RUN_type">
			<bitfield name="T0ARUN" start="0" end="0"/>
			<bitfield name="T0BRUN" start="1" end="1"/>
			<bitfield name="T0CRUN" start="2" end="2"/>
			<bitfield name="T0DRUN" start="3" end="3"/>
			<bitfield name="T1ARUN" start="4" end="4"/>
			<bitfield name="T1BRUN" start="5" end="5"/>
			<bitfield name="T1CRUN" start="6" end="6"/>
			<bitfield name="T1DRUN" start="7" end="7"/>
			<bitfield name="T2ARUN" start="8" end="8" access="r"/>
			<bitfield name="T2ASETR" start="9" end="9"/>
			<bitfield name="T2ACLRR" start="10" end="10"/>
			<bitfield name="T2BRUN" start="12" end="12" access="r"/>
			<bitfield name="T2BSETR" start="13" end="13"/>
			<bitfield name="T2BCLRR" start="14" end="14"/>
		</sfrtype>
		<sfr name="GPTU_T012RUN" address="0xF0000660" sfrtype="GPTU_T012RUN_type" description="GPTU Timers T0, T1 and T2 Run Control Register"/>
		<sfrtype name="GPTU_SRSEL_type">
			<bitfield name="SSR7" start="0" end="3"/>
			<bitfield name="SSR6" start="4" end="7"/>
			<bitfield name="SSR5" start="8" end="11"/>
			<bitfield name="SSR4" start="12" end="15"/>
			<bitfield name="SSR3" start="16" end="19"/>
			<bitfield name="SSR2" start="20" end="23"/>
			<bitfield name="SSR1" start="24" end="27"/>
			<bitfield name="SSR0" start="28" end="31"/>
		</sfrtype>
		<sfr name="GPTU_SRSEL" address="0xF00006DC" sfrtype="GPTU_SRSEL_type" description="GPTU Service Request Source Select Register"/>
		<sfrtype name="GPTU_SRC7_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC7" address="0xF00006E0" sfrtype="GPTU_SRC7_type" description="GPTU Service Request Control Register 7"/>
		<sfrtype name="GPTU_SRC6_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC6" address="0xF00006E4" sfrtype="GPTU_SRC6_type" description="GPTU Service Request Control Register 6"/>
		<sfrtype name="GPTU_SRC5_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC5" address="0xF00006E8" sfrtype="GPTU_SRC5_type" description="GPTU Service Request Control Register 5"/>
		<sfrtype name="GPTU_SRC4_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC4" address="0xF00006EC" sfrtype="GPTU_SRC4_type" description="GPTU Service Request Control Register 4"/>
		<sfrtype name="GPTU_SRC3_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC3" address="0xF00006F0" sfrtype="GPTU_SRC3_type" description="GPTU Service Request Control Register 3"/>
		<sfrtype name="GPTU_SRC2_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC2" address="0xF00006F4" sfrtype="GPTU_SRC2_type" description="GPTU Service Request Control Register 2"/>
		<sfrtype name="GPTU_SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC1" address="0xF00006F8" sfrtype="GPTU_SRC1_type" description="GPTU Service Request Control Register 1"/>
		<sfrtype name="GPTU_SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="GPTU_SRC0" address="0xF00006FC" sfrtype="GPTU_SRC0_type" description="GPTU Service Request Control Register 0"/>
	</group>
	<group name="P0 CD">
		<sfrtype name="P0_OUT_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_OUT" address="0xF0000C10" sfrtype="P0_OUT_type" description="Port 0 Data Output Register"/>
		<sfrtype name="P0_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
			<bitfield name="P2" start="2" end="2" access="r"/>
			<bitfield name="P3" start="3" end="3" access="r"/>
			<bitfield name="P4" start="4" end="4" access="r"/>
			<bitfield name="P5" start="5" end="5" access="r"/>
			<bitfield name="P6" start="6" end="6" access="r"/>
			<bitfield name="P7" start="7" end="7" access="r"/>
			<bitfield name="P8" start="8" end="8" access="r"/>
			<bitfield name="P9" start="9" end="9" access="r"/>
			<bitfield name="P10" start="10" end="10" access="r"/>
			<bitfield name="P11" start="11" end="11" access="r"/>
			<bitfield name="P12" start="12" end="12" access="r"/>
			<bitfield name="P13" start="13" end="13" access="r"/>
			<bitfield name="P14" start="14" end="14" access="r"/>
			<bitfield name="P15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="P0_IN" address="0xF0000C14" sfrtype="P0_IN_type" description="Port 0 Data Input Register"/>
		<sfrtype name="P0_DIR_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_DIR" address="0xF0000C18" sfrtype="P0_DIR_type" description="Port 0 Direction Register"/>
		<sfrtype name="P0_OD_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_OD" address="0xF0000C1C" sfrtype="P0_OD_type" description="Port 0 Open Drain Mode Register"/>
		<sfrtype name="P0_PUDSEL_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_PUDSEL" address="0xF0000C28" sfrtype="P0_PUDSEL_type" description="Port 0 Pull up/down Select Register"/>
		<sfrtype name="P0_PUDEN_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_PUDEN" address="0xF0000C2C" sfrtype="P0_PUDEN_type" description="Port 0 Pull up/down Enable Register"/>
		<sfrtype name="P0_ALTSEL0_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_ALTSEL0" address="0xF0000C44" sfrtype="P0_ALTSEL0_type" description="Port 0 Alternate Select Register 0"/>
		<sfrtype name="P0_ALTSEL1_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P0_ALTSEL1" address="0xF0000C48" sfrtype="P0_ALTSEL1_type" description="Port 0 Alternate Select Register 1"/>
	</group>
	<group name="P1 CD">
		<sfrtype name="P1_OUT_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_OUT" address="0xF0000D10" sfrtype="P1_OUT_type" description="Port 1 Data Output Register"/>
		<sfrtype name="P1_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
			<bitfield name="P2" start="2" end="2" access="r"/>
			<bitfield name="P3" start="3" end="3" access="r"/>
			<bitfield name="P4" start="4" end="4" access="r"/>
			<bitfield name="P5" start="5" end="5" access="r"/>
			<bitfield name="P6" start="6" end="6" access="r"/>
			<bitfield name="P7" start="7" end="7" access="r"/>
			<bitfield name="P8" start="8" end="8" access="r"/>
			<bitfield name="P9" start="9" end="9" access="r"/>
			<bitfield name="P10" start="10" end="10" access="r"/>
			<bitfield name="P11" start="11" end="11" access="r"/>
			<bitfield name="P12" start="12" end="12" access="r"/>
			<bitfield name="P13" start="13" end="13" access="r"/>
			<bitfield name="P14" start="14" end="14" access="r"/>
			<bitfield name="P15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="P1_IN" address="0xF0000D14" sfrtype="P1_IN_type" description="Port 1 Data Input Register"/>
		<sfrtype name="P1_DIR_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_DIR" address="0xF0000D18" sfrtype="P1_DIR_type" description="Port 1 Direction Register"/>
		<sfrtype name="P1_OD_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_OD" address="0xF0000D1C" sfrtype="P1_OD_type" description="Port 1 Open Drain Mode Register"/>
		<sfrtype name="P1_PUDSEL_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_PUDSEL" address="0xF0000D28" sfrtype="P1_PUDSEL_type" description="Port 1 Pull up/down Select Register"/>
		<sfrtype name="P1_PUDEN_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_PUDEN" address="0xF0000D2C" sfrtype="P1_PUDEN_type" description="Port 1 Pull up/down Enable Register"/>
		<sfrtype name="P1_ALTSEL0_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_ALTSEL0" address="0xF0000D44" sfrtype="P1_ALTSEL0_type" description="Port 1 Alternate Select Register 0"/>
		<sfrtype name="P1_ALTSEL1_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P1_ALTSEL1" address="0xF0000D48" sfrtype="P1_ALTSEL1_type" description="Port 1 Alternate Select Register 1"/>
	</group>
	<group name="P2 CD">
		<sfrtype name="P2_OUT_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_OUT" address="0xF0000E10" sfrtype="P2_OUT_type" description="Port 2 Data Output Register"/>
		<sfrtype name="P2_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
			<bitfield name="P2" start="2" end="2" access="r"/>
			<bitfield name="P3" start="3" end="3" access="r"/>
			<bitfield name="P4" start="4" end="4" access="r"/>
			<bitfield name="P5" start="5" end="5" access="r"/>
			<bitfield name="P6" start="6" end="6" access="r"/>
			<bitfield name="P7" start="7" end="7" access="r"/>
			<bitfield name="P8" start="8" end="8" access="r"/>
			<bitfield name="P9" start="9" end="9" access="r"/>
			<bitfield name="P10" start="10" end="10" access="r"/>
			<bitfield name="P11" start="11" end="11" access="r"/>
			<bitfield name="P12" start="12" end="12" access="r"/>
			<bitfield name="P13" start="13" end="13" access="r"/>
			<bitfield name="P14" start="14" end="14" access="r"/>
			<bitfield name="P15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="P2_IN" address="0xF0000E14" sfrtype="P2_IN_type" description="Port 2 Data Input Register"/>
		<sfrtype name="P2_DIR_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_DIR" address="0xF0000E18" sfrtype="P2_DIR_type" description="Port 2 Direction Register"/>
		<sfrtype name="P2_OD_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_OD" address="0xF0000E1C" sfrtype="P2_OD_type" description="Port 2 Open Drain Mode Register"/>
		<sfrtype name="P2_PUDSEL_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_PUDSEL" address="0xF0000E28" sfrtype="P2_PUDSEL_type" description="Port 2 Pull up/down Select Register"/>
		<sfrtype name="P2_PUDEN_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_PUDEN" address="0xF0000E2C" sfrtype="P2_PUDEN_type" description="Port 2 Pull up/down Enable Register"/>
		<sfrtype name="P2_ALTSEL0_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_ALTSEL0" address="0xF0000E44" sfrtype="P2_ALTSEL0_type" description="Port 2 Alternate Select Register 0"/>
		<sfrtype name="P2_ALTSEL1_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P2_ALTSEL1" address="0xF0000E48" sfrtype="P2_ALTSEL1_type" description="Port 2 Alternate Select Register 1"/>
	</group>
	<group name="P3 CD">
		<sfrtype name="P3_OUT_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_OUT" address="0xF0000F10" sfrtype="P3_OUT_type" description="Port 3 Data Output Register"/>
		<sfrtype name="P3_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
			<bitfield name="P2" start="2" end="2" access="r"/>
			<bitfield name="P3" start="3" end="3" access="r"/>
			<bitfield name="P4" start="4" end="4" access="r"/>
			<bitfield name="P5" start="5" end="5" access="r"/>
			<bitfield name="P6" start="6" end="6" access="r"/>
			<bitfield name="P7" start="7" end="7" access="r"/>
			<bitfield name="P8" start="8" end="8" access="r"/>
			<bitfield name="P9" start="9" end="9" access="r"/>
			<bitfield name="P10" start="10" end="10" access="r"/>
			<bitfield name="P11" start="11" end="11" access="r"/>
			<bitfield name="P12" start="12" end="12" access="r"/>
			<bitfield name="P13" start="13" end="13" access="r"/>
			<bitfield name="P14" start="14" end="14" access="r"/>
			<bitfield name="P15" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="P3_IN" address="0xF0000F14" sfrtype="P3_IN_type" description="Port 3 Data Input Register"/>
		<sfrtype name="P3_DIR_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_DIR" address="0xF0000F18" sfrtype="P3_DIR_type" description="Port 3 Direction Register"/>
		<sfrtype name="P3_OD_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_OD" address="0xF0000F1C" sfrtype="P3_OD_type" description="Port 3 Open Drain Mode Register"/>
		<sfrtype name="P3_PUDSEL_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_PUDSEL" address="0xF0000F28" sfrtype="P3_PUDSEL_type" description="Port 3 Pull up/down Select Register"/>
		<sfrtype name="P3_PUDEN_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_PUDEN" address="0xF0000F2C" sfrtype="P3_PUDEN_type" description="Port 3 Pull up/down Enable Register"/>
		<sfrtype name="P3_ALTSEL0_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_ALTSEL0" address="0xF0000F44" sfrtype="P3_ALTSEL0_type" description="Port 3 Alternate Select Register 0"/>
		<sfrtype name="P3_ALTSEL1_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
			<bitfield name="P8" start="8" end="8"/>
			<bitfield name="P9" start="9" end="9"/>
			<bitfield name="P10" start="10" end="10"/>
			<bitfield name="P11" start="11" end="11"/>
			<bitfield name="P12" start="12" end="12"/>
			<bitfield name="P13" start="13" end="13"/>
			<bitfield name="P14" start="14" end="14"/>
			<bitfield name="P15" start="15" end="15"/>
		</sfrtype>
		<sfr name="P3_ALTSEL1" address="0xF0000F48" sfrtype="P3_ALTSEL1_type" description="Port 3 Alternate Select Register 1"/>
	</group>
	<group name="P4 CD">
		<sfrtype name="P4_OUT_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_OUT" address="0xF0001010" sfrtype="P4_OUT_type" description="Port 4 Data Output Register"/>
		<sfrtype name="P4_IN_type">
			<bitfield name="P0" start="0" end="0" access="r"/>
			<bitfield name="P1" start="1" end="1" access="r"/>
			<bitfield name="P2" start="2" end="2" access="r"/>
			<bitfield name="P3" start="3" end="3" access="r"/>
			<bitfield name="P4" start="4" end="4" access="r"/>
			<bitfield name="P5" start="5" end="5" access="r"/>
			<bitfield name="P6" start="6" end="6" access="r"/>
			<bitfield name="P7" start="7" end="7" access="r"/>
		</sfrtype>
		<sfr name="P4_IN" address="0xF0001014" sfrtype="P4_IN_type" description="Port 4 Data Input Register"/>
		<sfrtype name="P4_DIR_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_DIR" address="0xF0001018" sfrtype="P4_DIR_type" description="Port 4 Direction Register"/>
		<sfrtype name="P4_OD_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_OD" address="0xF000101C" sfrtype="P4_OD_type" description="Port 4 Open Drain Mode Register"/>
		<sfrtype name="P4_PUDSEL_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_PUDSEL" address="0xF0001028" sfrtype="P4_PUDSEL_type" description="Port 4 Pull up/down Select Register"/>
		<sfrtype name="P4_PUDEN_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_PUDEN" address="0xF000102C" sfrtype="P4_PUDEN_type" description="Port 4 Pull up/down Enable Register"/>
		<sfrtype name="P4_ALTSEL0_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_ALTSEL0" address="0xF0001044" sfrtype="P4_ALTSEL0_type" description="Port 4 Alternate Select Register 0"/>
		<sfrtype name="P4_ALTSEL1_type">
			<bitfield name="P0" start="0" end="0"/>
			<bitfield name="P1" start="1" end="1"/>
			<bitfield name="P2" start="2" end="2"/>
			<bitfield name="P3" start="3" end="3"/>
			<bitfield name="P4" start="4" end="4"/>
			<bitfield name="P5" start="5" end="5"/>
			<bitfield name="P6" start="6" end="6"/>
			<bitfield name="P7" start="7" end="7"/>
		</sfrtype>
		<sfr name="P4_ALTSEL1" address="0xF0001048" sfrtype="P4_ALTSEL1_type" description="Port 4 Alternate Select Register 1"/>
	</group>
	<group name="CCU60">
		<sfrtype name="CCU60_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
		</sfrtype>
		<sfr name="CCU60_CLC" address="0xF0002000" sfrtype="CCU60_CLC_type" description="CCU60 Clock Control Register"/>
		<sfrtype name="CCU60_FDR_type">
			<bitfield name="STEP" start="0" end="9"/>
			<bitfield name="SC" start="12" end="13"/>
			<bitfield name="DM" start="14" end="15"/>
			<bitfield name="RESULT" start="16" end="25"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30"/>
			<bitfield name="DISCLK" start="31" end="31"/>
		</sfrtype>
		<sfr name="CCU60_FDR" address="0xF0002008" sfrtype="CCU60_FDR_type" description="CCU60 Fractional Divider Register"/>
	</group>
	<group name="CCU61">
		<sfrtype name="CCU61_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="CCU61_ID" address="0xF0002108" sfrtype="CCU61_ID_type" description="Module Identification Register"/>
		<sfrtype name="CCU61_PISEL0_type">
			<bitfield name="ISCC60" start="0" end="1"/>
			<bitfield name="ISCC61" start="2" end="3"/>
			<bitfield name="ISCC62" start="4" end="5"/>
			<bitfield name="ISTRP" start="6" end="7"/>
			<bitfield name="ISPOS0" start="8" end="9"/>
			<bitfield name="ISPOS1" start="10" end="11"/>
			<bitfield name="ISPOS2" start="12" end="13"/>
			<bitfield name="IST12HR" start="14" end="15"/>
		</sfrtype>
		<sfr name="CCU61_PISEL0" address="0xF0002110" sfrtype="CCU61_PISEL0_type" description="Port Input Select Register 0"/>
		<sfrtype name="CCU61_PISEL2_type">
			<bitfield name="IST13HR" start="0" end="1"/>
		</sfrtype>
		<sfr name="CCU61_PISEL2" address="0xF0002114" sfrtype="CCU61_PISEL2_type" description="Port Input Select Register 2"/>
		<sfrtype name="CCU61_T12_type">
			<bitfield name="T12CV" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_T12" address="0xF0002120" sfrtype="CCU61_T12_type" description="Timer T12 Counter Register"/>
		<sfrtype name="CCU61_T12PR_type">
			<bitfield name="T12PV" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_T12PR" address="0xF0002124" sfrtype="CCU61_T12PR_type" description="Timer T12 period register"/>
		<sfrtype name="CCU61_T12DTC_type">
			<bitfield name="DTM" start="0" end="7"/>
			<bitfield name="DTE0" start="8" end="8"/>
			<bitfield name="DTE1" start="9" end="9"/>
			<bitfield name="DTE2" start="10" end="10"/>
			<bitfield name="DTR0" start="12" end="12" access="r"/>
			<bitfield name="DTR1" start="13" end="13" access="r"/>
			<bitfield name="DTR2" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="CCU61_T12DTC" address="0xF0002128" sfrtype="CCU61_T12DTC_type" description="Dead-Time Control Register for Timer12"/>
		<sfrtype name="CCU61_CC60R_type">
			<bitfield name="CC60V" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="CCU61_CC60R" address="0xF0002130" sfrtype="CCU61_CC60R_type" description="Capture/Compare Register for Channel CC60"/>
		<sfrtype name="CCU61_CC61R_type">
			<bitfield name="CC61V" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="CCU61_CC61R" address="0xF0002134" sfrtype="CCU61_CC61R_type" description="Capture/Compare Register for Channel CC61"/>
		<sfrtype name="CCU61_CC62R_type">
			<bitfield name="CC62V" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="CCU61_CC62R" address="0xF0002138" sfrtype="CCU61_CC62R_type" description="Capture/Compare Register for Channel CC62"/>
		<sfrtype name="CCU61_TCTR4_type">
			<bitfield name="T12RR" start="0" end="0"/>
			<bitfield name="T12RS" start="1" end="1"/>
			<bitfield name="T12RES" start="2" end="2"/>
			<bitfield name="DTRES" start="3" end="3"/>
			<bitfield name="T12STR" start="6" end="6"/>
			<bitfield name="T12STD" start="7" end="7"/>
			<bitfield name="T13RR" start="8" end="8"/>
			<bitfield name="T13RS" start="9" end="9"/>
			<bitfield name="T13RES" start="10" end="10"/>
			<bitfield name="T13STR" start="14" end="14"/>
			<bitfield name="T13STD" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_TCTR4" address="0xF000213C" sfrtype="CCU61_TCTR4_type" description="Timer Control Register 4"/>
		<sfrtype name="CCU61_CC60SR_type">
			<bitfield name="CC60S" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_CC60SR" address="0xF0002140" sfrtype="CCU61_CC60SR_type" description="Capture/Compare Shadow Register for Channel CC60"/>
		<sfrtype name="CCU61_CC61SR_type">
			<bitfield name="CC61S" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_CC61SR" address="0xF0002144" sfrtype="CCU61_CC61SR_type" description="Capture/Compare Shadow Register for Channel CC61"/>
		<sfrtype name="CCU61_CC62SR_type">
			<bitfield name="CC62S" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_CC62SR" address="0xF0002148" sfrtype="CCU61_CC62SR_type" description="Capture/Compare Shadow Register for Channel CC62"/>
		<sfrtype name="CCU61_T13_type">
			<bitfield name="T13CV" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_T13" address="0xF0002150" sfrtype="CCU61_T13_type" description="Timer T13 Register"/>
		<sfrtype name="CCU61_T13PR_type">
			<bitfield name="T13PV" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_T13PR" address="0xF0002154" sfrtype="CCU61_T13PR_type" description="Timer T13 Period Register"/>
		<sfrtype name="CCU61_CC63R_type">
			<bitfield name="CC63V" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="CCU61_CC63R" address="0xF0002158" sfrtype="CCU61_CC63R_type" description="Compare Register for Channel CC63"/>
		<sfrtype name="CCU61_CC63SR_type">
			<bitfield name="CC63S" start="0" end="15"/>
		</sfrtype>
		<sfr name="CCU61_CC63SR" address="0xF000215C" sfrtype="CCU61_CC63SR_type" description="Compare Shadow Register for Channel  CC63"/>
		<sfrtype name="CCU61_CMPSTAT_type">
			<bitfield name="CC60ST" start="0" end="0" access="r"/>
			<bitfield name="CC61ST" start="1" end="1" access="r"/>
			<bitfield name="CC62ST" start="2" end="2" access="r"/>
			<bitfield name="CCPOS0" start="3" end="3" access="r"/>
			<bitfield name="CCPOS1" start="4" end="4" access="r"/>
			<bitfield name="CCPOS2" start="5" end="5" access="r"/>
			<bitfield name="CC63ST" start="6" end="6" access="r"/>
			<bitfield name="CC60PS" start="8" end="8"/>
			<bitfield name="COUT60PS" start="9" end="9"/>
			<bitfield name="CC61PS" start="10" end="10"/>
			<bitfield name="COUT61PS" start="11" end="11"/>
			<bitfield name="CC62PS" start="12" end="12"/>
			<bitfield name="COUT62PS" start="13" end="13"/>
			<bitfield name="COUT63PS" start="14" end="14"/>
			<bitfield name="T13IM" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_CMPSTAT" address="0xF0002160" sfrtype="CCU61_CMPSTAT_type" description="Compare Status Register"/>
		<sfrtype name="CCU61_CMPMODIF_type">
			<bitfield name="MCC60S" start="0" end="0"/>
			<bitfield name="MCC61S" start="1" end="1"/>
			<bitfield name="MCC62S" start="2" end="2"/>
			<bitfield name="MCC63S" start="6" end="6"/>
			<bitfield name="MCC60R" start="8" end="8"/>
			<bitfield name="MCC61R" start="9" end="9"/>
			<bitfield name="MCC62R" start="10" end="10"/>
			<bitfield name="MCC63R" start="14" end="14"/>
		</sfrtype>
		<sfr name="CCU61_CMPMODIF" address="0xF0002164" sfrtype="CCU61_CMPMODIF_type" description="Compare State Modification Register"/>
		<sfrtype name="CCU61_TCTR0_type">
			<bitfield name="T12CLK" start="0" end="2"/>
			<bitfield name="T12PRE" start="3" end="3"/>
			<bitfield name="T12R" start="4" end="4" access="r"/>
			<bitfield name="STE12" start="5" end="5" access="r"/>
			<bitfield name="CDIR" start="6" end="6" access="r"/>
			<bitfield name="CTM" start="7" end="7"/>
			<bitfield name="T13CLK" start="8" end="10"/>
			<bitfield name="T13PRE" start="11" end="11"/>
			<bitfield name="T13R" start="12" end="12" access="r"/>
			<bitfield name="STE13" start="13" end="13" access="r"/>
		</sfrtype>
		<sfr name="CCU61_TCTR0" address="0xF0002168" sfrtype="CCU61_TCTR0_type" description="Timer Control Register 0"/>
		<sfrtype name="CCU61_TCTR2_type">
			<bitfield name="T12SSC" start="0" end="0"/>
			<bitfield name="T13SSC" start="1" end="1"/>
			<bitfield name="T13TEC" start="2" end="4"/>
			<bitfield name="T13TED" start="5" end="6"/>
			<bitfield name="SUSCFG" start="7" end="7"/>
			<bitfield name="T12RSEL" start="8" end="9"/>
			<bitfield name="T13RSEL" start="10" end="11"/>
		</sfrtype>
		<sfr name="CCU61_TCTR2" address="0xF000216C" sfrtype="CCU61_TCTR2_type" description="Timer Control Register 2"/>
		<sfrtype name="CCU61_MODCTR_type">
			<bitfield name="T12MODEN" start="0" end="5"/>
			<bitfield name="MCMEN" start="7" end="7"/>
			<bitfield name="T13MODEN" start="8" end="13"/>
			<bitfield name="ECT13O" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_MODCTR" address="0xF0002170" sfrtype="CCU61_MODCTR_type" description="Modulation Control Register"/>
		<sfrtype name="CCU61_TRPCTR_type">
			<bitfield name="TRPM0" start="0" end="0"/>
			<bitfield name="TRPM1" start="1" end="1"/>
			<bitfield name="TRPM2" start="2" end="2"/>
			<bitfield name="TRPEN" start="8" end="13"/>
			<bitfield name="TRPEN13" start="14" end="14"/>
			<bitfield name="TRPPEN" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_TRPCTR" address="0xF0002174" sfrtype="CCU61_TRPCTR_type" description="Trap Control Register"/>
		<sfrtype name="CCU61_PSLR_type">
			<bitfield name="PSL" start="0" end="5"/>
			<bitfield name="PSL63" start="7" end="7"/>
		</sfrtype>
		<sfr name="CCU61_PSLR" address="0xF0002178" sfrtype="CCU61_PSLR_type" description="Passive State Level Register"/>
		<sfrtype name="CCU61_T12MSEL_type">
			<bitfield name="MSEL60" start="0" end="3"/>
			<bitfield name="MSEL61" start="4" end="7"/>
			<bitfield name="MSEL62" start="8" end="11"/>
			<bitfield name="HSYNC" start="12" end="14"/>
			<bitfield name="DBYP" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_T12MSEL" address="0xF000217C" sfrtype="CCU61_T12MSEL_type" description="T12 Capture/Compare Mode Select Register"/>
		<sfrtype name="CCU61_MCMOUTS_type">
			<bitfield name="MCMPS" start="0" end="5"/>
			<bitfield name="STRMCM" start="7" end="7"/>
			<bitfield name="EXPHS" start="8" end="10"/>
			<bitfield name="CURHS" start="11" end="13"/>
			<bitfield name="STRHP" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_MCMOUTS" address="0xF0002180" sfrtype="CCU61_MCMOUTS_type" description="Multi-Channel Mode Output Shadow Register"/>
		<sfrtype name="CCU61_MCMOUT_type">
			<bitfield name="MCMP" start="0" end="5" access="r"/>
			<bitfield name="R" start="6" end="6" access="r"/>
			<bitfield name="EXPH" start="8" end="10" access="r"/>
			<bitfield name="CURH" start="11" end="13" access="r"/>
		</sfrtype>
		<sfr name="CCU61_MCMOUT" address="0xF0002184" sfrtype="CCU61_MCMOUT_type" description="Multi-Channel Mode Output Register"/>
		<sfrtype name="CCU61_MCMCTR_type">
			<bitfield name="SWSEL" start="0" end="2"/>
			<bitfield name="SWSYN" start="4" end="5"/>
		</sfrtype>
		<sfr name="CCU61_MCMCTR" address="0xF0002188" sfrtype="CCU61_MCMCTR_type" description="Multi-Channel Mode Control Register"/>
		<sfrtype name="CCU61_IS_type">
			<bitfield name="ICC60R" start="0" end="0" access="r"/>
			<bitfield name="ICC60F" start="1" end="1" access="r"/>
			<bitfield name="ICC61R" start="2" end="2" access="r"/>
			<bitfield name="ICC61F" start="3" end="3" access="r"/>
			<bitfield name="ICC62R" start="4" end="4" access="r"/>
			<bitfield name="ICC62F" start="5" end="5" access="r"/>
			<bitfield name="T12OM" start="6" end="6" access="r"/>
			<bitfield name="T12PM" start="7" end="7" access="r"/>
			<bitfield name="T13CM" start="8" end="8" access="r"/>
			<bitfield name="T13PM" start="9" end="9" access="r"/>
			<bitfield name="TRPF" start="10" end="10" access="r"/>
			<bitfield name="TRPS" start="11" end="11" access="r"/>
			<bitfield name="CHE" start="12" end="12" access="r"/>
			<bitfield name="WHE" start="13" end="13" access="r"/>
			<bitfield name="IDLE" start="14" end="14" access="r"/>
			<bitfield name="STR" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="CCU61_IS" address="0xF0002190" sfrtype="CCU61_IS_type" description="Capture/Compare Interrupt Status Register"/>
		<sfrtype name="CCU61_ISS_type">
			<bitfield name="SCC60R" start="0" end="0"/>
			<bitfield name="SCC60F" start="1" end="1"/>
			<bitfield name="SCC61R" start="2" end="2"/>
			<bitfield name="SCC61F" start="3" end="3"/>
			<bitfield name="SCC62R" start="4" end="4"/>
			<bitfield name="SCC62F" start="5" end="5"/>
			<bitfield name="ST12OM" start="6" end="6"/>
			<bitfield name="ST12PM" start="7" end="7"/>
			<bitfield name="ST13CM" start="8" end="8"/>
			<bitfield name="ST13PM" start="9" end="9"/>
			<bitfield name="STRPF" start="10" end="10"/>
			<bitfield name="SWHC" start="11" end="11"/>
			<bitfield name="SCHE" start="12" end="12"/>
			<bitfield name="SWHE" start="13" end="13"/>
			<bitfield name="SIDLE" start="14" end="14"/>
			<bitfield name="SSTR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_ISS" address="0xF0002194" sfrtype="CCU61_ISS_type" description="Capture/Compare Interrupt Status Set Register"/>
		<sfrtype name="CCU61_ISR_type">
			<bitfield name="RCC60R" start="0" end="0"/>
			<bitfield name="RCC60F" start="1" end="1"/>
			<bitfield name="RCC61R" start="2" end="2"/>
			<bitfield name="RCC61F" start="3" end="3"/>
			<bitfield name="RCC62R" start="4" end="4"/>
			<bitfield name="RCC62F" start="5" end="5"/>
			<bitfield name="RT12OM" start="6" end="6"/>
			<bitfield name="RT12PM" start="7" end="7"/>
			<bitfield name="RT13CM" start="8" end="8"/>
			<bitfield name="RT13PM" start="9" end="9"/>
			<bitfield name="RTRPF" start="10" end="10"/>
			<bitfield name="RCHE" start="12" end="12"/>
			<bitfield name="RWHE" start="13" end="13"/>
			<bitfield name="RIDLE" start="14" end="14"/>
			<bitfield name="RSTR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_ISR" address="0xF0002198" sfrtype="CCU61_ISR_type" description="Capture/Compare Interrupt Status Reset Register"/>
		<sfrtype name="CCU61_IEN_type">
			<bitfield name="ENCC60R" start="0" end="0"/>
			<bitfield name="ENCC60F" start="1" end="1"/>
			<bitfield name="ENCC61R" start="2" end="2"/>
			<bitfield name="ENCC61F" start="3" end="3"/>
			<bitfield name="ENCC62R" start="4" end="4"/>
			<bitfield name="ENCC62F" start="5" end="5"/>
			<bitfield name="ENT12OM" start="6" end="6"/>
			<bitfield name="ENT12PM" start="7" end="7"/>
			<bitfield name="ENT13CM" start="8" end="8"/>
			<bitfield name="ENT13PM" start="9" end="9"/>
			<bitfield name="ENTRPF" start="10" end="10"/>
			<bitfield name="ENCHE" start="12" end="12"/>
			<bitfield name="ENWHE" start="13" end="13"/>
			<bitfield name="ENIDLE" start="14" end="14"/>
			<bitfield name="ENSTR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_IEN" address="0xF000219C" sfrtype="CCU61_IEN_type" description="Capture/Compare Interrupt Enable Register"/>
		<sfrtype name="CCU61_INP_type">
			<bitfield name="INPCC60" start="0" end="1"/>
			<bitfield name="INPCC61" start="2" end="3"/>
			<bitfield name="INPCC62" start="4" end="5"/>
			<bitfield name="INPCHE" start="6" end="7"/>
			<bitfield name="INPERR" start="8" end="9"/>
			<bitfield name="INPT12" start="10" end="11"/>
			<bitfield name="INPT13" start="12" end="13"/>
		</sfrtype>
		<sfr name="CCU61_INP" address="0xF00021A0" sfrtype="CCU61_INP_type" description="Capture/Compare Interrupt Node Pointer Register"/>
		<sfrtype name="CCU61_SRC3_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_SRC3" address="0xF00021F0" sfrtype="CCU61_SRC3_type" description="CCU60 Service Request Control Register 3"/>
		<sfrtype name="CCU61_SRC2_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_SRC2" address="0xF00021F4" sfrtype="CCU61_SRC2_type" description="CCU60 Service Request Control Register 2"/>
		<sfrtype name="CCU61_SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_SRC1" address="0xF00021F8" sfrtype="CCU61_SRC1_type" description="CCU60 Service Request Control Register 1"/>
		<sfrtype name="CCU61_SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CCU61_SRC0" address="0xF00021FC" sfrtype="CCU61_SRC0_type" description="CCU60 Service Request Control Register 0"/>
	</group>
	<group name="DMA">
		<sfrtype name="DMA_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
		</sfrtype>
		<sfr name="DMA_CLC" address="0xF0003C00" sfrtype="DMA_CLC_type" description="DMA Clock Control Register"/>
		<sfrtype name="DMA_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_ID" address="0xF0003C08" sfrtype="DMA_ID_type" description="DMA Module Identification Register"/>
		<sfrtype name="DMA_CHRSTR_type">
			<bitfield name="CH00" start="0" end="0"/>
			<bitfield name="CH01" start="1" end="1"/>
			<bitfield name="CH02" start="2" end="2"/>
			<bitfield name="CH03" start="3" end="3"/>
			<bitfield name="CH04" start="4" end="4"/>
			<bitfield name="CH05" start="5" end="5"/>
			<bitfield name="CH06" start="6" end="6"/>
			<bitfield name="CH07" start="7" end="7"/>
		</sfrtype>
		<sfr name="DMA_CHRSTR" address="0xF0003C10" sfrtype="DMA_CHRSTR_type" description="Channel Reset Request Register"/>
		<sfrtype name="DMA_TRSR_type">
			<bitfield name="CH00" start="0" end="0" access="r"/>
			<bitfield name="CH01" start="1" end="1" access="r"/>
			<bitfield name="CH02" start="2" end="2" access="r"/>
			<bitfield name="CH03" start="3" end="3" access="r"/>
			<bitfield name="CH04" start="4" end="4" access="r"/>
			<bitfield name="CH05" start="5" end="5" access="r"/>
			<bitfield name="CH06" start="6" end="6" access="r"/>
			<bitfield name="CH07" start="7" end="7" access="r"/>
			<bitfield name="HTRE00" start="16" end="16" access="r"/>
			<bitfield name="HTRE01" start="17" end="17" access="r"/>
			<bitfield name="HTRE02" start="18" end="18" access="r"/>
			<bitfield name="HTRE03" start="19" end="19" access="r"/>
			<bitfield name="HTRE04" start="20" end="20" access="r"/>
			<bitfield name="HTRE05" start="21" end="21" access="r"/>
			<bitfield name="HTRE06" start="22" end="22" access="r"/>
			<bitfield name="HTRE07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_TRSR" address="0xF0003C14" sfrtype="DMA_TRSR_type" description="Transaction Request State Register"/>
		<sfrtype name="DMA_STREQ_type">
			<bitfield name="SCH00" start="0" end="0"/>
			<bitfield name="SCH01" start="1" end="1"/>
			<bitfield name="SCH02" start="2" end="2"/>
			<bitfield name="SCH03" start="3" end="3"/>
			<bitfield name="SCH04" start="4" end="4"/>
			<bitfield name="SCH05" start="5" end="5"/>
			<bitfield name="SCH06" start="6" end="6"/>
			<bitfield name="SCH07" start="7" end="7"/>
		</sfrtype>
		<sfr name="DMA_STREQ" address="0xF0003C18" sfrtype="DMA_STREQ_type" description="Software Transaction Request Register"/>
		<sfrtype name="DMA_HTREQ_type">
			<bitfield name="ECH00" start="0" end="0"/>
			<bitfield name="ECH01" start="1" end="1"/>
			<bitfield name="ECH02" start="2" end="2"/>
			<bitfield name="ECH03" start="3" end="3"/>
			<bitfield name="ECH04" start="4" end="4"/>
			<bitfield name="ECH05" start="5" end="5"/>
			<bitfield name="ECH06" start="6" end="6"/>
			<bitfield name="ECH07" start="7" end="7"/>
			<bitfield name="DCH00" start="16" end="16"/>
			<bitfield name="DCH01" start="17" end="17"/>
			<bitfield name="DCH02" start="18" end="18"/>
			<bitfield name="DCH03" start="19" end="19"/>
			<bitfield name="DCH04" start="20" end="20"/>
			<bitfield name="DCH05" start="21" end="21"/>
			<bitfield name="DCH06" start="22" end="22"/>
			<bitfield name="DCH07" start="23" end="23"/>
		</sfrtype>
		<sfr name="DMA_HTREQ" address="0xF0003C1C" sfrtype="DMA_HTREQ_type" description="Hardware Transaction Request Register"/>
		<sfrtype name="DMA_EER_type">
			<bitfield name="ETRL00" start="0" end="0"/>
			<bitfield name="ETRL01" start="1" end="1"/>
			<bitfield name="ETRL02" start="2" end="2"/>
			<bitfield name="ETRL03" start="3" end="3"/>
			<bitfield name="ETRL04" start="4" end="4"/>
			<bitfield name="ETRL05" start="5" end="5"/>
			<bitfield name="ETRL06" start="6" end="6"/>
			<bitfield name="ETRL07" start="7" end="7"/>
			<bitfield name="EME0SER" start="16" end="16"/>
			<bitfield name="EME0DER" start="17" end="17"/>
			<bitfield name="ME0INP" start="20" end="23"/>
			<bitfield name="TRLINP" start="28" end="31"/>
		</sfrtype>
		<sfr name="DMA_EER" address="0xF0003C20" sfrtype="DMA_EER_type" description="Enable Error Register"/>
		<sfrtype name="DMA_ERRSR_type">
			<bitfield name="TRL00" start="0" end="0" access="r"/>
			<bitfield name="TRL01" start="1" end="1" access="r"/>
			<bitfield name="TRL02" start="2" end="2" access="r"/>
			<bitfield name="TRL03" start="3" end="3" access="r"/>
			<bitfield name="TRL04" start="4" end="4" access="r"/>
			<bitfield name="TRL05" start="5" end="5" access="r"/>
			<bitfield name="TRL06" start="6" end="6" access="r"/>
			<bitfield name="TRL07" start="7" end="7" access="r"/>
			<bitfield name="ME0SER" start="16" end="16" access="r"/>
			<bitfield name="ME0DER" start="17" end="17" access="r"/>
			<bitfield name="FPI0ER" start="20" end="20" access="r"/>
			<bitfield name="FPI1ER" start="21" end="21" access="r"/>
			<bitfield name="LECME0" start="24" end="26" access="r"/>
			<bitfield name="MLI0" start="27" end="27" access="r"/>
		</sfrtype>
		<sfr name="DMA_ERRSR" address="0xF0003C24" sfrtype="DMA_ERRSR_type" description="Error Status Register"/>
		<sfrtype name="DMA_CLRE_type">
			<bitfield name="CTRL00" start="0" end="0"/>
			<bitfield name="CTRL01" start="1" end="1"/>
			<bitfield name="CTRL02" start="2" end="2"/>
			<bitfield name="CTRL03" start="3" end="3"/>
			<bitfield name="CTRL04" start="4" end="4"/>
			<bitfield name="CTRL05" start="5" end="5"/>
			<bitfield name="CTRL06" start="6" end="6"/>
			<bitfield name="CTRL07" start="7" end="7"/>
			<bitfield name="CME0SER" start="16" end="16"/>
			<bitfield name="CME0DER" start="17" end="17"/>
			<bitfield name="CFPI0ER" start="20" end="20"/>
			<bitfield name="CFPI1ER" start="21" end="21"/>
			<bitfield name="CLRMLI0" start="27" end="27"/>
		</sfrtype>
		<sfr name="DMA_CLRE" address="0xF0003C28" sfrtype="DMA_CLRE_type" description="Clear Error Register"/>
		<sfrtype name="DMA_GINTR_type">
			<bitfield name="SIDMA0" start="0" end="0"/>
			<bitfield name="SIDMA1" start="1" end="1"/>
			<bitfield name="SIDMA2" start="2" end="2"/>
			<bitfield name="SIDMA3" start="3" end="3"/>
			<bitfield name="SIDMA4" start="4" end="4"/>
			<bitfield name="SIDMA5" start="5" end="5"/>
			<bitfield name="SIDMA6" start="6" end="6"/>
			<bitfield name="SIDMA7" start="7" end="7"/>
			<bitfield name="SIDMA8" start="8" end="8"/>
			<bitfield name="SIDMA9" start="9" end="9"/>
			<bitfield name="SIDMA10" start="10" end="10"/>
			<bitfield name="SIDMA11" start="11" end="11"/>
			<bitfield name="SIDMA12" start="12" end="12"/>
			<bitfield name="SIDMA13" start="13" end="13"/>
			<bitfield name="SIDMA14" start="14" end="14"/>
			<bitfield name="SIDMA15" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_GINTR" address="0xF0003C2C" sfrtype="DMA_GINTR_type" description="DMA Global Interrupt Set Register"/>
		<sfrtype name="DMA_MESR_type">
			<bitfield name="ME0RS" start="0" end="0" access="r"/>
			<bitfield name="CH0" start="1" end="3" access="r"/>
			<bitfield name="ME0WS" start="4" end="4" access="r"/>
		</sfrtype>
		<sfr name="DMA_MESR" address="0xF0003C30" sfrtype="DMA_MESR_type" description="Move Engine Status Register"/>
		<sfrtype name="DMA_ME0R_type">
			<bitfield name="ME0R" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_ME0R" address="0xF0003C34" sfrtype="DMA_ME0R_type" description="Move Engine 0 Read Register"/>
		<sfrtype name="DMA_ME0PR_type">
			<bitfield name="PAT00" start="0" end="7"/>
			<bitfield name="PAT01" start="8" end="15"/>
			<bitfield name="PAT02" start="16" end="23"/>
			<bitfield name="PAT03" start="24" end="31"/>
		</sfrtype>
		<sfr name="DMA_ME0PR" address="0xF0003C3C" sfrtype="DMA_ME0PR_type" description="Move Engine 0 Pattern Register"/>
		<sfrtype name="DMA_ME0AENR_type">
			<bitfield name="AEN0" start="0" end="0"/>
			<bitfield name="AEN1" start="1" end="1"/>
			<bitfield name="AEN2" start="2" end="2"/>
			<bitfield name="AEN3" start="3" end="3"/>
			<bitfield name="AEN4" start="4" end="4"/>
			<bitfield name="AEN5" start="5" end="5"/>
			<bitfield name="AEN6" start="6" end="6"/>
			<bitfield name="AEN7" start="7" end="7"/>
			<bitfield name="AEN8" start="8" end="8"/>
			<bitfield name="AEN9" start="9" end="9"/>
			<bitfield name="AEN10" start="10" end="10"/>
			<bitfield name="AEN11" start="11" end="11"/>
			<bitfield name="AEN12" start="12" end="12"/>
			<bitfield name="AEN13" start="13" end="13"/>
			<bitfield name="AEN14" start="14" end="14"/>
			<bitfield name="AEN15" start="15" end="15"/>
			<bitfield name="AEN16" start="16" end="16"/>
			<bitfield name="AEN17" start="17" end="17"/>
			<bitfield name="AEN18" start="18" end="18"/>
			<bitfield name="AEN19" start="19" end="19"/>
			<bitfield name="AEN20" start="20" end="20"/>
			<bitfield name="AEN21" start="21" end="21"/>
			<bitfield name="AEN22" start="22" end="22"/>
			<bitfield name="AEN23" start="23" end="23"/>
			<bitfield name="AEN24" start="24" end="24"/>
			<bitfield name="AEN25" start="25" end="25"/>
			<bitfield name="AEN26" start="26" end="26"/>
			<bitfield name="AEN27" start="27" end="27"/>
			<bitfield name="AEN28" start="28" end="28"/>
			<bitfield name="AEN29" start="29" end="29"/>
			<bitfield name="AEN30" start="30" end="30"/>
			<bitfield name="AEN31" start="31" end="31"/>
		</sfrtype>
		<sfr name="DMA_ME0AENR" address="0xF0003C44" sfrtype="DMA_ME0AENR_type" description="Move Engine 0 Access Enable Register"/>
		<sfrtype name="DMA_ME0ARR_type">
			<bitfield name="SLICE0" start="0" end="4"/>
			<bitfield name="SIZE0" start="5" end="7"/>
			<bitfield name="SLICE1" start="8" end="12"/>
			<bitfield name="SIZE1" start="13" end="15"/>
			<bitfield name="SLICE2" start="16" end="20"/>
			<bitfield name="SIZE2" start="21" end="23"/>
			<bitfield name="SLICE3" start="24" end="28"/>
			<bitfield name="SIZE3" start="29" end="31"/>
		</sfrtype>
		<sfr name="DMA_ME0ARR" address="0xF0003C48" sfrtype="DMA_ME0ARR_type" description="Move Engine 0 Access Range Register"/>
		<sfrtype name="DMA_INTSR_type">
			<bitfield name="ICH00" start="0" end="0" access="r"/>
			<bitfield name="ICH01" start="1" end="1" access="r"/>
			<bitfield name="ICH02" start="2" end="2" access="r"/>
			<bitfield name="ICH03" start="3" end="3" access="r"/>
			<bitfield name="ICH04" start="4" end="4" access="r"/>
			<bitfield name="ICH05" start="5" end="5" access="r"/>
			<bitfield name="ICH06" start="6" end="6" access="r"/>
			<bitfield name="ICH07" start="7" end="7" access="r"/>
			<bitfield name="PD00" start="16" end="16" access="r"/>
			<bitfield name="PD01" start="17" end="17" access="r"/>
			<bitfield name="PD02" start="18" end="18" access="r"/>
			<bitfield name="PD03" start="19" end="19" access="r"/>
			<bitfield name="PD04" start="20" end="20" access="r"/>
			<bitfield name="PD05" start="21" end="21" access="r"/>
			<bitfield name="PD06" start="22" end="22" access="r"/>
			<bitfield name="PD07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_INTSR" address="0xF0003C54" sfrtype="DMA_INTSR_type" description="Interrupt Status Register"/>
		<sfrtype name="DMA_INTCR_type">
			<bitfield name="CICH00" start="0" end="0"/>
			<bitfield name="CICH01" start="1" end="1"/>
			<bitfield name="CICH02" start="2" end="2"/>
			<bitfield name="CICH03" start="3" end="3"/>
			<bitfield name="CICH04" start="4" end="4"/>
			<bitfield name="CICH05" start="5" end="5"/>
			<bitfield name="CICH06" start="6" end="6"/>
			<bitfield name="CICH07" start="7" end="7"/>
			<bitfield name="CWRP00" start="16" end="16"/>
			<bitfield name="CWRP01" start="17" end="17"/>
			<bitfield name="CWRP02" start="18" end="18"/>
			<bitfield name="CWRP03" start="19" end="19"/>
			<bitfield name="CWRP04" start="20" end="20"/>
			<bitfield name="CWRP05" start="21" end="21"/>
			<bitfield name="CWRP06" start="22" end="22"/>
			<bitfield name="CWRP07" start="23" end="23"/>
		</sfrtype>
		<sfr name="DMA_INTCR" address="0xF0003C58" sfrtype="DMA_INTCR_type" description="Interrupt Clear Register"/>
		<sfrtype name="DMA_WRPSR_type">
			<bitfield name="WRPS00" start="0" end="0" access="r"/>
			<bitfield name="WRPS01" start="1" end="1" access="r"/>
			<bitfield name="WRPS02" start="2" end="2" access="r"/>
			<bitfield name="WRPS03" start="3" end="3" access="r"/>
			<bitfield name="WRPS04" start="4" end="4" access="r"/>
			<bitfield name="WRPS05" start="5" end="5" access="r"/>
			<bitfield name="WRPS06" start="6" end="6" access="r"/>
			<bitfield name="WRPS07" start="7" end="7" access="r"/>
			<bitfield name="WRPD00" start="16" end="16" access="r"/>
			<bitfield name="WRPD01" start="17" end="17" access="r"/>
			<bitfield name="WRPD02" start="18" end="18" access="r"/>
			<bitfield name="WRPD03" start="19" end="19" access="r"/>
			<bitfield name="WRPD04" start="20" end="20" access="r"/>
			<bitfield name="WRPD05" start="21" end="21" access="r"/>
			<bitfield name="WRPD06" start="22" end="22" access="r"/>
			<bitfield name="WRPD07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_WRPSR" address="0xF0003C5C" sfrtype="DMA_WRPSR_type" description="Wrap Status Register"/>
		<sfrtype name="DMA_OCDSR_type">
			<bitfield name="BTRC0" start="0" end="1"/>
			<bitfield name="BCHS0" start="2" end="4"/>
			<bitfield name="BRL0" start="5" end="5"/>
		</sfrtype>
		<sfr name="DMA_OCDSR" address="0xF0003C64" sfrtype="DMA_OCDSR_type" description="OCDS Register"/>
		<sfrtype name="DMA_SUSPMR_type">
			<bitfield name="SUSEN00" start="0" end="0"/>
			<bitfield name="SUSEN01" start="1" end="1"/>
			<bitfield name="SUSEN02" start="2" end="2"/>
			<bitfield name="SUSEN03" start="3" end="3"/>
			<bitfield name="SUSEN04" start="4" end="4"/>
			<bitfield name="SUSEN05" start="5" end="5"/>
			<bitfield name="SUSEN06" start="6" end="6"/>
			<bitfield name="SUSEN07" start="7" end="7"/>
			<bitfield name="SUSAC00" start="16" end="16" access="r"/>
			<bitfield name="SUSAC01" start="17" end="17" access="r"/>
			<bitfield name="SUSAC02" start="18" end="18" access="r"/>
			<bitfield name="SUSAC03" start="19" end="19" access="r"/>
			<bitfield name="SUSAC04" start="20" end="20" access="r"/>
			<bitfield name="SUSAC05" start="21" end="21" access="r"/>
			<bitfield name="SUSAC06" start="22" end="22" access="r"/>
			<bitfield name="SUSAC07" start="23" end="23" access="r"/>
		</sfrtype>
		<sfr name="DMA_SUSPMR" address="0xF0003C68" sfrtype="DMA_SUSPMR_type" description="Suspend Mode Register"/>
		<sfrtype name="DMA_CHSR00_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR00" address="0xF0003C80" sfrtype="DMA_CHSR00_type" description="Channel 00 Status Register"/>
		<sfrtype name="DMA_CHCR00_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR00" address="0xF0003C84" sfrtype="DMA_CHCR00_type" description="DMA Channel 00 Control Register"/>
		<sfrtype name="DMA_CHICR00_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR00" address="0xF0003C88" sfrtype="DMA_CHICR00_type" description="DMA Channel 00 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR00_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR00" address="0xF0003C8C" sfrtype="DMA_ADRCR00_type" description="DMA Channel 00 Address Control Register"/>
		<sfrtype name="DMA_SADR00_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR00" address="0xF0003C90" sfrtype="DMA_SADR00_type" description="DMA Channel 00 Source Address Register"/>
		<sfrtype name="DMA_DADR00_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR00" address="0xF0003C94" sfrtype="DMA_DADR00_type" description="DMA Channel 00 Destination Address Register"/>
		<sfrtype name="DMA_SHADR00_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR00" address="0xF0003C98" sfrtype="DMA_SHADR00_type" description="Channel 00 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR01_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR01" address="0xF0003CA0" sfrtype="DMA_CHSR01_type" description="DMA Channel 01 Status Register"/>
		<sfrtype name="DMA_CHCR01_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR01" address="0xF0003CA4" sfrtype="DMA_CHCR01_type" description="DMA Channel 01 Control Register"/>
		<sfrtype name="DMA_CHICR01_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR01" address="0xF0003CA8" sfrtype="DMA_CHICR01_type" description="DMA Channel 01 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR01_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR01" address="0xF0003CAC" sfrtype="DMA_ADRCR01_type" description="DMA Channel 01 Address Control Register"/>
		<sfrtype name="DMA_SADR01_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR01" address="0xF0003CB0" sfrtype="DMA_SADR01_type" description="DMA Channel 01 Source Address Register"/>
		<sfrtype name="DMA_DADR01_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR01" address="0xF0003CB4" sfrtype="DMA_DADR01_type" description="DMA Channel 01 Destination Address Register"/>
		<sfrtype name="DMA_SHADR01_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR01" address="0xF0003CB8" sfrtype="DMA_SHADR01_type" description="DMA Channel 01 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR02_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR02" address="0xF0003CC0" sfrtype="DMA_CHSR02_type" description="DMA Channel 02 Status Register"/>
		<sfrtype name="DMA_CHCR02_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR02" address="0xF0003CC4" sfrtype="DMA_CHCR02_type" description="DMA Channel 02 Control Register"/>
		<sfrtype name="DMA_CHICR02_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR02" address="0xF0003CC8" sfrtype="DMA_CHICR02_type" description="DMA Channel 02 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR02_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR02" address="0xF0003CCC" sfrtype="DMA_ADRCR02_type" description="DMA Channel 02 Address Control Register"/>
		<sfrtype name="DMA_SADR02_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR02" address="0xF0003CD0" sfrtype="DMA_SADR02_type" description="DMA Channel 02 Source Address Register"/>
		<sfrtype name="DMA_DADR02_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR02" address="0xF0003CD4" sfrtype="DMA_DADR02_type" description="DMA Channel 02 Destination Address Register"/>
		<sfrtype name="DMA_SHADR02_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR02" address="0xF0003CD8" sfrtype="DMA_SHADR02_type" description="DMA Channel 02 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR03_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR03" address="0xF0003CE0" sfrtype="DMA_CHSR03_type" description="DMA Channel 03 Status Register"/>
		<sfrtype name="DMA_CHCR03_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR03" address="0xF0003CE4" sfrtype="DMA_CHCR03_type" description="DMA Channel 03 Control Register"/>
		<sfrtype name="DMA_CHICR03_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR03" address="0xF0003CE8" sfrtype="DMA_CHICR03_type" description="DMA Channel 03 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR03_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR03" address="0xF0003CEC" sfrtype="DMA_ADRCR03_type" description="DMA Channel 03 Address Control Register"/>
		<sfrtype name="DMA_SADR03_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR03" address="0xF0003CF0" sfrtype="DMA_SADR03_type" description="DMA Channel 03 Source Address Register"/>
		<sfrtype name="DMA_DADR03_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR03" address="0xF0003CF4" sfrtype="DMA_DADR03_type" description="DMA Channel 03 Destination Address Register"/>
		<sfrtype name="DMA_SHADR03_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR03" address="0xF0003CF8" sfrtype="DMA_SHADR03_type" description="DMA Channel 03 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR04_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR04" address="0xF0003D00" sfrtype="DMA_CHSR04_type" description="DMA Channel 04 Status Register"/>
		<sfrtype name="DMA_CHCR04_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR04" address="0xF0003D04" sfrtype="DMA_CHCR04_type" description="DMA Channel 04 Control Register"/>
		<sfrtype name="DMA_CHICR04_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR04" address="0xF0003D08" sfrtype="DMA_CHICR04_type" description="DMA Channel 04 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR04_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR04" address="0xF0003D0C" sfrtype="DMA_ADRCR04_type" description="DMA Channel 04 Address Control Register"/>
		<sfrtype name="DMA_SADR04_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR04" address="0xF0003D10" sfrtype="DMA_SADR04_type" description="DMA Channel 04 Source Address Register"/>
		<sfrtype name="DMA_DADR04_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR04" address="0xF0003D14" sfrtype="DMA_DADR04_type" description="DMA Channel 04 Destination Address Register"/>
		<sfrtype name="DMA_SHADR04_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR04" address="0xF0003D18" sfrtype="DMA_SHADR04_type" description="DMA Channel 04 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR05_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR05" address="0xF0003D20" sfrtype="DMA_CHSR05_type" description="DMA Channel 05 Status Register"/>
		<sfrtype name="DMA_CHCR05_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR05" address="0xF0003D24" sfrtype="DMA_CHCR05_type" description="DMA Channel 05 Control Register"/>
		<sfrtype name="DMA_CHICR05_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR05" address="0xF0003D28" sfrtype="DMA_CHICR05_type" description="DMA Channel 05 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR05_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR05" address="0xF0003D2C" sfrtype="DMA_ADRCR05_type" description="DMA Channel 05 Address Control Register"/>
		<sfrtype name="DMA_SADR05_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR05" address="0xF0003D30" sfrtype="DMA_SADR05_type" description="DMA Channel 05 Source Address Register"/>
		<sfrtype name="DMA_DADR05_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR05" address="0xF0003D34" sfrtype="DMA_DADR05_type" description="DMA Channel 05 Destination Address Register"/>
		<sfrtype name="DMA_SHADR05_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR05" address="0xF0003D38" sfrtype="DMA_SHADR05_type" description="DMA Channel 05 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR06_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR06" address="0xF0003D40" sfrtype="DMA_CHSR06_type" description="DMA Channel 06 Status Register"/>
		<sfrtype name="DMA_CHCR06_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR06" address="0xF0003D44" sfrtype="DMA_CHCR06_type" description="DMA Channel 06 Control Register"/>
		<sfrtype name="DMA_CHICR06_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR06" address="0xF0003D48" sfrtype="DMA_CHICR06_type" description="DMA Channel 06 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR06_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR06" address="0xF0003D4C" sfrtype="DMA_ADRCR06_type" description="DMA Channel 06 Address Control Register"/>
		<sfrtype name="DMA_SADR06_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR06" address="0xF0003D50" sfrtype="DMA_SADR06_type" description="DMA Channel 06 Source Address Register"/>
		<sfrtype name="DMA_DADR06_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR06" address="0xF0003D54" sfrtype="DMA_DADR06_type" description="DMA Channel 06 Destination Address Register"/>
		<sfrtype name="DMA_SHADR06_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR06" address="0xF0003D58" sfrtype="DMA_SHADR06_type" description="DMA Channel 06 Shadowed Address Register"/>
		<sfrtype name="DMA_CHSR07_type">
			<bitfield name="TCOUNT" start="0" end="8" access="r"/>
			<bitfield name="LXO" start="15" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMA_CHSR07" address="0xF0003D60" sfrtype="DMA_CHSR07_type" description="DMA Channel 07 Status Register"/>
		<sfrtype name="DMA_CHCR07_type">
			<bitfield name="TREL" start="0" end="8"/>
			<bitfield name="PRSEL" start="13" end="15"/>
			<bitfield name="BLKM" start="16" end="18"/>
			<bitfield name="RROAT" start="19" end="19"/>
			<bitfield name="CHMODE" start="20" end="20"/>
			<bitfield name="CHDW" start="21" end="22"/>
			<bitfield name="PATSEL" start="24" end="25"/>
			<bitfield name="CHPRIO" start="28" end="28"/>
			<bitfield name="DMAPRIO" start="30" end="30"/>
		</sfrtype>
		<sfr name="DMA_CHCR07" address="0xF0003D64" sfrtype="DMA_CHCR07_type" description="DMA Channel 07 Control Register"/>
		<sfrtype name="DMA_CHICR07_type">
			<bitfield name="WRPSE" start="0" end="0"/>
			<bitfield name="WRPDE" start="1" end="1"/>
			<bitfield name="INTCT" start="2" end="3"/>
			<bitfield name="WRPP" start="4" end="7"/>
			<bitfield name="INTP" start="8" end="11"/>
			<bitfield name="IRDV" start="12" end="15"/>
		</sfrtype>
		<sfr name="DMA_CHICR07" address="0xF0003D68" sfrtype="DMA_CHICR07_type" description="DMA Channel 07 Interrupt Control Register"/>
		<sfrtype name="DMA_ADRCR07_type">
			<bitfield name="SMF" start="0" end="2"/>
			<bitfield name="INCS" start="3" end="3"/>
			<bitfield name="DMF" start="4" end="6"/>
			<bitfield name="INCD" start="7" end="7"/>
			<bitfield name="CBLS" start="8" end="11"/>
			<bitfield name="CBLD" start="12" end="15"/>
			<bitfield name="SHCT" start="16" end="17"/>
		</sfrtype>
		<sfr name="DMA_ADRCR07" address="0xF0003D6C" sfrtype="DMA_ADRCR07_type" description="DMA Channel 07 Address Control Register"/>
		<sfrtype name="DMA_SADR07_type">
			<bitfield name="SADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_SADR07" address="0xF0003D70" sfrtype="DMA_SADR07_type" description="DMA Channel 07 Source Address Register"/>
		<sfrtype name="DMA_DADR07_type">
			<bitfield name="DADR" start="0" end="31"/>
		</sfrtype>
		<sfr name="DMA_DADR07" address="0xF0003D74" sfrtype="DMA_DADR07_type" description="DMA Channel 07 Destination Address Register"/>
		<sfrtype name="DMA_SHADR07_type">
			<bitfield name="SHADR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMA_SHADR07" address="0xF0003D78" sfrtype="DMA_SHADR07_type" description="DMA Channel 07 Shadowed Address Register"/>
		<sfrtype name="DMA_TOCTR_type">
			<bitfield name="TOUT" start="0" end="15"/>
		</sfrtype>
		<sfr name="DMA_TOCTR" address="0xF0003E80" sfrtype="DMA_TOCTR_type" description="DMA Bus Time-Out Control Register"/>
		<sfrtype name="DMA_SYSSRC4_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_SYSSRC4" address="0xF0003E8C" sfrtype="DMA_SYSSRC4_type" description="System Interrupt Service Request Control Register 4"/>
		<sfrtype name="DMA_MLI0SRC3_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_MLI0SRC3" address="0xF0003EA0" sfrtype="DMA_MLI0SRC3_type" description="MLI 0 Service Request Control Register 3"/>
		<sfrtype name="DMA_MLI0SRC2_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_MLI0SRC2" address="0xF0003EA4" sfrtype="DMA_MLI0SRC2_type" description="MLI 0 Service Request Control Register 2"/>
		<sfrtype name="DMA_MLI0SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_MLI0SRC1" address="0xF0003EA8" sfrtype="DMA_MLI0SRC1_type" description="MLI 0 Service Request Control Register 1"/>
		<sfrtype name="DMA_MLI0SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_MLI0SRC0" address="0xF0003EAC" sfrtype="DMA_MLI0SRC0_type" description="MLI 0 Service Request Control Register 0"/>
		<sfrtype name="DMA_SRC3_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_SRC3" address="0xF0003EF0" sfrtype="DMA_SRC3_type" description="DMA Service Request Control Register 3"/>
		<sfrtype name="DMA_SRC2_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_SRC2" address="0xF0003EF4" sfrtype="DMA_SRC2_type" description="DMA Service Request Control Register 2"/>
		<sfrtype name="DMA_SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_SRC1" address="0xF0003EF8" sfrtype="DMA_SRC1_type" description="DMA Service Request Control Register 1"/>
		<sfrtype name="DMA_SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="DMA_SRC0" address="0xF0003EFC" sfrtype="DMA_SRC0_type" description="DMA Service Request Control Register 0"/>
	</group>
	<group name="SSC00">
		<sfrtype name="SSC0_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
		</sfrtype>
		<sfr name="SSC0_CLC" address="0xF0100100" sfrtype="SSC0_CLC_type" description="SSC Clock Control Register"/>
		<sfrtype name="SSC0_PISEL_type">
			<bitfield name="MRIS" start="0" end="0"/>
			<bitfield name="SRIS" start="1" end="1"/>
			<bitfield name="SCIS" start="2" end="2"/>
			<bitfield name="SLSIS" start="3" end="5"/>
			<bitfield name="STIP" start="8" end="8"/>
		</sfrtype>
		<sfr name="SSC0_PISEL" address="0xF0100104" sfrtype="SSC0_PISEL_type" description="SSC Port Input Select Register"/>
		<sfrtype name="SSC0_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="SSC0_ID" address="0xF0100108" sfrtype="SSC0_ID_type" description="SSC0 Module Identification Register"/>
		<sfrtype name="SSC0_FDR_type">
			<bitfield name="STEP" start="0" end="9"/>
			<bitfield name="SC" start="12" end="13"/>
			<bitfield name="DM" start="14" end="15"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30"/>
			<bitfield name="DISCLK" start="31" end="31"/>
		</sfrtype>
		<sfr name="SSC0_FDR" address="0xF010010C" sfrtype="SSC0_FDR_type" description="SSC Fractional Divider Register"/>
		<sfrtype name="SSC0_CON_type">
			<bitfield name="BM" start="0" end="3"/>
			<bitfield name="HB" start="4" end="4"/>
			<bitfield name="PH" start="5" end="5"/>
			<bitfield name="PO" start="6" end="6"/>
			<bitfield name="LB" start="7" end="7"/>
			<bitfield name="TEN" start="8" end="8"/>
			<bitfield name="REN" start="9" end="9"/>
			<bitfield name="PEN" start="10" end="10"/>
			<bitfield name="BEN" start="11" end="11"/>
			<bitfield name="AREN" start="12" end="12"/>
			<bitfield name="MS" start="14" end="14"/>
			<bitfield name="EN" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC0_CON" address="0xF0100110" sfrtype="SSC0_CON_type" description="SSC Control Register"/>
		<sfrtype name="SSC0_BR_type">
			<bitfield name="BR_VALUE" start="0" end="15"/>
		</sfrtype>
		<sfr name="SSC0_BR" address="0xF0100114" sfrtype="SSC0_BR_type" description="SSC Baudrate Timer Reload Register"/>
		<sfrtype name="SSC0_SSOC_type">
			<bitfield name="AOL0" start="0" end="0"/>
			<bitfield name="AOL1" start="1" end="1"/>
			<bitfield name="AOL2" start="2" end="2"/>
			<bitfield name="AOL3" start="3" end="3"/>
			<bitfield name="AOL4" start="4" end="4"/>
			<bitfield name="AOL5" start="5" end="5"/>
			<bitfield name="AOL6" start="6" end="6"/>
			<bitfield name="AOL7" start="7" end="7"/>
			<bitfield name="OEN0" start="8" end="8"/>
			<bitfield name="OEN1" start="9" end="9"/>
			<bitfield name="OEN2" start="10" end="10"/>
			<bitfield name="OEN3" start="11" end="11"/>
			<bitfield name="OEN4" start="12" end="12"/>
			<bitfield name="OEN5" start="13" end="13"/>
			<bitfield name="OEN6" start="14" end="14"/>
			<bitfield name="OEN7" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC0_SSOC" address="0xF0100118" sfrtype="SSC0_SSOC_type" description="Slave Select Output Control Register"/>
		<sfrtype name="SSC0_SSOTC_type">
			<bitfield name="LEAD" start="0" end="1"/>
			<bitfield name="TRAIL" start="2" end="3"/>
			<bitfield name="INACT" start="4" end="5"/>
			<bitfield name="SLSO7MOD" start="8" end="8"/>
		</sfrtype>
		<sfr name="SSC0_SSOTC" address="0xF010011C" sfrtype="SSC0_SSOTC_type" description="Slave Select Output Timing Control Register"/>
		<sfrtype name="SSC0_TB_type">
			<bitfield name="TB_VALUE" start="0" end="15"/>
		</sfrtype>
		<sfr name="SSC0_TB" address="0xF0100120" sfrtype="SSC0_TB_type" description="SSC Transmit Buffer Register"/>
		<sfrtype name="SSC0_RB_type">
			<bitfield name="RB_VALUE" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="SSC0_RB" address="0xF0100124" sfrtype="SSC0_RB_type" description="SSC Receive Buffer Register"/>
		<sfrtype name="SSC0_STAT_type">
			<bitfield name="BC" start="0" end="3" access="r"/>
			<bitfield name="TE" start="8" end="8" access="r"/>
			<bitfield name="RE" start="9" end="9" access="r"/>
			<bitfield name="PE" start="10" end="10" access="r"/>
			<bitfield name="BE" start="11" end="11" access="r"/>
			<bitfield name="BSY" start="12" end="12" access="r"/>
		</sfrtype>
		<sfr name="SSC0_STAT" address="0xF0100128" sfrtype="SSC0_STAT_type" description="SSC Status Register"/>
		<sfrtype name="SSC0_EFM_type">
			<bitfield name="CLRTE" start="8" end="8"/>
			<bitfield name="CLRRE" start="9" end="9"/>
			<bitfield name="CLRPE" start="10" end="10"/>
			<bitfield name="CLRBE" start="11" end="11"/>
			<bitfield name="SETTE" start="12" end="12"/>
			<bitfield name="SETRE" start="13" end="13"/>
			<bitfield name="SETPE" start="14" end="14"/>
			<bitfield name="SETBE" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC0_EFM" address="0xF010012C" sfrtype="SSC0_EFM_type" description="SSC Error Flag Modification Register"/>
		<sfrtype name="SSC0_RXFCON_type">
			<bitfield name="RXFEN" start="0" end="0"/>
			<bitfield name="RXFFLU" start="1" end="1"/>
			<bitfield name="RXTMEN" start="2" end="2"/>
			<bitfield name="RXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="SSC0_RXFCON" address="0xF0100130" sfrtype="SSC0_RXFCON_type" description="SSC Receive FIFO Control Register"/>
		<sfrtype name="SSC0_TXFCON_type">
			<bitfield name="TXFEN" start="0" end="0"/>
			<bitfield name="TXFFLU" start="1" end="1"/>
			<bitfield name="TXTMEN" start="2" end="2"/>
			<bitfield name="TXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="SSC0_TXFCON" address="0xF0100134" sfrtype="SSC0_TXFCON_type" description="SSC Transmit FIFO Control Register"/>
		<sfrtype name="SSC0_FSTAT_type">
			<bitfield name="RXFFL" start="0" end="3" access="r"/>
			<bitfield name="TXFFL" start="8" end="11" access="r"/>
		</sfrtype>
		<sfr name="SSC0_FSTAT" address="0xF0100138" sfrtype="SSC0_FSTAT_type" description="SSC FIFO Status Register"/>
		<sfrtype name="SSC0_TSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC0_TSRC" address="0xF01001F4" sfrtype="SSC0_TSRC_type" description="SSC Transmit Interrupt Service Request Control Register"/>
		<sfrtype name="SSC0_RSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC0_RSRC" address="0xF01001F8" sfrtype="SSC0_RSRC_type" description="SSC Receive Interrupt Service Request Control Register"/>
		<sfrtype name="SSC0_ESRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC0_ESRC" address="0xF01001FC" sfrtype="SSC0_ESRC_type" description="SSC Error Interrupt Service Request Control Register"/>
	</group>
	<group name="SSC01">
		<sfrtype name="SSC1_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
		</sfrtype>
		<sfr name="SSC1_CLC" address="0xF0100200" sfrtype="SSC1_CLC_type" description="SSC Clock Control Register"/>
		<sfrtype name="SSC1_PISEL_type">
			<bitfield name="MRIS" start="0" end="0"/>
			<bitfield name="SRIS" start="1" end="1"/>
			<bitfield name="SCIS" start="2" end="2"/>
			<bitfield name="SLSIS" start="3" end="5"/>
			<bitfield name="STIP" start="8" end="8"/>
		</sfrtype>
		<sfr name="SSC1_PISEL" address="0xF0100204" sfrtype="SSC1_PISEL_type" description="SSC Port Input Select Register"/>
		<sfrtype name="SSC1_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="SSC1_ID" address="0xF0100208" sfrtype="SSC1_ID_type" description="SSC0 Module Identification Register"/>
		<sfrtype name="SSC1_FDR_type">
			<bitfield name="STEP" start="0" end="9"/>
			<bitfield name="SC" start="12" end="13"/>
			<bitfield name="DM" start="14" end="15"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30"/>
			<bitfield name="DISCLK" start="31" end="31"/>
		</sfrtype>
		<sfr name="SSC1_FDR" address="0xF010020C" sfrtype="SSC1_FDR_type" description="SSC Fractional Divider Register"/>
		<sfrtype name="SSC1_CON_type">
			<bitfield name="BM" start="0" end="3"/>
			<bitfield name="HB" start="4" end="4"/>
			<bitfield name="PH" start="5" end="5"/>
			<bitfield name="PO" start="6" end="6"/>
			<bitfield name="LB" start="7" end="7"/>
			<bitfield name="TEN" start="8" end="8"/>
			<bitfield name="REN" start="9" end="9"/>
			<bitfield name="PEN" start="10" end="10"/>
			<bitfield name="BEN" start="11" end="11"/>
			<bitfield name="AREN" start="12" end="12"/>
			<bitfield name="MS" start="14" end="14"/>
			<bitfield name="EN" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC1_CON" address="0xF0100210" sfrtype="SSC1_CON_type" description="SSC Control Register"/>
		<sfrtype name="SSC1_BR_type">
			<bitfield name="BR_VALUE" start="0" end="15"/>
		</sfrtype>
		<sfr name="SSC1_BR" address="0xF0100214" sfrtype="SSC1_BR_type" description="SSC Baudrate Timer Reload Register"/>
		<sfrtype name="SSC1_SSOC_type">
			<bitfield name="AOL0" start="0" end="0"/>
			<bitfield name="AOL1" start="1" end="1"/>
			<bitfield name="AOL2" start="2" end="2"/>
			<bitfield name="AOL3" start="3" end="3"/>
			<bitfield name="AOL4" start="4" end="4"/>
			<bitfield name="AOL5" start="5" end="5"/>
			<bitfield name="AOL6" start="6" end="6"/>
			<bitfield name="AOL7" start="7" end="7"/>
			<bitfield name="OEN0" start="8" end="8"/>
			<bitfield name="OEN1" start="9" end="9"/>
			<bitfield name="OEN2" start="10" end="10"/>
			<bitfield name="OEN3" start="11" end="11"/>
			<bitfield name="OEN4" start="12" end="12"/>
			<bitfield name="OEN5" start="13" end="13"/>
			<bitfield name="OEN6" start="14" end="14"/>
			<bitfield name="OEN7" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC1_SSOC" address="0xF0100218" sfrtype="SSC1_SSOC_type" description="Slave Select Output Control Register"/>
		<sfrtype name="SSC1_SSOTC_type">
			<bitfield name="LEAD" start="0" end="1"/>
			<bitfield name="TRAIL" start="2" end="3"/>
			<bitfield name="INACT" start="4" end="5"/>
			<bitfield name="SLSO7MOD" start="8" end="8"/>
		</sfrtype>
		<sfr name="SSC1_SSOTC" address="0xF010021C" sfrtype="SSC1_SSOTC_type" description="Slave Select Output Timing Control Register"/>
		<sfrtype name="SSC1_TB_type">
			<bitfield name="TB_VALUE" start="0" end="15"/>
		</sfrtype>
		<sfr name="SSC1_TB" address="0xF0100220" sfrtype="SSC1_TB_type" description="SSC Transmit Buffer Register"/>
		<sfrtype name="SSC1_RB_type">
			<bitfield name="RB_VALUE" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="SSC1_RB" address="0xF0100224" sfrtype="SSC1_RB_type" description="SSC Receive Buffer Register"/>
		<sfrtype name="SSC1_STAT_type">
			<bitfield name="BC" start="0" end="3" access="r"/>
			<bitfield name="TE" start="8" end="8" access="r"/>
			<bitfield name="RE" start="9" end="9" access="r"/>
			<bitfield name="PE" start="10" end="10" access="r"/>
			<bitfield name="BE" start="11" end="11" access="r"/>
			<bitfield name="BSY" start="12" end="12" access="r"/>
		</sfrtype>
		<sfr name="SSC1_STAT" address="0xF0100228" sfrtype="SSC1_STAT_type" description="SSC Status Register"/>
		<sfrtype name="SSC1_EFM_type">
			<bitfield name="CLRTE" start="8" end="8"/>
			<bitfield name="CLRRE" start="9" end="9"/>
			<bitfield name="CLRPE" start="10" end="10"/>
			<bitfield name="CLRBE" start="11" end="11"/>
			<bitfield name="SETTE" start="12" end="12"/>
			<bitfield name="SETRE" start="13" end="13"/>
			<bitfield name="SETPE" start="14" end="14"/>
			<bitfield name="SETBE" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC1_EFM" address="0xF010022C" sfrtype="SSC1_EFM_type" description="SSC Error Flag Modification Register"/>
		<sfrtype name="SSC1_RXFCON_type">
			<bitfield name="RXFEN" start="0" end="0"/>
			<bitfield name="RXFFLU" start="1" end="1"/>
			<bitfield name="RXTMEN" start="2" end="2"/>
			<bitfield name="RXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="SSC1_RXFCON" address="0xF0100230" sfrtype="SSC1_RXFCON_type" description="SSC Receive FIFO Control Register"/>
		<sfrtype name="SSC1_TXFCON_type">
			<bitfield name="TXFEN" start="0" end="0"/>
			<bitfield name="TXFFLU" start="1" end="1"/>
			<bitfield name="TXTMEN" start="2" end="2"/>
			<bitfield name="TXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="SSC1_TXFCON" address="0xF0100234" sfrtype="SSC1_TXFCON_type" description="SSC Transmit FIFO Control Register"/>
		<sfrtype name="SSC1_FSTAT_type">
			<bitfield name="RXFFL" start="0" end="3" access="r"/>
			<bitfield name="TXFFL" start="8" end="11" access="r"/>
		</sfrtype>
		<sfr name="SSC1_FSTAT" address="0xF0100238" sfrtype="SSC1_FSTAT_type" description="SSC FIFO Status Register"/>
		<sfrtype name="SSC1_TSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC1_TSRC" address="0xF01002F4" sfrtype="SSC1_TSRC_type" description="SSC Transmit Interrupt Service Request Control Register"/>
		<sfrtype name="SSC1_RSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC1_RSRC" address="0xF01002F8" sfrtype="SSC1_RSRC_type" description="SSC Receive Interrupt Service Request Control Register"/>
		<sfrtype name="SSC1_ESRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="SSC1_ESRC" address="0xF01002FC" sfrtype="SSC1_ESRC_type" description="SSC Error Interrupt Service Request Control Register"/>
	</group>
	<group name="ASC CD0">
		<sfrtype name="ASC0_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
			<bitfield name="RMC" start="8" end="15"/>
		</sfrtype>
		<sfr name="ASC0_CLC" address="0xF0100300" sfrtype="ASC0_CLC_type" description="ASC Clock Control Register"/>
		<sfrtype name="ASC0_PISEL_type">
			<bitfield name="RIS" start="0" end="0"/>
		</sfrtype>
		<sfr name="ASC0_PISEL" address="0xF0100304" sfrtype="ASC0_PISEL_type" description="ASC Peripheral Input Select Register"/>
		<sfrtype name="ASC0_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="ASC0_ID" address="0xF0100308" sfrtype="ASC0_ID_type" description="ASC Module Identification Register"/>
		<sfrtype name="ASC0_CON_type">
			<bitfield name="M" start="0" end="2"/>
			<bitfield name="STP" start="3" end="3"/>
			<bitfield name="REN" start="4" end="4"/>
			<bitfield name="PEN" start="5" end="5"/>
			<bitfield name="FEN" start="6" end="6"/>
			<bitfield name="OEN" start="7" end="7"/>
			<bitfield name="PE" start="8" end="8"/>
			<bitfield name="FE" start="9" end="9"/>
			<bitfield name="OE" start="10" end="10"/>
			<bitfield name="FDE" start="11" end="11"/>
			<bitfield name="ODD" start="12" end="12"/>
			<bitfield name="BRS" start="13" end="13"/>
			<bitfield name="LB" start="14" end="14"/>
			<bitfield name="R" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC0_CON" address="0xF0100310" sfrtype="ASC0_CON_type" description="ASC Control Register"/>
		<sfrtype name="ASC0_BG_type">
			<bitfield name="BR_VALUE" start="0" end="12"/>
		</sfrtype>
		<sfr name="ASC0_BG" address="0xF0100314" sfrtype="ASC0_BG_type" description="ASC Baudrate Timer Reload Register"/>
		<sfrtype name="ASC0_FDV_type">
			<bitfield name="FD_VALUE" start="0" end="8"/>
		</sfrtype>
		<sfr name="ASC0_FDV" address="0xF0100318" sfrtype="ASC0_FDV_type" description="ASC Fractional Divider Register"/>
		<sfrtype name="ASC0_PMW_type">
			<bitfield name="PW_VALUE" start="0" end="7"/>
			<bitfield name="IRPW" start="8" end="8"/>
		</sfrtype>
		<sfr name="ASC0_PMW" address="0xF010031C" sfrtype="ASC0_PMW_type" description="ASC IrDA Pulse Mode/Widdth Register"/>
		<sfrtype name="ASC0_TBUF_type">
			<bitfield name="TD_VALUE" start="0" end="8"/>
		</sfrtype>
		<sfr name="ASC0_TBUF" address="0xF0100320" sfrtype="ASC0_TBUF_type" description="ASC Transmit Buffer Register"/>
		<sfrtype name="ASC0_RBUF_type">
			<bitfield name="RD_VALUE" start="0" end="8" access="r"/>
		</sfrtype>
		<sfr name="ASC0_RBUF" address="0xF0100324" sfrtype="ASC0_RBUF_type" description="ASC Receive Buffer Register"/>
		<sfrtype name="ASC0_RXFCON_type">
			<bitfield name="RXFEN" start="0" end="0"/>
			<bitfield name="RXFLU" start="1" end="1"/>
			<bitfield name="RXTMEN" start="2" end="2"/>
			<bitfield name="RXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="ASC0_RXFCON" address="0xF0100340" sfrtype="ASC0_RXFCON_type" description="SSC Receive FIFO Control Register"/>
		<sfrtype name="ASC0_TXFCON_type">
			<bitfield name="TXFEN" start="0" end="0"/>
			<bitfield name="TXFLU" start="1" end="1"/>
			<bitfield name="TXTMEN" start="2" end="2"/>
			<bitfield name="TXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="ASC0_TXFCON" address="0xF0100344" sfrtype="ASC0_TXFCON_type" description="SSC Transmit FIFO Control Register"/>
		<sfrtype name="ASC0_FSTAT_type">
			<bitfield name="RXFFL" start="0" end="3" access="r"/>
			<bitfield name="TXFFL" start="8" end="11" access="r"/>
		</sfrtype>
		<sfr name="ASC0_FSTAT" address="0xF0100348" sfrtype="ASC0_FSTAT_type" description="ASC FIFO Status Register"/>
		<sfrtype name="ASC0_WHBCON_type">
			<bitfield name="CLRREN" start="4" end="4"/>
			<bitfield name="SETREN" start="5" end="5"/>
			<bitfield name="CLRPE" start="8" end="8"/>
			<bitfield name="CLRFE" start="9" end="9"/>
			<bitfield name="CLROE" start="10" end="10"/>
			<bitfield name="SETPE" start="11" end="11"/>
			<bitfield name="SETFE" start="12" end="12"/>
			<bitfield name="SETOE" start="13" end="13"/>
		</sfrtype>
		<sfr name="ASC0_WHBCON" address="0xF0100350" sfrtype="ASC0_WHBCON_type" description="ASC Hardware Bits Control Register"/>
		<sfrtype name="ASC0_TSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC0_TSRC" address="0xF01003F0" sfrtype="ASC0_TSRC_type" description="ASC Transmit Interrupt Service Request Control Register"/>
		<sfrtype name="ASC0_RSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC0_RSRC" address="0xF01003F4" sfrtype="ASC0_RSRC_type" description="ASC Receive Interrupt Service Request Control Register"/>
		<sfrtype name="ASC0_ESRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC0_ESRC" address="0xF01003F8" sfrtype="ASC0_ESRC_type" description="ASC Error Interrupt Service Request Control Register"/>
		<sfrtype name="ASC0_TBSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC0_TBSRC" address="0xF01003FC" sfrtype="ASC0_TBSRC_type" description="ASC Transmit Buffer Service Request Control Register"/>
	</group>
	<group name="ASC CD1">
		<sfrtype name="ASC1_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
			<bitfield name="RMC" start="8" end="15"/>
		</sfrtype>
		<sfr name="ASC1_CLC" address="0xF0100400" sfrtype="ASC1_CLC_type" description="ASC Clock Control Register"/>
		<sfrtype name="ASC1_PISEL_type">
			<bitfield name="RIS" start="0" end="0"/>
		</sfrtype>
		<sfr name="ASC1_PISEL" address="0xF0100404" sfrtype="ASC1_PISEL_type" description="ASC Peripheral Input Select Register"/>
		<sfrtype name="ASC1_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="ASC1_ID" address="0xF0100408" sfrtype="ASC1_ID_type" description="ASC Module Identification Register"/>
		<sfrtype name="ASC1_CON_type">
			<bitfield name="M" start="0" end="2"/>
			<bitfield name="STP" start="3" end="3"/>
			<bitfield name="REN" start="4" end="4"/>
			<bitfield name="PEN" start="5" end="5"/>
			<bitfield name="FEN" start="6" end="6"/>
			<bitfield name="OEN" start="7" end="7"/>
			<bitfield name="PE" start="8" end="8"/>
			<bitfield name="FE" start="9" end="9"/>
			<bitfield name="OE" start="10" end="10"/>
			<bitfield name="FDE" start="11" end="11"/>
			<bitfield name="ODD" start="12" end="12"/>
			<bitfield name="BRS" start="13" end="13"/>
			<bitfield name="LB" start="14" end="14"/>
			<bitfield name="R" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC1_CON" address="0xF0100410" sfrtype="ASC1_CON_type" description="ASC Control Register"/>
		<sfrtype name="ASC1_BG_type">
			<bitfield name="BR_VALUE" start="0" end="12"/>
		</sfrtype>
		<sfr name="ASC1_BG" address="0xF0100414" sfrtype="ASC1_BG_type" description="ASC Baudrate Timer Reload Register"/>
		<sfrtype name="ASC1_FDV_type">
			<bitfield name="FD_VALUE" start="0" end="8"/>
		</sfrtype>
		<sfr name="ASC1_FDV" address="0xF0100418" sfrtype="ASC1_FDV_type" description="ASC Fractional Divider Register"/>
		<sfrtype name="ASC1_PMW_type">
			<bitfield name="PW_VALUE" start="0" end="7"/>
			<bitfield name="IRPW" start="8" end="8"/>
		</sfrtype>
		<sfr name="ASC1_PMW" address="0xF010041C" sfrtype="ASC1_PMW_type" description="ASC IrDA Pulse Mode/Widdth Register"/>
		<sfrtype name="ASC1_TBUF_type">
			<bitfield name="TD_VALUE" start="0" end="8"/>
		</sfrtype>
		<sfr name="ASC1_TBUF" address="0xF0100420" sfrtype="ASC1_TBUF_type" description="ASC Transmit Buffer Register"/>
		<sfrtype name="ASC1_RBUF_type">
			<bitfield name="RD_VALUE" start="0" end="8" access="r"/>
		</sfrtype>
		<sfr name="ASC1_RBUF" address="0xF0100424" sfrtype="ASC1_RBUF_type" description="ASC Receive Buffer Register"/>
		<sfrtype name="ASC1_RXFCON_type">
			<bitfield name="RXFEN" start="0" end="0"/>
			<bitfield name="RXFLU" start="1" end="1"/>
			<bitfield name="RXTMEN" start="2" end="2"/>
			<bitfield name="RXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="ASC1_RXFCON" address="0xF0100440" sfrtype="ASC1_RXFCON_type" description="SSC Receive FIFO Control Register"/>
		<sfrtype name="ASC1_TXFCON_type">
			<bitfield name="TXFEN" start="0" end="0"/>
			<bitfield name="TXFLU" start="1" end="1"/>
			<bitfield name="TXTMEN" start="2" end="2"/>
			<bitfield name="TXFITL" start="8" end="11"/>
		</sfrtype>
		<sfr name="ASC1_TXFCON" address="0xF0100444" sfrtype="ASC1_TXFCON_type" description="SSC Transmit FIFO Control Register"/>
		<sfrtype name="ASC1_FSTAT_type">
			<bitfield name="RXFFL" start="0" end="3" access="r"/>
			<bitfield name="TXFFL" start="8" end="11" access="r"/>
		</sfrtype>
		<sfr name="ASC1_FSTAT" address="0xF0100448" sfrtype="ASC1_FSTAT_type" description="ASC FIFO Status Register"/>
		<sfrtype name="ASC1_WHBCON_type">
			<bitfield name="CLRREN" start="4" end="4"/>
			<bitfield name="SETREN" start="5" end="5"/>
			<bitfield name="CLRPE" start="8" end="8"/>
			<bitfield name="CLRFE" start="9" end="9"/>
			<bitfield name="CLROE" start="10" end="10"/>
			<bitfield name="SETPE" start="11" end="11"/>
			<bitfield name="SETFE" start="12" end="12"/>
			<bitfield name="SETOE" start="13" end="13"/>
		</sfrtype>
		<sfr name="ASC1_WHBCON" address="0xF0100450" sfrtype="ASC1_WHBCON_type" description="ASC Hardware Bits Control Register"/>
		<sfrtype name="ASC1_TSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC1_TSRC" address="0xF01004F0" sfrtype="ASC1_TSRC_type" description="ASC Transmit Interrupt Service Request Control Register"/>
		<sfrtype name="ASC1_RSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC1_RSRC" address="0xF01004F4" sfrtype="ASC1_RSRC_type" description="ASC Receive Interrupt Service Request Control Register"/>
		<sfrtype name="ASC1_ESRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC1_ESRC" address="0xF01004F8" sfrtype="ASC1_ESRC_type" description="ASC Error Interrupt Service Request Control Register"/>
		<sfrtype name="ASC1_TBSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="ASC1_TBSRC" address="0xF01004FC" sfrtype="ASC1_TBSRC_type" description="ASC Transmit Buffer Service Request Control Register"/>
	</group>
	<group name="IIC CD">
		<sfrtype name="IIC_CLC_type">
			<bitfield name="DISR" start="0" end="0"/>
			<bitfield name="DISS" start="1" end="1" access="r"/>
			<bitfield name="SPEN" start="2" end="2"/>
			<bitfield name="EDIS" start="3" end="3"/>
			<bitfield name="SBWE" start="4" end="4"/>
			<bitfield name="FSOE" start="5" end="5"/>
			<bitfield name="RMC" start="8" end="15"/>
			<bitfield name="SMC" start="16" end="23"/>
		</sfrtype>
		<sfr name="IIC_CLC" address="0xF0100600" sfrtype="IIC_CLC_type" description="IIC Clock Control Register"/>
		<sfrtype name="IIC_PISEL_type">
			<bitfield name="SCLIS0" start="0" end="0"/>
			<bitfield name="SCLIS1" start="1" end="1"/>
			<bitfield name="SDAIS0" start="4" end="4"/>
			<bitfield name="SDAIS1" start="5" end="5"/>
		</sfrtype>
		<sfr name="IIC_PISEL" address="0xF0100604" sfrtype="IIC_PISEL_type" description="IIC Input Select Register"/>
		<sfrtype name="IIC_ID_type">
			<bitfield name="REV" start="0" end="7" access="r"/>
			<bitfield name="ID" start="8" end="15" access="r"/>
		</sfrtype>
		<sfr name="IIC_ID" address="0xF0100608" sfrtype="IIC_ID_type" description="IIC Module Identification Register"/>
		<sfrtype name="IIC_SYSCON_type">
			<bitfield name="ADR" start="0" end="0" access="r"/>
			<bitfield name="AL" start="1" end="1"/>
			<bitfield name="SLA" start="2" end="2" access="r"/>
			<bitfield name="LRB" start="3" end="3" access="r"/>
			<bitfield name="BB" start="4" end="4" access="r"/>
			<bitfield name="IRQD" start="5" end="5"/>
			<bitfield name="IRQP" start="6" end="6"/>
			<bitfield name="IRQE" start="7" end="7"/>
			<bitfield name="CO" start="8" end="10" access="r"/>
			<bitfield name="RMEN" start="15" end="15"/>
			<bitfield name="M10" start="16" end="16"/>
			<bitfield name="RSC" start="17" end="17"/>
			<bitfield name="MOD" start="18" end="19"/>
			<bitfield name="BUM" start="20" end="20"/>
			<bitfield name="ACKDIS" start="21" end="21"/>
			<bitfield name="INT" start="22" end="22"/>
			<bitfield name="TRX" start="23" end="23"/>
			<bitfield name="IGE" start="24" end="24"/>
			<bitfield name="STP" start="25" end="25"/>
			<bitfield name="CI" start="26" end="27"/>
			<bitfield name="WMEN" start="31" end="31"/>
		</sfrtype>
		<sfr name="IIC_SYSCON" address="0xF0100610" sfrtype="IIC_SYSCON_type" description="System Control Register"/>
		<sfrtype name="IIC_BUSCON_type">
			<bitfield name="SDAEN0" start="0" end="0"/>
			<bitfield name="SDAEN1" start="1" end="1"/>
			<bitfield name="SCLEN0" start="4" end="4"/>
			<bitfield name="SCLEN1" start="5" end="5"/>
			<bitfield name="BRP" start="8" end="15"/>
			<bitfield name="ICA0" start="16" end="16"/>
			<bitfield name="ICA7" start="17" end="23"/>
			<bitfield name="ICA8" start="24" end="24"/>
			<bitfield name="ICA9" start="25" end="25"/>
			<bitfield name="PREDIV" start="29" end="30"/>
			<bitfield name="BRPMOD" start="31" end="31"/>
		</sfrtype>
		<sfr name="IIC_BUSCON" address="0xF0100614" sfrtype="IIC_BUSCON_type" description="IIC BUS Control Register"/>
		<sfrtype name="IIC_RTB_type">
			<bitfield name="RTB0" start="0" end="7"/>
			<bitfield name="RTB1" start="8" end="15"/>
			<bitfield name="RTB2" start="16" end="23"/>
			<bitfield name="RTB3" start="24" end="31"/>
		</sfrtype>
		<sfr name="IIC_RTB" address="0xF0100618" sfrtype="IIC_RTB_type" description="Reset Transmit Buffer"/>
		<sfrtype name="IIC_WHBSYSCON_type">
			<bitfield name="CLRAL" start="1" end="1"/>
			<bitfield name="SETAL" start="2" end="2"/>
			<bitfield name="CLRIRQD" start="5" end="5"/>
			<bitfield name="CLRIRQP" start="6" end="6"/>
			<bitfield name="CLRIRQE" start="7" end="7"/>
			<bitfield name="SETIRQD" start="8" end="8"/>
			<bitfield name="SETIRQP" start="9" end="9"/>
			<bitfield name="SETIRQE" start="10" end="10"/>
			<bitfield name="CLRRMEN" start="14" end="14"/>
			<bitfield name="SETRMEN" start="15" end="15"/>
			<bitfield name="CLRRSC" start="16" end="16"/>
			<bitfield name="SETRSC" start="17" end="17"/>
			<bitfield name="CLRBUM" start="19" end="19"/>
			<bitfield name="SETBUM" start="20" end="20"/>
			<bitfield name="CLRACKDIS" start="21" end="21"/>
			<bitfield name="SETACKDIS" start="22" end="22"/>
			<bitfield name="CLRTRX" start="23" end="23"/>
			<bitfield name="SETTRX" start="24" end="24"/>
			<bitfield name="CLRSTP" start="25" end="25"/>
			<bitfield name="SETSTP" start="26" end="26"/>
			<bitfield name="CLRWMEN" start="30" end="30"/>
			<bitfield name="SETWMEN" start="31" end="31"/>
		</sfrtype>
		<sfr name="IIC_WHBSYSCON" address="0xF0100620" sfrtype="IIC_WHBSYSCON_type" description="IIC Write Hardware Modifiied System Control"/>
		<sfrtype name="IIC_XP2SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="IIC_XP2SRC" address="0xF01006F4" sfrtype="IIC_XP2SRC_type" description="IIC Service Request Control Register 2"/>
		<sfrtype name="IIC_XP1SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="IIC_XP1SRC" address="0xF01006F8" sfrtype="IIC_XP1SRC_type" description="IIC Service Request Control Register 1"/>
		<sfrtype name="IIC_XP0SRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="IIC_XP0SRC" address="0xF01006FC" sfrtype="IIC_XP0SRC_type" description="IIC Service Request Control Register 0"/>
	</group>
	<group name="MLI0">
		<sfrtype name="MLI0_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_ID" address="0xF010C008" sfrtype="MLI0_ID_type" description="MLI Module Identification Register"/>
		<sfrtype name="MLI0_FDR_type">
			<bitfield name="STEP" start="0" end="9"/>
			<bitfield name="SM" start="11" end="11"/>
			<bitfield name="SC" start="12" end="13"/>
			<bitfield name="DM" start="14" end="15"/>
			<bitfield name="RESULT" start="16" end="25" access="r"/>
			<bitfield name="SUSACK" start="28" end="28" access="r"/>
			<bitfield name="SUSREQ" start="29" end="29" access="r"/>
			<bitfield name="ENHW" start="30" end="30"/>
			<bitfield name="DISCLK" start="31" end="31"/>
		</sfrtype>
		<sfr name="MLI0_FDR" address="0xF010C00C" sfrtype="MLI0_FDR_type" description="MLI Fractional Divider Register"/>
		<sfrtype name="MLI0_TCR_type">
			<bitfield name="MOD" start="0" end="0"/>
			<bitfield name="DNT" start="1" end="1"/>
			<bitfield name="RTY" start="2" end="2"/>
			<bitfield name="MPE" start="4" end="7"/>
			<bitfield name="MNAE" start="8" end="9"/>
			<bitfield name="MDP" start="10" end="13"/>
			<bitfield name="NO" start="14" end="14"/>
			<bitfield name="TP" start="15" end="15"/>
		</sfrtype>
		<sfr name="MLI0_TCR" address="0xF010C010" sfrtype="MLI0_TCR_type" description="Transmitter Control Register"/>
		<sfrtype name="MLI0_TSTATR_type">
			<bitfield name="RDC" start="0" end="4" access="r"/>
			<bitfield name="APN" start="5" end="6" access="r"/>
			<bitfield name="PE" start="7" end="7" access="r"/>
			<bitfield name="NAE" start="8" end="8" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TSTATR" address="0xF010C014" sfrtype="MLI0_TSTATR_type" description="Transmitter Status Register"/>
		<sfrtype name="MLI0_TP0STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="DW" start="4" end="5" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
			<bitfield name="OP" start="16" end="16" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP0STATR" address="0xF010C018" sfrtype="MLI0_TP0STATR_type" description="Transmitter Pipe 0 Status Register"/>
		<sfrtype name="MLI0_TP1STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="DW" start="4" end="5" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
			<bitfield name="OP" start="16" end="16" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP1STATR" address="0xF010C01C" sfrtype="MLI0_TP1STATR_type" description="Transmitter Pipe 1 Status Register"/>
		<sfrtype name="MLI0_TP2STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="DW" start="4" end="5" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
			<bitfield name="OP" start="16" end="16" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP2STATR" address="0xF010C020" sfrtype="MLI0_TP2STATR_type" description="Transmitter Pipe 2 Status Register"/>
		<sfrtype name="MLI0_TP3STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="DW" start="4" end="5" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
			<bitfield name="OP" start="16" end="16" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP3STATR" address="0xF010C024" sfrtype="MLI0_TP3STATR_type" description="Transmitter Pipe 3 Status Register"/>
		<sfrtype name="MLI0_TCMDR_type">
			<bitfield name="CMDP0" start="0" end="3"/>
			<bitfield name="CMDP1" start="8" end="11"/>
			<bitfield name="CMDP2" start="16" end="19"/>
			<bitfield name="CMDP3" start="24" end="27"/>
		</sfrtype>
		<sfr name="MLI0_TCMDR" address="0xF010C028" sfrtype="MLI0_TCMDR_type" description="Transmitter Command Register"/>
		<sfrtype name="MLI0_TRSTATR_type">
			<bitfield name="CIV0" start="0" end="0" access="r"/>
			<bitfield name="CIV1" start="1" end="1" access="r"/>
			<bitfield name="CIV2" start="2" end="2" access="r"/>
			<bitfield name="CIV3" start="3" end="3" access="r"/>
			<bitfield name="CV0" start="4" end="4" access="r"/>
			<bitfield name="CV1" start="5" end="5" access="r"/>
			<bitfield name="CV2" start="6" end="6" access="r"/>
			<bitfield name="CV3" start="7" end="7" access="r"/>
			<bitfield name="AV" start="8" end="8" access="r"/>
			<bitfield name="BAV" start="9" end="9" access="r"/>
			<bitfield name="DV0" start="16" end="16" access="r"/>
			<bitfield name="DV1" start="17" end="17" access="r"/>
			<bitfield name="DV2" start="18" end="18" access="r"/>
			<bitfield name="DV3" start="19" end="19" access="r"/>
			<bitfield name="RP0" start="20" end="20" access="r"/>
			<bitfield name="RP1" start="21" end="21" access="r"/>
			<bitfield name="RP2" start="22" end="22" access="r"/>
			<bitfield name="RP3" start="23" end="23" access="r"/>
			<bitfield name="PN" start="24" end="25" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TRSTATR" address="0xF010C02C" sfrtype="MLI0_TRSTATR_type" description="Transmitter Registers Status Register"/>
		<sfrtype name="MLI0_TP0AOFR_type">
			<bitfield name="AOFF" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP0AOFR" address="0xF010C030" sfrtype="MLI0_TP0AOFR_type" description="Transmitter Pipe 0 Address Offset Register"/>
		<sfrtype name="MLI0_TP1AOFR_type">
			<bitfield name="AOFF" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP1AOFR" address="0xF010C034" sfrtype="MLI0_TP1AOFR_type" description="Transmitter Pipe 1 Address Offset Register"/>
		<sfrtype name="MLI0_TP2AOFR_type">
			<bitfield name="AOFF" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP2AOFR" address="0xF010C038" sfrtype="MLI0_TP2AOFR_type" description="Transmitter Pipe 2 Address Offset Register"/>
		<sfrtype name="MLI0_TP3AOFR_type">
			<bitfield name="AOFF" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP3AOFR" address="0xF010C03C" sfrtype="MLI0_TP3AOFR_type" description="Transmitter Pipe 3 Address Offset Register"/>
		<sfrtype name="MLI0_TP0DATAR_type">
			<bitfield name="DATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP0DATAR" address="0xF010C040" sfrtype="MLI0_TP0DATAR_type" description="Transmitter Pipe 0 Data Register"/>
		<sfrtype name="MLI0_TP1DATAR_type">
			<bitfield name="DATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP1DATAR" address="0xF010C044" sfrtype="MLI0_TP1DATAR_type" description="Transmitter Pipe 1 Data Register"/>
		<sfrtype name="MLI0_TP2DATAR_type">
			<bitfield name="DATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP2DATAR" address="0xF010C048" sfrtype="MLI0_TP2DATAR_type" description="Transmitter Pipe 2 Data Register"/>
		<sfrtype name="MLI0_TP3DATAR_type">
			<bitfield name="DATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TP3DATAR" address="0xF010C04C" sfrtype="MLI0_TP3DATAR_type" description="Transmitter Pipe 3 Data Register"/>
		<sfrtype name="MLI0_TDRAR_type">
			<bitfield name="DATA" start="0" end="31"/>
		</sfrtype>
		<sfr name="MLI0_TDRAR" address="0xF010C050" sfrtype="MLI0_TDRAR_type" description="Transmitter Data Read Answer Register"/>
		<sfrtype name="MLI0_TP0BAR_type">
			<bitfield name="BS" start="0" end="3"/>
			<bitfield name="ADDR" start="4" end="31"/>
		</sfrtype>
		<sfr name="MLI0_TP0BAR" address="0xF010C054" sfrtype="MLI0_TP0BAR_type" description="Transmitter Pipe 0 Base Address Register"/>
		<sfrtype name="MLI0_TP1BAR_type">
			<bitfield name="BS" start="0" end="3"/>
			<bitfield name="ADDR" start="4" end="31"/>
		</sfrtype>
		<sfr name="MLI0_TP1BAR" address="0xF010C058" sfrtype="MLI0_TP1BAR_type" description="Transmitter Pipe 1 Base Address Register"/>
		<sfrtype name="MLI0_TP2BAR_type">
			<bitfield name="BS" start="0" end="3"/>
			<bitfield name="ADDR" start="4" end="31"/>
		</sfrtype>
		<sfr name="MLI0_TP2BAR" address="0xF010C05C" sfrtype="MLI0_TP2BAR_type" description="Transmitter Pipe 2 Base Address Register"/>
		<sfrtype name="MLI0_TP3BAR_type">
			<bitfield name="BS" start="0" end="3"/>
			<bitfield name="ADDR" start="4" end="31"/>
		</sfrtype>
		<sfr name="MLI0_TP3BAR" address="0xF010C060" sfrtype="MLI0_TP3BAR_type" description="Transmitter Pipe 3 Base Address Register"/>
		<sfrtype name="MLI0_TCBAR_type">
			<bitfield name="ADDR" start="4" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TCBAR" address="0xF010C064" sfrtype="MLI0_TCBAR_type" description="Transmitter Copy Base Address Register"/>
		<sfrtype name="MLI0_RCR_type">
			<bitfield name="DPE" start="0" end="3" access="r"/>
			<bitfield name="CMDP3" start="4" end="7" access="r"/>
			<bitfield name="MOD" start="8" end="8" access="r"/>
			<bitfield name="DW" start="9" end="10" access="r"/>
			<bitfield name="TF" start="11" end="12" access="r"/>
			<bitfield name="PE" start="13" end="13" access="r"/>
			<bitfield name="RPN" start="14" end="15" access="r"/>
			<bitfield name="MPE" start="16" end="19"/>
			<bitfield name="BEN" start="20" end="20"/>
			<bitfield name="RCVRST" start="24" end="24"/>
		</sfrtype>
		<sfr name="MLI0_RCR" address="0xF010C068" sfrtype="MLI0_RCR_type" description="Receiver Control Register"/>
		<sfrtype name="MLI0_RP0BAR_type">
			<bitfield name="ADDR" start="4" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP0BAR" address="0xF010C06C" sfrtype="MLI0_RP0BAR_type" description="Receiver Pipe 0 Base Address Register"/>
		<sfrtype name="MLI0_RP1BAR_type">
			<bitfield name="ADDR" start="4" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP1BAR" address="0xF010C070" sfrtype="MLI0_RP1BAR_type" description="Receiver Pipe 1 Base Address Register"/>
		<sfrtype name="MLI0_RP2BAR_type">
			<bitfield name="ADDR" start="4" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP2BAR" address="0xF010C074" sfrtype="MLI0_RP2BAR_type" description="Receiver Pipe 2 Base Address Register"/>
		<sfrtype name="MLI0_RP3BAR_type">
			<bitfield name="ADDR" start="4" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP3BAR" address="0xF010C078" sfrtype="MLI0_RP3BAR_type" description="Receiver Pipe 3 Base Address Register"/>
		<sfrtype name="MLI0_RP0STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP0STATR" address="0xF010C07C" sfrtype="MLI0_RP0STATR_type" description="Receiver Pipe 0 Status Register"/>
		<sfrtype name="MLI0_RP1STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP1STATR" address="0xF010C080" sfrtype="MLI0_RP1STATR_type" description="Receiver Pipe 1 Status Register"/>
		<sfrtype name="MLI0_RP2STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP2STATR" address="0xF010C084" sfrtype="MLI0_RP2STATR_type" description="Receiver Pipe 2 Status Register"/>
		<sfrtype name="MLI0_RP3STATR_type">
			<bitfield name="BS" start="0" end="3" access="r"/>
			<bitfield name="AP" start="6" end="15" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RP3STATR" address="0xF010C088" sfrtype="MLI0_RP3STATR_type" description="Receiver Pipe 3 Status Register"/>
		<sfrtype name="MLI0_RADRR_type">
			<bitfield name="ADDR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RADRR" address="0xF010C08C" sfrtype="MLI0_RADRR_type" description="Receiver Address Register"/>
		<sfrtype name="MLI0_RDATAR_type">
			<bitfield name="DATA" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RDATAR" address="0xF010C090" sfrtype="MLI0_RDATAR_type" description="Receiver Data Register"/>
		<sfrtype name="MLI0_SCR_type">
			<bitfield name="SCV0" start="0" end="0"/>
			<bitfield name="SCV1" start="1" end="1"/>
			<bitfield name="SCV2" start="2" end="2"/>
			<bitfield name="SCV3" start="3" end="3"/>
			<bitfield name="SMOD" start="4" end="4"/>
			<bitfield name="CDV0" start="8" end="8"/>
			<bitfield name="CDV1" start="9" end="9"/>
			<bitfield name="CDV2" start="10" end="10"/>
			<bitfield name="CDV3" start="11" end="11"/>
			<bitfield name="CCV0" start="12" end="12"/>
			<bitfield name="CCV1" start="13" end="13"/>
			<bitfield name="CCV2" start="14" end="14"/>
			<bitfield name="CCV3" start="15" end="15"/>
			<bitfield name="CMOD" start="16" end="16"/>
			<bitfield name="CBAV" start="17" end="17"/>
			<bitfield name="CAV" start="24" end="24"/>
			<bitfield name="CRPE" start="25" end="25"/>
			<bitfield name="CTPE" start="26" end="26"/>
			<bitfield name="CNAE" start="27" end="27"/>
			<bitfield name="CCIV0" start="28" end="28"/>
			<bitfield name="CCIV1" start="29" end="29"/>
			<bitfield name="CCIV2" start="30" end="30"/>
			<bitfield name="CCIV3" start="31" end="31"/>
		</sfrtype>
		<sfr name="MLI0_SCR" address="0xF010C094" sfrtype="MLI0_SCR_type" description="Set Clear Register"/>
		<sfrtype name="MLI0_TIER_type">
			<bitfield name="NFSIE0" start="0" end="0"/>
			<bitfield name="NFSIE1" start="1" end="1"/>
			<bitfield name="NFSIE2" start="2" end="2"/>
			<bitfield name="NFSIE3" start="3" end="3"/>
			<bitfield name="CFSIE0" start="4" end="4"/>
			<bitfield name="CFSIE1" start="5" end="5"/>
			<bitfield name="CFSIE2" start="6" end="6"/>
			<bitfield name="CFSIE3" start="7" end="7"/>
			<bitfield name="PEIE" start="8" end="8"/>
			<bitfield name="TEIE" start="9" end="9"/>
			<bitfield name="NFSIR0" start="16" end="16"/>
			<bitfield name="NFSIR1" start="17" end="17"/>
			<bitfield name="NFSIR2" start="18" end="18"/>
			<bitfield name="NFSIR3" start="19" end="19"/>
			<bitfield name="CFSIR0" start="20" end="20"/>
			<bitfield name="CFSIR1" start="21" end="21"/>
			<bitfield name="CFSIR2" start="22" end="22"/>
			<bitfield name="CFSIR3" start="23" end="23"/>
			<bitfield name="PEIR" start="24" end="24"/>
			<bitfield name="TEIR" start="25" end="25"/>
		</sfrtype>
		<sfr name="MLI0_TIER" address="0xF010C098" sfrtype="MLI0_TIER_type" description="Transmitter Interrupt Enable Register"/>
		<sfrtype name="MLI0_TISR_type">
			<bitfield name="NFSI0" start="0" end="0" access="r"/>
			<bitfield name="NFSI1" start="1" end="1" access="r"/>
			<bitfield name="NFSI2" start="2" end="2" access="r"/>
			<bitfield name="NFSI3" start="3" end="3" access="r"/>
			<bitfield name="CFSI0" start="4" end="4" access="r"/>
			<bitfield name="CFSI1" start="5" end="5" access="r"/>
			<bitfield name="CFSI2" start="6" end="6" access="r"/>
			<bitfield name="CFSI3" start="7" end="7" access="r"/>
			<bitfield name="PEI" start="8" end="8" access="r"/>
			<bitfield name="TEI" start="9" end="9" access="r"/>
		</sfrtype>
		<sfr name="MLI0_TISR" address="0xF010C09C" sfrtype="MLI0_TISR_type" description="Transmitter Interrupt Status Register"/>
		<sfrtype name="MLI0_TINPR_type">
			<bitfield name="NFSIP0" start="0" end="2"/>
			<bitfield name="NFSIP1" start="4" end="6"/>
			<bitfield name="NFSIP2" start="8" end="10"/>
			<bitfield name="NFSIP3" start="12" end="14"/>
			<bitfield name="CFSIP" start="16" end="18"/>
			<bitfield name="PTEIP" start="20" end="22"/>
		</sfrtype>
		<sfr name="MLI0_TINPR" address="0xF010C0A0" sfrtype="MLI0_TINPR_type" description="Transmitter Interrupt Node Pointer Register"/>
		<sfrtype name="MLI0_RIER_type">
			<bitfield name="NFRIE" start="0" end="1"/>
			<bitfield name="CFRIE0" start="2" end="2"/>
			<bitfield name="CFRIE1" start="3" end="3"/>
			<bitfield name="CFRIE2" start="4" end="4"/>
			<bitfield name="CFRIE3" start="5" end="5"/>
			<bitfield name="ICE" start="6" end="6"/>
			<bitfield name="PEIE" start="7" end="7"/>
			<bitfield name="MPEIE" start="8" end="8"/>
			<bitfield name="DRAIE" start="9" end="9"/>
			<bitfield name="NFRIR" start="16" end="16"/>
			<bitfield name="MEIR" start="17" end="17"/>
			<bitfield name="CFRIR0" start="18" end="18"/>
			<bitfield name="CFRIR1" start="19" end="19"/>
			<bitfield name="CFRIR2" start="20" end="20"/>
			<bitfield name="CFRIR3" start="21" end="21"/>
			<bitfield name="ICER" start="22" end="22"/>
			<bitfield name="PEIR" start="23" end="23"/>
			<bitfield name="MPEIR" start="24" end="24"/>
			<bitfield name="DRAIR" start="25" end="25"/>
		</sfrtype>
		<sfr name="MLI0_RIER" address="0xF010C0A4" sfrtype="MLI0_RIER_type" description="Receiver Interrupt Enable Register"/>
		<sfrtype name="MLI0_RISR_type">
			<bitfield name="NFRI" start="0" end="0" access="r"/>
			<bitfield name="MEI" start="1" end="1" access="r"/>
			<bitfield name="CFRI0" start="2" end="2" access="r"/>
			<bitfield name="CFRI1" start="3" end="3" access="r"/>
			<bitfield name="CFRI2" start="4" end="4" access="r"/>
			<bitfield name="CFRI3" start="5" end="5" access="r"/>
			<bitfield name="IC" start="6" end="6" access="r"/>
			<bitfield name="PEI" start="7" end="7" access="r"/>
			<bitfield name="MPEI" start="8" end="8" access="r"/>
			<bitfield name="DRAI" start="9" end="9" access="r"/>
		</sfrtype>
		<sfr name="MLI0_RISR" address="0xF010C0A8" sfrtype="MLI0_RISR_type" description="Receiver Interrupt Status Register"/>
		<sfrtype name="MLI0_RINPR_type">
			<bitfield name="NFRIP" start="0" end="2"/>
			<bitfield name="CFRIP" start="4" end="6"/>
			<bitfield name="MPPEIP" start="8" end="10"/>
			<bitfield name="DRAIP" start="12" end="14"/>
		</sfrtype>
		<sfr name="MLI0_RINPR" address="0xF010C0AC" sfrtype="MLI0_RINPR_type" description="Receiver Interrupt Node Pointer Register"/>
		<sfrtype name="MLI0_GINTR_type">
			<bitfield name="SIMLI0" start="0" end="0"/>
			<bitfield name="SIMLI1" start="1" end="1"/>
			<bitfield name="SIMLI2" start="2" end="2"/>
			<bitfield name="SIMLI3" start="3" end="3"/>
			<bitfield name="SIMLI4" start="4" end="4"/>
			<bitfield name="SIMLI5" start="5" end="5"/>
			<bitfield name="SIMLI6" start="6" end="6"/>
			<bitfield name="SIMLI7" start="7" end="7"/>
		</sfrtype>
		<sfr name="MLI0_GINTR" address="0xF010C0B0" sfrtype="MLI0_GINTR_type" description="MLI Global Interrupt Set Register"/>
		<sfrtype name="MLI0_OICR_type">
			<bitfield name="TVEA" start="0" end="0"/>
			<bitfield name="TVEB" start="1" end="1"/>
			<bitfield name="TVEC" start="2" end="2"/>
			<bitfield name="TVED" start="3" end="3"/>
			<bitfield name="TVPA" start="4" end="4"/>
			<bitfield name="TVPB" start="5" end="5"/>
			<bitfield name="TVPC" start="6" end="6"/>
			<bitfield name="TVPD" start="7" end="7"/>
			<bitfield name="TRS" start="8" end="9"/>
			<bitfield name="TRP" start="10" end="10"/>
			<bitfield name="TRE" start="11" end="11"/>
			<bitfield name="TCE" start="12" end="12"/>
			<bitfield name="TCP" start="13" end="13"/>
			<bitfield name="TDP" start="14" end="14"/>
			<bitfield name="RVE" start="15" end="15"/>
			<bitfield name="RRS" start="16" end="17"/>
			<bitfield name="RRPA" start="18" end="18"/>
			<bitfield name="RRPB" start="19" end="19"/>
			<bitfield name="RRPC" start="20" end="20"/>
			<bitfield name="RRPD" start="21" end="21"/>
			<bitfield name="RVS" start="22" end="23"/>
			<bitfield name="RVP" start="24" end="24"/>
			<bitfield name="RCS" start="25" end="26"/>
			<bitfield name="RCP" start="27" end="27"/>
			<bitfield name="RCE" start="28" end="28"/>
			<bitfield name="RDS" start="29" end="30"/>
			<bitfield name="RDP" start="31" end="31"/>
		</sfrtype>
		<sfr name="MLI0_OICR" address="0xF010C0B4" sfrtype="MLI0_OICR_type" description="Output Input Control Register"/>
		<sfrtype name="MLI0_AER_type">
			<bitfield name="AEN0" start="0" end="0"/>
			<bitfield name="AEN1" start="1" end="1"/>
			<bitfield name="AEN2" start="2" end="2"/>
			<bitfield name="AEN3" start="3" end="3"/>
			<bitfield name="AEN4" start="4" end="4"/>
			<bitfield name="AEN5" start="5" end="5"/>
			<bitfield name="AEN6" start="6" end="6"/>
			<bitfield name="AEN7" start="7" end="7"/>
			<bitfield name="AEN8" start="8" end="8"/>
			<bitfield name="AEN9" start="9" end="9"/>
			<bitfield name="AEN10" start="10" end="10"/>
			<bitfield name="AEN11" start="11" end="11"/>
			<bitfield name="AEN12" start="12" end="12"/>
			<bitfield name="AEN13" start="13" end="13"/>
			<bitfield name="AEN14" start="14" end="14"/>
			<bitfield name="AEN15" start="15" end="15"/>
			<bitfield name="AEN16" start="16" end="16"/>
			<bitfield name="AEN17" start="17" end="17"/>
			<bitfield name="AEN18" start="18" end="18"/>
			<bitfield name="AEN19" start="19" end="19"/>
			<bitfield name="AEN20" start="20" end="20"/>
			<bitfield name="AEN21" start="21" end="21"/>
			<bitfield name="AEN22" start="22" end="22"/>
			<bitfield name="AEN23" start="23" end="23"/>
			<bitfield name="AEN24" start="24" end="24"/>
			<bitfield name="AEN25" start="25" end="25"/>
			<bitfield name="AEN26" start="26" end="26"/>
			<bitfield name="AEN27" start="27" end="27"/>
			<bitfield name="AEN28" start="28" end="28"/>
			<bitfield name="AEN29" start="29" end="29"/>
			<bitfield name="AEN30" start="30" end="30"/>
			<bitfield name="AEN31" start="31" end="31"/>
		</sfrtype>
		<sfr name="MLI0_AER" address="0xF010C0B8" sfrtype="MLI0_AER_type" description="Access Enable Register"/>
		<sfrtype name="MLI0_ARR_type">
			<bitfield name="SLICE0" start="0" end="4"/>
			<bitfield name="SIZE0" start="5" end="7"/>
			<bitfield name="SLICE1" start="8" end="12"/>
			<bitfield name="SIZE1" start="13" end="15"/>
			<bitfield name="SLICE2" start="16" end="20"/>
			<bitfield name="SIZE2" start="21" end="23"/>
			<bitfield name="SLICE3" start="24" end="28"/>
			<bitfield name="SIZE3" start="29" end="31"/>
		</sfrtype>
		<sfr name="MLI0_ARR" address="0xF010C0BC" sfrtype="MLI0_ARR_type" description="Access Range Register"/>
	</group>
	<group name="MCHK">
		<sfrtype name="MCHK_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="MCHK_ID" address="0xF010C208" sfrtype="MCHK_ID_type" description="MCHK Module Identification Register"/>
		<sfrtype name="MCHK_IR_type">
			<bitfield name="MCHKIN" start="0" end="31"/>
		</sfrtype>
		<sfr name="MCHK_IR" address="0xF010C210" sfrtype="MCHK_IR_type" description="MCHK Memory Checker Input Register"/>
		<sfrtype name="MCHK_RR_type">
			<bitfield name="MCHKR" start="0" end="31"/>
		</sfrtype>
		<sfr name="MCHK_RR" address="0xF010C214" sfrtype="MCHK_RR_type" description="Memory Checker Result Register"/>
		<sfrtype name="MCHK_WR_type">
			<bitfield name="WO" start="0" end="30"/>
		</sfrtype>
		<sfr name="MCHK_WR" address="0xF010C220" sfrtype="MCHK_WR_type" description="Write Register"/>
	</group>
	<group name="CPS">
		<sfrtype name="CPS_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="CPS_ID" address="0xF7E0FF08" sfrtype="CPS_ID_type" description="CPS Module Identification Register"/>
		<sfrtype name="CPU_SBSRC_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CPU_SBSRC" address="0xF7E0FFBC" sfrtype="CPU_SBSRC_type" description="Software Break Service Request Control Register"/>
		<sfrtype name="CPU_SRC3_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CPU_SRC3" address="0xF7E0FFF0" sfrtype="CPU_SRC3_type" description="CPU Service Request Control Register 3"/>
		<sfrtype name="CPU_SRC2_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CPU_SRC2" address="0xF7E0FFF4" sfrtype="CPU_SRC2_type" description="CPU Service Request Control Register 2"/>
		<sfrtype name="CPU_SRC1_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CPU_SRC1" address="0xF7E0FFF8" sfrtype="CPU_SRC1_type" description="CPU Service Request Control Register 1"/>
		<sfrtype name="CPU_SRC0_type">
			<bitfield name="SRPN" start="0" end="7"/>
			<bitfield name="TOS" start="10" end="10"/>
			<bitfield name="SRE" start="12" end="12"/>
			<bitfield name="SRR" start="13" end="13" access="r"/>
			<bitfield name="CLRR" start="14" end="14"/>
			<bitfield name="SETR" start="15" end="15"/>
		</sfrtype>
		<sfr name="CPU_SRC0" address="0xF7E0FFFC" sfrtype="CPU_SRC0_type" description="CPU Service Request Control Register 0"/>
	</group>
	<group name="EBU_LMB4">
		<sfrtype name="EBU_BOOTCFG_type">
			<bitfield name="AALIGN" start="0" end="0" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="2" end="4" description="Read access wait states" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="ADDRC" start="5" end="6" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
			<bitfield name="WAITINV" start="7" end="7" description="WAIT Level" qualify="__sfrbit32">
				<value value="0" description="Active low"/>
 				<value value="1" description="Active high"/>
 			</bitfield>
			<bitfield name="WAIT" start="8" end="9" description="Variable wait-state insertion" qualify="__sfrbit32">
				<value value="0" description="Disabled"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="BCGEN" start="10" end="11" description="Byte control signal timing" qualify="__sfrbit32">
				<value value="0" description="Chip select mode"/>
 				<value value="1" description="Control mode"/>
 				<value value="2" description="Write enable mode"/>
 				<value value="3" description="DQM mode for SDRAM"/>
 			</bitfield>
			<bitfield name="CMULT" start="12" end="14" description="Wait cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="CFG32" start="15" end="15" description="Boot memory data width" qualify="__sfrbit32">
				<value value="0" description="16 bit"/>
 				<value value="1" description="32 bit"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BOOTCFG" address="0xA0000004" default="0x00008060" sfrtype="EBU_BOOTCFG_type" description="External Boot Memory Configuration Word"/>
		<sfrtype name="EBU_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="EBU module" qualify="__sfrbit32">
				<value value="0" description="ON"/>
 				<value value="1" description="OFF"/>
 			</bitfield>
			<bitfield name="DISS" start="1" end="1" access="r" description="EBU disable status bit" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_CLC" address="0xF8000000" default="0x00000000" sfrtype="EBU_CLC_type" description="EBU Clock Control Register"/>
		<sfrtype name="EBU_ID_type">
			<bitfield name="REVNUM" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="ID32BIT" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="MODNUM" start="16" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ID" address="0xF8000008" sfrtype="EBU_ID_type" description="EBU Module Identification Register"/>
		<sfrtype name="EBU_CON_type">
			<bitfield name="EXTRECON" start="1" end="1" description="External reconfiguration" qualify="__sfrbit32"/>
			<bitfield name="EXTSVM" start="2" end="2" description="Perform master in" qualify="__sfrbit32"/>
			<bitfield name="EXTACC" start="3" end="3" description="External access FPI-bus" qualify="__sfrbit32"/>
			<bitfield name="EXTLOCK" start="4" end="4" description="Lock external bus" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ARBSYNC" start="5" end="5" description="Arbitration evaluation" qualify="__sfrbit32">
				<value value="0" description="Synchronous"/>
 				<value value="1" description="Asynchronous"/>
 			</bitfield>
			<bitfield name="ARBMODE" start="6" end="7" description="Arbitration mode" qualify="__sfrbit32">
				<value value="0" description="No bus"/>
 				<value value="1" description="Arbiter"/>
 				<value value="2" description="Participant"/>
 				<value value="3" description="Sole master"/>
 			</bitfield>
			<bitfield name="TIMEOUTC" start="8" end="15" description="Time-out control" qualify="__sfrbit32"/>
			<bitfield name="GLOBALCS" start="16" end="23" description="Global chip select signal" qualify="__sfrbit32"/>
			<bitfield name="BUSCLK" start="24" end="25" description="SDRAM clock generation" qualify="__sfrbit32">
				<value value="0" description="Equal to LMB"/>
 				<value value="1" description="Half of LMB"/>
 			</bitfield>
			<bitfield name="SDCMSEL" start="26" end="26" description="SDRAM clock mode select" qualify="__sfrbit32">
				<value value="0" description="Continuous"/>
 				<value value="1" description="Only when required"/>
 			</bitfield>
			<bitfield name="CS0FAM" start="27" end="27" description="CS0 fills address map" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="EMUFAM" start="28" end="28" description="CSEMU fills address map" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BFSSS" start="29" end="29" description="Stage synchronization" qualify="__sfrbit32">
				<value value="0" description="Two stages"/>
 				<value value="1" description="Single stage"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_CON" address="0xF8000010" default="0x08010068" sfrtype="EBU_CON_type" description="EBU Global Control Register"/>
		<sfrtype name="EBU_BFCON_type">
			<bitfield name="FETBLEN0" start="0" end="3" description="Fetch burst length (type 0)" qualify="__sfrbit32">
				<value value="0" description="1 data access"/>
 				<value value="1" description="2 data accesses"/>
 				<value value="2" description="4 data accesses"/>
 				<value value="3" description="8 data accesses"/>
 			</bitfield>
			<bitfield name="FBBMSEL0" start="4" end="4" description="Flash burst buffer (type 0)" qualify="__sfrbit32">
				<value value="0" description="continuous"/>
 				<value value="1" description="fetch burst length"/>
 			</bitfield>
			<bitfield name="WAITFUNC0" start="5" end="5" description="Function of WAIT input (type 0)" qualify="__sfrbit32">
				<value value="0" description="wait data bus"/>
 				<value value="1" description="terminate burst"/>
 			</bitfield>
			<bitfield name="EXTCLOCK" start="6" end="7" description="Frequency of external clock" qualify="__sfrbit32">
				<value value="0" description="equal to EBUCLK"/>
 				<value value="1" description="1/2 of EBUCLK"/>
 				<value value="2" description="1/3 of EBUCLK"/>
 				<value value="3" description="1/4 of EBUCLK"/>
 			</bitfield>
			<bitfield name="BFCMSEL" start="8" end="8" description="Burst flash clock" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="EBSE0" start="9" end="9" description="Early burst signal (type 0)" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="DBA0" start="10" end="10" description="Burst Address Wrapping (type 0)" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="FDBKEN" start="11" end="11" description="Burst flash clock feedback" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="DTALTNCY" start="12" end="15" description="Latency cycles" qualify="__sfrbit32">
				<value value="0" description="0 cycles"/>
 				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 				<value value="4" description="4 cycles"/>
 				<value value="5" description="5 cycles"/>
 				<value value="6" description="6 cycles"/>
 				<value value="7" description="7 cycles"/>
 				<value value="8" description="8 cycles"/>
 				<value value="9" description="9 cycles"/>
 				<value value="10" description="10 cycles"/>
 				<value value="11" description="11 cycles"/>
 				<value value="12" description="12 cycles"/>
 				<value value="13" description="13 cycles"/>
 				<value value="14" description="14 cycles"/>
 				<value value="15" description="15 cycles"/>
 			</bitfield>
			<bitfield name="FETBLEN1" start="16" end="19" description="Fetch burst length (type 1)" qualify="__sfrbit32">
				<value value="0" description="1 data access"/>
 				<value value="1" description="2 data accesses"/>
 				<value value="2" description="4 data accesses"/>
 				<value value="3" description="8 data accesses"/>
 			</bitfield>
			<bitfield name="FBBMSEL1" start="20" end="20" description="Flash burst buffer (type 1)" qualify="__sfrbit32">
				<value value="0" description="continuous"/>
 				<value value="1" description="fetch burst length"/>
 			</bitfield>
			<bitfield name="WAITFUNC1" start="21" end="21" description="Function of WAIT input (type 1)" qualify="__sfrbit32">
				<value value="0" description="wait data bus"/>
 				<value value="1" description="terminate burst"/>
 			</bitfield>
			<bitfield name="EBSE1" start="25" end="25" description="Early burst signal (type 1)" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="DBA1" start="26" end="26" description="Burst Address Wrapping (type 1)" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BFCON" address="0xF8000020" default="0x001001D0" sfrtype="EBU_BFCON_type" description="Burst Flash Control Register"/>
		<sfrtype name="EBU_SDRMREF0_type">
			<bitfield name="REFRESHC" start="0" end="5" description="Refresh counter period" qualify="__sfrbit32"/>
			<bitfield name="REFRESHR" start="6" end="8" description="Number of refresh commands" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="2"/>
 				<value value="2" description="3"/>
 				<value value="3" description="4"/>
 				<value value="4" description="5"/>
 				<value value="5" description="6"/>
 				<value value="6" description="7"/>
 				<value value="7" description="8"/>
 			</bitfield>
			<bitfield name="SELFREXST" start="9" end="9" access="r" description="Self refresh exit status" qualify="__sfrbit32"/>
			<bitfield name="SELFREX" start="10" end="10" description="Self refresh exit" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SELFRENST" start="11" end="11" access="r" description="Self refresh entry status" qualify="__sfrbit32"/>
			<bitfield name="SELFREN" start="12" end="12" description="Self refresh entry" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AUTOSELFR" start="13" end="13" description="Automatic self refresh" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMREF0" address="0xF8000040" default="0x00000000" sfrtype="EBU_SDRMREF0_type" description="SDRAM Refresh Register 0"/>
		<sfrtype name="EBU_SDRMREF1_type">
			<bitfield name="REFRESHC" start="0" end="5" description="Refresh counter period" qualify="__sfrbit32"/>
			<bitfield name="REFRESHR" start="6" end="8" description="Number of refresh commands" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="2"/>
 				<value value="2" description="3"/>
 				<value value="3" description="4"/>
 				<value value="4" description="5"/>
 				<value value="5" description="6"/>
 				<value value="6" description="7"/>
 				<value value="7" description="8"/>
 			</bitfield>
			<bitfield name="SELFREXST" start="9" end="9" access="r" description="Self refresh exit status" qualify="__sfrbit32"/>
			<bitfield name="SELFREX" start="10" end="10" description="Self refresh exit" qualify="__sfrbit32"/>
			<bitfield name="SELFRENST" start="11" end="11" access="r" description="Self refresh entry status" qualify="__sfrbit32"/>
			<bitfield name="SELFREN" start="12" end="12" description="Self refresh entry" qualify="__sfrbit32"/>
			<bitfield name="AUTOSELFR" start="13" end="13" description="Automatic self refresh" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_SDRMREF1" address="0xF8000048" default="0x00000000" sfrtype="EBU_SDRMREF1_type" description="SDRAM Refresh Register 1"/>
		<sfrtype name="EBU_SDRMCON0_type">
			<bitfield name="CRAS" start="0" end="3" description="Row to precharge delay counter" qualify="__sfrbit32">
				<value value="0" description="1 clock cycle"/>
 				<value value="1" description="2 clock cycles"/>
 				<value value="2" description="3 clock cycles"/>
 				<value value="3" description="4 clock cycles"/>
 				<value value="4" description="5 clock cycles"/>
 				<value value="5" description="6 clock cycles"/>
 				<value value="6" description="7 clock cycles"/>
 				<value value="7" description="8 clock cycles"/>
 				<value value="8" description="9 clock cycles"/>
 				<value value="9" description="10 clock cycles"/>
 				<value value="10" description="11 clock cycles"/>
 				<value value="11" description="12 clock cycles"/>
 				<value value="12" description="13 clock cycles"/>
 				<value value="13" description="14 clock cycles"/>
 				<value value="14" description="15 clock cycles"/>
 				<value value="15" description="16 clock cycles"/>
 			</bitfield>
			<bitfield name="CRFSH" start="4" end="7" description="Refresh commands counter" qualify="__sfrbit32">
				<value value="0" description="1 refresh cycle"/>
 				<value value="1" description="2 refresh cycles"/>
 				<value value="2" description="3 refresh cycles"/>
 				<value value="3" description="4 refresh cycles"/>
 				<value value="4" description="5 refresh cycles"/>
 				<value value="5" description="6 refresh cycles"/>
 				<value value="6" description="7 refresh cycles"/>
 				<value value="7" description="8 refresh cycles"/>
 				<value value="8" description="9 refresh cycles"/>
 				<value value="9" description="10 refresh cycles"/>
 				<value value="10" description="11 refresh cycles"/>
 				<value value="11" description="12 refresh cycles"/>
 				<value value="12" description="13 refresh cycles"/>
 				<value value="13" description="14 refresh cycles"/>
 				<value value="14" description="15 refresh cycles"/>
 				<value value="15" description="16 refresh cycles"/>
 			</bitfield>
			<bitfield name="CRSC" start="8" end="9" description="Mode register setup time" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRP" start="10" end="11" description="Row precharge time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="AWIDTH" start="12" end="13" description="Width of column address" qualify="__sfrbit32">
				<value value="0" description="Address(8:0)"/>
 				<value value="1" description="Address(9:0)"/>
 				<value value="2" description="Address(10:0)"/>
 				<value value="3" description="Address(11:0)"/>
 			</bitfield>
			<bitfield name="CRCD" start="14" end="15" description="Row to column delay counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRC" start="16" end="18" description="Row cycle time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 				<value value="4" description="5 NOP cycles"/>
 				<value value="5" description="6 NOP cycles"/>
 				<value value="6" description="7 NOP cycles"/>
 				<value value="7" description="8 NOP cycles"/>
 			</bitfield>
			<bitfield name="PAGEM" start="19" end="21" description="Mask for page tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 9"/>
 				<value value="2" description="Bit 26 to 10"/>
 				<value value="3" description="Bit 26 to 11"/>
 				<value value="4" description="Bit 26 to 12"/>
 				<value value="5" description="Bit 26 to 13"/>
 			</bitfield>
			<bitfield name="BANKM" start="22" end="24" description="Mask for bank tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 20"/>
 				<value value="2" description="Bit 26 to 21"/>
 				<value value="3" description="Bit 26 to 22"/>
 				<value value="4" description="Bit 26 to 23"/>
 				<value value="5" description="Bit 26 to 24"/>
 				<value value="6" description="Bit 26 to 25"/>
 				<value value="7" description="Bit 26"/>
 			</bitfield>
			<bitfield name="DTALTNCY" start="28" end="31" description="Latency cycle control" qualify="__sfrbit32">
				<value value="0" description="0 cycles"/>
 				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 				<value value="4" description="4 cycles"/>
 				<value value="5" description="5 cycles"/>
 				<value value="6" description="6 cycles"/>
 				<value value="7" description="7 cycles"/>
 				<value value="8" description="8 cycles"/>
 				<value value="9" description="9 cycles"/>
 				<value value="10" description="10 cycles"/>
 				<value value="11" description="11 cycles"/>
 				<value value="12" description="12 cycles"/>
 				<value value="13" description="13 cycles"/>
 				<value value="14" description="14 cycles"/>
 				<value value="15" description="15 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMCON0" address="0xF8000050" default="0x00000000" sfrtype="EBU_SDRMCON0_type" description="SDRAM Control Register 0"/>
		<sfrtype name="EBU_SDRMCON1_type">
			<bitfield name="CRAS" start="0" end="3" description="Row to precharge delay counter" qualify="__sfrbit32">
				<value value="0" description="1 clock cycle"/>
 				<value value="1" description="2 clock cycles"/>
 				<value value="2" description="3 clock cycles"/>
 				<value value="3" description="4 clock cycles"/>
 				<value value="4" description="5 clock cycles"/>
 				<value value="5" description="6 clock cycles"/>
 				<value value="6" description="7 clock cycles"/>
 				<value value="7" description="8 clock cycles"/>
 				<value value="8" description="9 clock cycles"/>
 				<value value="9" description="10 clock cycles"/>
 				<value value="10" description="11 clock cycles"/>
 				<value value="11" description="12 clock cycles"/>
 				<value value="12" description="13 clock cycles"/>
 				<value value="13" description="14 clock cycles"/>
 				<value value="14" description="15 clock cycles"/>
 				<value value="15" description="16 clock cycles"/>
 			</bitfield>
			<bitfield name="CRFSH" start="4" end="7" description="Refresh commands counter" qualify="__sfrbit32">
				<value value="0" description="1 refresh cycle"/>
 				<value value="1" description="2 refresh cycles"/>
 				<value value="2" description="3 refresh cycles"/>
 				<value value="3" description="4 refresh cycles"/>
 				<value value="4" description="5 refresh cycles"/>
 				<value value="5" description="6 refresh cycles"/>
 				<value value="6" description="7 refresh cycles"/>
 				<value value="7" description="8 refresh cycles"/>
 				<value value="8" description="9 refresh cycles"/>
 				<value value="9" description="10 refresh cycles"/>
 				<value value="10" description="11 refresh cycles"/>
 				<value value="11" description="12 refresh cycles"/>
 				<value value="12" description="13 refresh cycles"/>
 				<value value="13" description="14 refresh cycles"/>
 				<value value="14" description="15 refresh cycles"/>
 				<value value="15" description="16 refresh cycles"/>
 			</bitfield>
			<bitfield name="CRSC" start="8" end="9" description="Mode register setup time" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRP" start="10" end="11" description="Row precharge time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="AWIDTH" start="12" end="13" description="Width of column address" qualify="__sfrbit32">
				<value value="0" description="Address(8:0)"/>
 				<value value="1" description="Address(9:0)"/>
 				<value value="2" description="Address(10:0)"/>
 				<value value="3" description="Address(11:0)"/>
 			</bitfield>
			<bitfield name="CRCD" start="14" end="15" description="Row to column delay counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRC" start="16" end="18" description="Row cycle time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 				<value value="4" description="5 NOP cycles"/>
 				<value value="5" description="6 NOP cycles"/>
 				<value value="6" description="7 NOP cycles"/>
 				<value value="7" description="8 NOP cycles"/>
 			</bitfield>
			<bitfield name="PAGEM" start="19" end="21" description="Mask for page tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 9"/>
 				<value value="2" description="Bit 26 to 10"/>
 				<value value="3" description="Bit 26 to 11"/>
 				<value value="4" description="Bit 26 to 12"/>
 				<value value="5" description="Bit 26 to 13"/>
 			</bitfield>
			<bitfield name="BANKM" start="22" end="24" description="Mask for bank tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 20"/>
 				<value value="2" description="Bit 26 to 21"/>
 				<value value="3" description="Bit 26 to 22"/>
 				<value value="4" description="Bit 26 to 23"/>
 				<value value="5" description="Bit 26 to 24"/>
 				<value value="6" description="Bit 26 to 25"/>
 				<value value="7" description="Bit 26"/>
 			</bitfield>
			<bitfield name="DTALTNCY" start="28" end="31" description="Latency cycle control" qualify="__sfrbit32">
				<value value="0" description="0 cycles"/>
 				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 				<value value="4" description="4 cycles"/>
 				<value value="5" description="5 cycles"/>
 				<value value="6" description="6 cycles"/>
 				<value value="7" description="7 cycles"/>
 				<value value="8" description="8 cycles"/>
 				<value value="9" description="9 cycles"/>
 				<value value="10" description="10 cycles"/>
 				<value value="11" description="11 cycles"/>
 				<value value="12" description="12 cycles"/>
 				<value value="13" description="13 cycles"/>
 				<value value="14" description="14 cycles"/>
 				<value value="15" description="15 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMCON1" address="0xF8000058" default="0x00000000" sfrtype="EBU_SDRMCON1_type" description="SDRAM Control Register 1"/>
		<sfrtype name="EBU_SDRMOD0_type">
			<bitfield name="BURSTL" start="0" end="2" description="Burst length" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="3" description="8"/>
 			</bitfield>
			<bitfield name="BTYP" start="3" end="3" description="Burst type" qualify="__sfrbit32">
				<value value="0" description="sequential burst"/>
 			</bitfield>
			<bitfield name="CASLAT" start="4" end="6" description="CAS latency" qualify="__sfrbit32">
				<value value="2" description="two clocks"/>
 				<value value="3" description="three clocks"/>
 			</bitfield>
			<bitfield name="OPMODE" start="7" end="13" description="Operation Mode" qualify="__sfrbit32">
				<value value="0" description="burst write"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMOD0" address="0xF8000060" default="0x00000020" sfrtype="EBU_SDRMOD0_type" description="SDRAM Mode Register 0"/>
		<sfrtype name="EBU_SDRMOD1_type">
			<bitfield name="BURSTL" start="0" end="2" description="Burst length" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="3" description="8"/>
 			</bitfield>
			<bitfield name="BTYP" start="3" end="3" description="Burst type" qualify="__sfrbit32">
				<value value="0" description="sequential burst"/>
 			</bitfield>
			<bitfield name="CASLAT" start="4" end="6" description="CAS latency" qualify="__sfrbit32">
				<value value="2" description="two clocks"/>
 				<value value="3" description="three clocks"/>
 			</bitfield>
			<bitfield name="OPMODE" start="7" end="13" description="Operation Mode" qualify="__sfrbit32">
				<value value="0" description="burst write"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMOD1" address="0xF8000068" default="0x00000020" sfrtype="EBU_SDRMOD1_type" description="SDRAM Mode Register 1"/>
		<sfrtype name="EBU_SDRSTAT0_type">
			<bitfield name="REFERR" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="SDRMBUSY" start="1" end="1" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_SDRSTAT0" address="0xF8000070" sfrtype="EBU_SDRSTAT0_type" description="EBU_LMB SDRAM Status Register 0"/>
		<sfrtype name="EBU_SDRSTAT1_type">
			<bitfield name="REFERR" start="0" end="0" access="r" qualify="__sfrbit32"/>
			<bitfield name="SDRMBUSY" start="1" end="1" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_SDRSTAT1" address="0xF8000078" sfrtype="EBU_SDRSTAT1_type" description="EBU_LMB SDRAM Status Register 1"/>
		<sfrtype name="EBU_ADDRSEL0_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL0" address="0xF8000080" default="0xA0000001" sfrtype="EBU_ADDRSEL0_type" description="Address Select Register 0"/>
		<sfrtype name="EBU_ADDRSEL1_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL1" address="0xF8000088" default="0x00000000" sfrtype="EBU_ADDRSEL1_type" description="Address Select Register 1"/>
		<sfrtype name="EBU_ADDRSEL2_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL2" address="0xF8000090" default="0x00000000" sfrtype="EBU_ADDRSEL2_type" description="Address Select Register 2"/>
		<sfrtype name="EBU_ADDRSEL3_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL3" address="0xF8000098" default="0x00000000" sfrtype="EBU_ADDRSEL3_type" description="Address Select Register 3"/>
		<sfrtype name="EBU_BUSCON0_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WEAKPREFETCH" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CTYPE" start="10" end="11" description="Cycle type" qualify="__sfrbit32"/>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PREFETCH" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 				<value value="3" description="Nand flash mode"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash type 0"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 				<value value="5" description="Burst flash type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON0" address="0xF80000C0" default="0x8092807F" sfrtype="EBU_BUSCON0_type" description="Bus Configuration Register 0"/>
		<sfrtype name="EBU_BUSCON1_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WEAKPREFETCH" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CTYPE" start="10" end="11" description="Cycle type" qualify="__sfrbit32"/>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PREFETCH" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 				<value value="3" description="Nand flash mode"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash type 0"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 				<value value="5" description="Burst flash type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON1" address="0xF80000C8" default="0x8092807F" sfrtype="EBU_BUSCON1_type" description="Bus Configuration Register 1"/>
		<sfrtype name="EBU_BUSCON2_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WEAKPREFETCH" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CTYPE" start="10" end="11" description="Cycle type" qualify="__sfrbit32"/>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PREFETCH" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 				<value value="3" description="Nand flash mode"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash type 0"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 				<value value="5" description="Burst flash type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON2" address="0xF80000D0" default="0x8092807F" sfrtype="EBU_BUSCON2_type" description="Bus Configuration Register 2"/>
		<sfrtype name="EBU_BUSCON3_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WEAKPREFETCH" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CTYPE" start="10" end="11" description="Cycle type" qualify="__sfrbit32"/>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PREFETCH" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 				<value value="3" description="Nand flash mode"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash type 0"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 				<value value="5" description="Burst flash type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON3" address="0xF80000D8" default="0x8092807F" sfrtype="EBU_BUSCON3_type" description="Bus Configuration Register 3"/>
		<sfrtype name="EBU_BUSAP0_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP0" address="0xF8000100" default="0x23FF0100" sfrtype="EBU_BUSAP0_type" description="Bus Access Parameter Register 0"/>
		<sfrtype name="EBU_BUSAP1_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP1" address="0xF8000108" default="0x22070000" sfrtype="EBU_BUSAP1_type" description="Bus Access Parameter Register 1"/>
		<sfrtype name="EBU_BUSAP2_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP2" address="0xF8000110" default="0x22070000" sfrtype="EBU_BUSAP2_type" description="Bus Access Parameter Register 2"/>
		<sfrtype name="EBU_BUSAP3_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP3" address="0xF8000118" default="0xFFFFFFFF" sfrtype="EBU_BUSAP3_type" description="Bus Access Parameter Register 3"/>
		<sfrtype name="EBU_EMUAS_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_EMUAS" address="0xF8000160" default="0xDE000031" sfrtype="EBU_EMUAS_type" description="Emulator Address Select Register"/>
		<sfrtype name="EBU_EMUBC_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WEAKPREFETCH" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CTYPE" start="10" end="11" description="Cycle type" qualify="__sfrbit32"/>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PREFETCH" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 				<value value="3" description="Nand flash mode"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash type 0"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 				<value value="5" description="Burst flash type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_EMUBC" address="0xF8000168" default="0x01902077" sfrtype="EBU_EMUBC_type" description="Emulator Bus Configuration Register"/>
		<sfrtype name="EBU_EMUBAP_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_EMUBAP" address="0xF8000170" default="0x52484911" sfrtype="EBU_EMUBAP_type" description="Emulator Bus Access Parameter Register"/>
		<sfrtype name="EBU_EMUOVL_type">
			<bitfield name="OVERLAY" start="0" end="7" description="Overlay chip select" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_EMUOVL" address="0xF8000178" default="0x00000000" sfrtype="EBU_EMUOVL_type" description="Emulator Overlay Register"/>
		<sfrtype name="EBU_USERCON_type">
			<bitfield name="DIP" start="0" end="0" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_USERCON" address="0xF8000190" sfrtype="EBU_USERCON_type" description="Test/Configuration Register"/>
	</group>
	<group name="DMU_CD">
		<sfrtype name="DMU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMU_ID" address="0xF8000408" sfrtype="DMU_ID_type" description="DMU Module Identification Register"/>
		<sfrtype name="DMU_SRAR_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR0" address="0xF8000410" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR1" address="0xF8000418" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR2" address="0xF8000420" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR3" address="0xF8000428" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR4" address="0xF8000430" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR5" address="0xF8000438" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR6" address="0xF8000440" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR7" address="0xF8000448" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR8" address="0xF8000450" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR9" address="0xF8000458" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR10" address="0xF8000460" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR11" address="0xF8000468" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR12" address="0xF8000470" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR13" address="0xF8000478" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR14" address="0xF8000480" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfr name="DMU_SRAR15" address="0xF8000488" sfrtype="DMU_SRAR_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_CSCACTL_type">
			<bitfield name="CA0EN" start="0" end="0"/>
			<bitfield name="CA1EN" start="1" end="1"/>
			<bitfield name="CA2EN" start="2" end="2"/>
			<bitfield name="BCCH" start="16" end="19"/>
		</sfrtype>
		<sfr name="DMU_CSCACTL" address="0xF8000490" sfrtype="DMU_CSCACTL_type" description="CPU SRAM Configuration Bit Chain Control Register"/>
		<sfrtype name="DMU_CSCADIN_type">
			<bitfield name="DICH" start="0" end="15"/>
		</sfrtype>
		<sfr name="DMU_CSCADIN" address="0xF8000498" sfrtype="DMU_CSCADIN_type" description="CPU SRAM Configuration Bit Chain Data In Register"/>
		<sfrtype name="DMU_CSCADOUT_type">
			<bitfield name="DOCH" start="0" end="15" access="r"/>
		</sfrtype>
		<sfr name="DMU_CSCADOUT" address="0xF80004A0" sfrtype="DMU_CSCADOUT_type" description="CPU SRAM Configuration Bit Chain Data Out Register"/>
		<sfrtype name="DMU_SETA_type">
			<bitfield name="SETADDR" start="0" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMU_SETA" address="0xF80004A8" sfrtype="DMU_SETA_type" description="Soft-Error Trapped Address"/>
		<sfrtype name="DMU_SRAR16_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR16" address="0xF80004B0" sfrtype="DMU_SRAR16_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR17_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR17" address="0xF80004B8" sfrtype="DMU_SRAR17_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR18_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR18" address="0xF80004C0" sfrtype="DMU_SRAR18_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR19_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR19" address="0xF80004C8" sfrtype="DMU_SRAR19_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR20_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR20" address="0xF80004D0" sfrtype="DMU_SRAR20_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR21_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR21" address="0xF80004D8" sfrtype="DMU_SRAR21_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR22_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR22" address="0xF80004E0" sfrtype="DMU_SRAR22_type" description="SRAM Redundancy Address"/>
		<sfrtype name="DMU_SRAR23_type">
			<bitfield name="FADDR" start="0" end="13"/>
			<bitfield name="VA" start="14" end="14" access="r"/>
		</sfrtype>
		<sfr name="DMU_SRAR23" address="0xF80004E8" sfrtype="DMU_SRAR23_type" description="SRAM Redundancy Address"/>
	</group>
	<group name="DMI">
		<sfrtype name="DMI_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="DMI_ID" address="0xF87FFC08" sfrtype="DMI_ID_type" description="DMI Module Identification Register"/>
		<sfrtype name="DMI_CON_type">
			<bitfield name="DCSZ" start="0" end="1" access="r">
				<value value="0" description="4KB"/>
			</bitfield>
			<bitfield name="DMEMSZ" start="4" end="6" access="r">
				<value value="3" description="32KB"/>
			</bitfield>
		</sfrtype>
		<sfr name="DMI_CON" address="0xF87FFC10" sfrtype="DMI_CON_type" default="0x30" description="DMI Control Register"/>
		<sfrtype name="DMI_STR_type">
			<bitfield name="LRESTF" start="0" end="0" access="r"/>
			<bitfield name="SRESTF" start="1" end="1" access="r"/>
			<bitfield name="LFESTF" start="2" end="2" access="r"/>
			<bitfield name="SFESTF" start="3" end="3" access="r"/>
			<bitfield name="LCESTF" start="4" end="4" access="r"/>
			<bitfield name="SCESTF" start="5" end="5" access="r"/>
			<bitfield name="CRLESTF" start="6" end="6" access="r"/>
			<bitfield name="CRSESTF" start="7" end="7" access="r"/>
			<bitfield name="CWLESTF" start="8" end="8" access="r"/>
			<bitfield name="CWSESTF" start="9" end="9" access="r"/>
			<bitfield name="CFESTF" start="10" end="10" access="r"/>
			<bitfield name="CMESTF" start="11" end="11" access="r"/>
		</sfrtype>
		<sfr name="DMI_STR" address="0xF87FFC18" sfrtype="DMI_STR_type" description="DMI Synchronous Trap Register"/>
		<sfrtype name="DMI_ATR_type">
			<bitfield name="LREATF" start="0" end="0" access="r"/>
			<bitfield name="SREATF" start="1" end="1" access="r"/>
			<bitfield name="LFEATF" start="2" end="2" access="r"/>
			<bitfield name="SFEATF" start="3" end="3" access="r"/>
			<bitfield name="LCEATF" start="4" end="4" access="r"/>
			<bitfield name="SCEATF" start="5" end="5" access="r"/>
			<bitfield name="CRLEATF" start="6" end="6" access="r"/>
			<bitfield name="CRSEATF" start="7" end="7" access="r"/>
			<bitfield name="CWLEATF" start="8" end="8" access="r"/>
			<bitfield name="CWSEATF" start="9" end="9" access="r"/>
			<bitfield name="CFEATF" start="10" end="10" access="r"/>
			<bitfield name="CMEATF" start="11" end="11" access="r"/>
		</sfrtype>
		<sfr name="DMI_ATR" address="0xF87FFC20" sfrtype="DMI_ATR_type" description="DMI Asynchronous Trap Register"/>
		<sfrtype name="DMI_CON1_type">
			<bitfield name="DC2SPR" start="0" end="0"/>
		</sfrtype>
		<sfr name="DMI_CON1" address="0xF87FFC28" sfrtype="DMI_CON1_type" description="DMI Control Register 1"/>
		<alias name="DMU_CON"     definition="DMI_CON"/>
	</group>
	<group name="PMI">
		<sfrtype name="PMI_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="MOD_TYPE" start="8" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PMI_ID" address="0xF87FFD08" sfrtype="PMI_ID_type" description="PMI Module Identification Register"/>
		<sfrtype name="PMI_CON0_type">
			<bitfield name="CCBYP" start="1" end="1" access="rw" qualify="__sfrbit32" description="Instruction Cache Bypass">
			<value value="0" description="Disabled"/>
			<value value="1" description="Enabled"/>
			</bitfield>
		</sfrtype>
<!-- The CPU reset value of PMI_CON0 is 0x2, it is set to zero to enable the cache by default. -->
		<sfr name="PMI_CON0" address="0xF87FFD10" sfrtype="PMI_CON0_type" default="0x0" description="PMI Control Register 0"/>
		<sfrtype name="PMI_CON1_type">
			<bitfield name="CCINV" start="0" end="0" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PMI_CON1" address="0xF87FFD14" sfrtype="PMI_CON1_type" description="PMI Control Register 1"/>
		<sfrtype name="PMI_CON2_type">
			<bitfield name="PCSZ" start="0" end="1" access="r" qualify="__sfrbit32" description="16KB Instruction cache"/>
			<bitfield name="PMEMSZ" start="4" end="6" access="r" qualify="__sfrbit32" description="48KB Program memory"/>
		</sfrtype>
		<sfr name="PMI_CON2" address="0xF87FFD18" sfrtype="PMI_CON2_type" default = "0x53" description="PMI Control Register 2"/>
	</group>
	<group name="LBCU LL">
		<sfrtype name="LBCU_ID_type">
			<bitfield name="REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_32B" start="8" end="15" access="r"/>
			<bitfield name="MOD" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="LBCU_ID" address="0xF87FFE08" sfrtype="LBCU_ID_type" description="LBCU Module Identification Register"/>
		<sfrtype name="LBCU_LEATT_type">
			<bitfield name="LEC" start="0" end="0" qualify="__sfrbit32"/>
			<bitfield name="USER_ATT" start="4" end="11" access="r" qualify="__sfrbit32"/>
			<bitfield name="NOS" start="14" end="14" access="r" qualify="__sfrbit32"/>
			<bitfield name="LOC" start="15" end="15" access="r" qualify="__sfrbit32"/>
			<bitfield name="ACK" start="16" end="18" access="r" qualify="__sfrbit32"/>
			<bitfield name="UIS" start="19" end="19" access="r" qualify="__sfrbit32"/>
			<bitfield name="SVM" start="21" end="21" access="r" qualify="__sfrbit32"/>
			<bitfield name="WR" start="22" end="22" access="r" qualify="__sfrbit32"/>
			<bitfield name="RD" start="23" end="23" access="r" qualify="__sfrbit32"/>
			<bitfield name="TAG" start="24" end="26" access="r" qualify="__sfrbit32"/>
			<bitfield name="OPC" start="28" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_LEATT" address="0xF87FFE20" sfrtype="LBCU_LEATT_type" description="LMB Error Attributes Register"/>
		<sfrtype name="LBCU_LEADDR_type">
			<bitfield name="LEADDR" start="0" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_LEADDR" address="0xF87FFE24" sfrtype="LBCU_LEADDR_type" description="LMB Error Addres Register"/>
		<sfrtype name="LBCU_LEDATL_type">
			<bitfield name="LEDAT" start="0" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_LEDATL" address="0xF87FFE28" sfrtype="LBCU_LEDATL_type" description="LMB Error Data Register (32 LSB's)"/>
		<sfrtype name="LBCU_LEDATH_type">
			<bitfield name="LEDAT" start="0" end="31" access="r" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_LEDATH" address="0xF87FFE2C" sfrtype="LBCU_LEDATH_type" description="LMB Error Data Register (32 MSB's)"/>
		<sfrtype name="LBCU_SRC_type">
			<bitfield name="SRPN" start="0" end="7" qualify="__sfrbit32"/>
			<bitfield name="TOS" start="10" end="10" access="r" qualify="__sfrbit32"/>
			<bitfield name="SRE" start="12" end="12" qualify="__sfrbit32"/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32"/>
			<bitfield name="CLRR" start="14" end="14" qualify="__sfrbit32"/>
			<bitfield name="SETR" start="15" end="15" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LBCU_SRC" address="0xF87FFEFC" sfrtype="LBCU_SRC_type" description="PBCU Service Request Control Register"/>
	</group>
	<group name="LFI">
		<sfrtype name="LFI_ID_type">
			<bitfield name="REV" start="0" end="7" access="r"/>
			<bitfield name="MOD_32B" start="8" end="15" access="r"/>
			<bitfield name="MOD" start="16" end="31" access="r"/>
		</sfrtype>
		<sfr name="LFI_ID" address="0xF87FFF08" sfrtype="LFI_ID_type" description="LFI Module Identification Register"/>
		<sfrtype name="LFI_CON_type">
			<bitfield name="SPT" start="0" end="0"/>
			<bitfield name="EBL" start="1" end="1" access="r"/>
			<bitfield name="EBF" start="2" end="2" access="r"/>
			<bitfield name="LTAG" start="4" end="6" access="r"/>
			<bitfield name="FTAG" start="8" end="11" access="r"/>
		</sfrtype>
		<sfr name="LFI_CON" address="0xF87FFF10" sfrtype="LFI_CON_type" description="LFI Configuration Register"/>
	</group>
</sfrfile>
