Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date              : Fri Jun 11 10:21:52 2021
| Host              : ip-172-31-12-1.eu-west-2.compute.internal running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcvu9p-fsgd2104
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.201        0.000                      0                    2        0.106        0.000                      0                    2        4.725        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.201        0.000                      0                    2        0.106        0.000                      0                    2        4.725        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.201ns  (required time - arrival time)
  Source:                 airCon/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            airCon/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.351ns (44.942%)  route 0.430ns (55.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 1.436ns, distribution 0.811ns)
  Clock Net Delay (Destination): 2.010ns (routing 1.311ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.247     3.228    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y322       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 r  airCon/cooling_reg/Q
                         net (fo=4, routed)           0.281     3.588    airCon/cooling_OBUF
    SLICE_X112Y322       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.738 r  airCon/heating_i_4/O
                         net (fo=2, routed)           0.100     3.838    airCon/cooling4_in
    SLICE_X112Y322       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.960 r  airCon/cooling_i_1/O
                         net (fo=1, routed)           0.049     4.009    airCon/cooling_i_1_n_0
    SLICE_X112Y322       FDRE                                         r  airCon/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.010    12.844    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/cooling_reg/C
                         clock pessimism              0.376    13.220    
                         clock uncertainty           -0.035    13.185    
    SLICE_X112Y322       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.210    airCon/cooling_reg
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  9.201    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 airCon/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            airCon/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.394ns (52.185%)  route 0.361ns (47.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 1.436ns, distribution 0.811ns)
  Clock Net Delay (Destination): 2.010ns (routing 1.311ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.247     3.228    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y322       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 r  airCon/cooling_reg/Q
                         net (fo=4, routed)           0.281     3.588    airCon/cooling_OBUF
    SLICE_X112Y322       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.738 r  airCon/heating_i_4/O
                         net (fo=2, routed)           0.062     3.800    airCon/cooling4_in
    SLICE_X112Y322       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.165     3.965 r  airCon/heating_i_1/O
                         net (fo=1, routed)           0.018     3.983    airCon/heating_i_1_n_0
    SLICE_X112Y322       FDRE                                         r  airCon/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.010    12.844    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/heating_reg/C
                         clock pessimism              0.376    13.220    
                         clock uncertainty           -0.035    13.185    
    SLICE_X112Y322       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.210    airCon/heating_reg
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  9.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 airCon/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            airCon/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.062ns (39.241%)  route 0.096ns (60.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.232ns (routing 0.780ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.862ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.232     1.771    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y322       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.811 r  airCon/heating_reg/Q
                         net (fo=3, routed)           0.080     1.891    airCon/heating_OBUF
    SLICE_X112Y322       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.913 r  airCon/cooling_i_1/O
                         net (fo=1, routed)           0.016     1.929    airCon/cooling_i_1_n_0
    SLICE_X112Y322       FDRE                                         r  airCon/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.384     2.071    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/cooling_reg/C
                         clock pessimism             -0.294     1.777    
    SLICE_X112Y322       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.823    airCon/cooling_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 airCon/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            airCon/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.061ns (35.882%)  route 0.109ns (64.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.232ns (routing 0.780ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.862ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.232     1.771    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y322       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.811 r  airCon/heating_reg/Q
                         net (fo=3, routed)           0.102     1.913    airCon/heating_OBUF
    SLICE_X112Y322       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     1.934 r  airCon/heating_i_1/O
                         net (fo=1, routed)           0.007     1.941    airCon/heating_i_1_n_0
    SLICE_X112Y322       FDRE                                         r  airCon/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.384     2.071    airCon/clk
    SLR Crossing[0->1]   
    SLICE_X112Y322       FDRE                                         r  airCon/heating_reg/C
                         clock pessimism             -0.294     1.777    
    SLICE_X112Y322       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.824    airCon/heating_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y74    bufg_clk/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X112Y322  airCon/cooling_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X112Y322  airCon/heating_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/cooling_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/heating_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/cooling_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/heating_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/cooling_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/cooling_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/heating_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y322  airCon/heating_reg/C



