Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Wed Oct 16 11:54:32 2024
| Host         : LAPTOP-0EGU0TU7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LSTM_ACCELERATOR_timing_summary_routed.rpt -pb LSTM_ACCELERATOR_timing_summary_routed.pb -rpx LSTM_ACCELERATOR_timing_summary_routed.rpx -warn_on_violation
| Design       : LSTM_ACCELERATOR
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                         6           
XDCH-2     Warning   Same min and max delay values on IO port  164         
LATCH-1    Advisory  Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u0/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.938        0.000                      0                  366        0.093        0.000                      0                  366        9.650        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               9.938        0.000                      0                  262        0.104        0.000                      0                  262        9.650        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   17.155        0.000                      0                  104        0.093        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.938ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ready
                            (output port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.795ns (59.913%)  route 1.870ns (40.087%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.657     4.762    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.308     5.070 r  FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.498     5.568    u1/Q[1]
    SLICE_X5Y1           LUT4 (Prop_lut4_I2_O)        0.053     5.621 r  u1/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.372     6.993    ready_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     9.426 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     9.426    ready
    U16                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.135    19.865    
                         output delay                -0.500    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  9.938    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.379ns (32.722%)  route 2.835ns (67.278%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.763 r  u1/wj_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/wj_reg[24]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.975 r  u1/wj_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.975    u1/wj_reg[28]_i_1_n_6
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[29]/C
                         clock pessimism              0.273    24.738    
                         clock uncertainty           -0.135    24.603    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.084    24.687    u1/wj_reg[29]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                 15.711    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.348ns (32.223%)  route 2.835ns (67.777%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.763 r  u1/wj_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/wj_reg[24]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.944 r  u1/wj_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.944    u1/wj_reg[28]_i_1_n_4
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[31]/C
                         clock pessimism              0.273    24.738    
                         clock uncertainty           -0.135    24.603    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.084    24.687    u1/wj_reg[31]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.772ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.319ns (31.750%)  route 2.835ns (68.250%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.915 r  u1/wj_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.915    u1/wj_reg[24]_i_1_n_6
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[25]/C
                         clock pessimism              0.273    24.739    
                         clock uncertainty           -0.135    24.604    
    SLICE_X2Y8           FDCE (Setup_fdce_C_D)        0.084    24.688    u1/wj_reg[25]
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 15.772    

Slack (MET) :             15.786ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.304ns (31.503%)  route 2.835ns (68.497%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.763 r  u1/wj_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/wj_reg[24]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     8.900 r  u1/wj_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.900    u1/wj_reg[28]_i_1_n_5
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[30]/C
                         clock pessimism              0.273    24.738    
                         clock uncertainty           -0.135    24.603    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.084    24.687    u1/wj_reg[30]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 15.786    

Slack (MET) :             15.788ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.302ns (31.470%)  route 2.835ns (68.530%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.763 r  u1/wj_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/wj_reg[24]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.898 r  u1/wj_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.898    u1/wj_reg[28]_i_1_n_7
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[28]/C
                         clock pessimism              0.273    24.738    
                         clock uncertainty           -0.135    24.603    
    SLICE_X2Y9           FDCE (Setup_fdce_C_D)        0.084    24.687    u1/wj_reg[28]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 15.788    

Slack (MET) :             15.803ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.288ns (31.237%)  route 2.835ns (68.763%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.884 r  u1/wj_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.884    u1/wj_reg[24]_i_1_n_4
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[27]/C
                         clock pessimism              0.273    24.739    
                         clock uncertainty           -0.135    24.604    
    SLICE_X2Y8           FDCE (Setup_fdce_C_D)        0.084    24.688    u1/wj_reg[27]
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                 15.803    

Slack (MET) :             15.832ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.259ns (30.750%)  route 2.835ns (69.250%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.855 r  u1/wj_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.855    u1/wj_reg[20]_i_1_n_6
    SLICE_X2Y7           FDCE                                         r  u1/wj_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  u1/wj_reg[21]/C
                         clock pessimism              0.273    24.739    
                         clock uncertainty           -0.135    24.604    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.084    24.688    u1/wj_reg[21]
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 15.832    

Slack (MET) :             15.847ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.244ns (30.495%)  route 2.835ns (69.505%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     8.840 r  u1/wj_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.840    u1/wj_reg[24]_i_1_n_5
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[26]/C
                         clock pessimism              0.273    24.739    
                         clock uncertainty           -0.135    24.604    
    SLICE_X2Y8           FDCE (Setup_fdce_C_D)        0.084    24.688    u1/wj_reg[26]
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 15.847    

Slack (MET) :             15.849ns  (required time - arrival time)
  Source:                 u1/wj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.242ns (30.461%)  route 2.835ns (69.539%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  u1/wj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.308     5.069 r  u1/wj_reg[7]/Q
                         net (fo=2, routed)           0.595     5.664    u1/wj_reg[7]
    SLICE_X4Y5           LUT4 (Prop_lut4_I1_O)        0.053     5.717 r  u1/xj[31]_i_15/O
                         net (fo=1, routed)           0.823     6.540    u1/xj[31]_i_15_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.053     6.593 r  u1/xj[31]_i_5/O
                         net (fo=7, routed)           1.072     7.665    u1/xj[31]_i_5_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.053     7.718 r  u1/wj[0]_i_4/O
                         net (fo=1, routed)           0.345     8.063    u1/wj[0]_i_4_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     8.403 r  u1/wj_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.403    u1/wj_reg[0]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.463 r  u1/wj_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    u1/wj_reg[4]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.523 r  u1/wj_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    u1/wj_reg[8]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.583 r  u1/wj_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    u1/wj_reg[12]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.643 r  u1/wj_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.643    u1/wj_reg[16]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.703 r  u1/wj_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    u1/wj_reg[20]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.838 r  u1/wj_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.838    u1/wj_reg[24]_i_1_n_7
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[24]/C
                         clock pessimism              0.273    24.739    
                         clock uncertainty           -0.135    24.604    
    SLICE_X2Y8           FDCE (Setup_fdce_C_D)        0.084    24.688    u1/wj_reg[24]
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 15.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/reg_reg[flag]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.274%)  route 0.149ns (53.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.635     1.633    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDPE                                         r  u0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDPE (Prop_fdpe_C_Q)         0.100     1.733 f  u0/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.149     1.882    u0/u0/mac_rs
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.028     1.910 r  u0/u0/reg[flag]_i_1/O
                         net (fo=1, routed)           0.000     1.910    u0/u0_n_2
    SLICE_X0Y3           FDRE                                         r  u0/reg_reg[flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u0/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  u0/reg_reg[flag]/C
                         clock pessimism             -0.524     1.646    
                         clock uncertainty            0.100     1.746    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.060     1.806    u0/reg_reg[flag]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1/xj_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/xj_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u1/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  u1/xj_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 f  u1/xj_reg[0]/Q
                         net (fo=4, routed)           0.139     1.869    u1/xj_reg_n_0_[0]
    SLICE_X7Y3           LUT1 (Prop_lut1_I0_O)        0.028     1.897 r  u1/xj[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u1/xj[0]
    SLICE_X7Y3           FDCE                                         r  u1/xj_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     2.169    u1/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  u1/xj_reg[0]/C
                         clock pessimism             -0.539     1.630    
                         clock uncertainty            0.100     1.730    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.060     1.790    u1/xj_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.873%)  route 0.109ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.635     1.633    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.100     1.733 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.109     1.842    cnt_reg[1]
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.028     1.870 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.870    cnt[0]_i_6_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.919 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.919    cnt_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.538     1.633    
                         clock uncertainty            0.100     1.733    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.071     1.804    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.179ns (62.354%)  route 0.108ns (37.646%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.635     1.633    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.100     1.733 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.108     1.841    cnt_reg[2]
    SLICE_X1Y0           LUT4 (Prop_lut4_I3_O)        0.028     1.869 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.869    cnt[0]_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.920 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.920    cnt_reg[0]_i_2_n_5
    SLICE_X1Y0           FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.538     1.633    
                         clock uncertainty            0.100     1.733    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.071     1.804    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u0/u0/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  u0/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/u0/d_out_reg[flag]/Q
                         net (fo=38, routed)          0.144     1.874    u1/mac_ready
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[1]/C
                         clock pessimism             -0.525     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X5Y2           FDCE (Hold_fdce_C_CE)        0.010     1.755    u1/wi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u0/u0/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  u0/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/u0/d_out_reg[flag]/Q
                         net (fo=38, routed)          0.144     1.874    u1/mac_ready
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[3]/C
                         clock pessimism             -0.525     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X5Y2           FDCE (Hold_fdce_C_CE)        0.010     1.755    u1/wi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u0/u0/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  u0/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/u0/d_out_reg[flag]/Q
                         net (fo=38, routed)          0.144     1.874    u1/mac_ready
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[4]/C
                         clock pessimism             -0.525     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X5Y2           FDCE (Hold_fdce_C_CE)        0.010     1.755    u1/wi_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u0/u0/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  u0/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/u0/d_out_reg[flag]/Q
                         net (fo=38, routed)          0.144     1.874    u1/mac_ready
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[5]/C
                         clock pessimism             -0.525     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X5Y2           FDCE (Hold_fdce_C_CE)        0.010     1.755    u1/wi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u0/u0/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  u0/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/u0/d_out_reg[flag]/Q
                         net (fo=38, routed)          0.144     1.874    u1/mac_ready
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[6]/C
                         clock pessimism             -0.525     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X4Y2           FDCE (Hold_fdce_C_CE)        0.010     1.755    u1/wi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0/u0/d_out_reg[flag]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.632     1.630    u0/u0/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  u0/u0/d_out_reg[flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.100     1.730 r  u0/u0/d_out_reg[flag]/Q
                         net (fo=38, routed)          0.144     1.874    u1/mac_ready
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    u1/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[7]/C
                         clock pessimism             -0.525     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X4Y2           FDCE (Hold_fdce_C_CE)        0.010     1.755    u1/wi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X2Y1     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X2Y1     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X4Y1     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X1Y0     cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X1Y2     cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X1Y2     cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X1Y3     cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X1Y3     cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X1Y3     cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y1     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y1     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y0     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y0     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y2     cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y2     cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X2Y1     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y1     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y1     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y0     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y0     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y2     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X1Y2     cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       17.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[24]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.819ns (12.627%)  route 5.665ns (87.373%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.665     6.983    u1/AR[0]
    SLICE_X2Y8           FDCE                                         f  u1/wj_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[24]/C
                         clock pessimism              0.000    24.466    
                         clock uncertainty           -0.135    24.331    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.192    24.139    u1/wj_reg[24]
  -------------------------------------------------------------------
                         required time                         24.139    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[25]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.819ns (12.627%)  route 5.665ns (87.373%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.665     6.983    u1/AR[0]
    SLICE_X2Y8           FDCE                                         f  u1/wj_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[25]/C
                         clock pessimism              0.000    24.466    
                         clock uncertainty           -0.135    24.331    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.192    24.139    u1/wj_reg[25]
  -------------------------------------------------------------------
                         required time                         24.139    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[26]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.819ns (12.627%)  route 5.665ns (87.373%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.665     6.983    u1/AR[0]
    SLICE_X2Y8           FDCE                                         f  u1/wj_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[26]/C
                         clock pessimism              0.000    24.466    
                         clock uncertainty           -0.135    24.331    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.192    24.139    u1/wj_reg[26]
  -------------------------------------------------------------------
                         required time                         24.139    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[27]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.819ns (12.627%)  route 5.665ns (87.373%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.665     6.983    u1/AR[0]
    SLICE_X2Y8           FDCE                                         f  u1/wj_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544    24.466    u1/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  u1/wj_reg[27]/C
                         clock pessimism              0.000    24.466    
                         clock uncertainty           -0.135    24.331    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.192    24.139    u1/wj_reg[27]
  -------------------------------------------------------------------
                         required time                         24.139    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[28]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.819ns (12.661%)  route 5.647ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.647     6.965    u1/AR[0]
    SLICE_X2Y9           FDCE                                         f  u1/wj_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[28]/C
                         clock pessimism              0.000    24.465    
                         clock uncertainty           -0.135    24.330    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.192    24.138    u1/wj_reg[28]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[29]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.819ns (12.661%)  route 5.647ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.647     6.965    u1/AR[0]
    SLICE_X2Y9           FDCE                                         f  u1/wj_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[29]/C
                         clock pessimism              0.000    24.465    
                         clock uncertainty           -0.135    24.330    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.192    24.138    u1/wj_reg[29]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.819ns (12.661%)  route 5.647ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.647     6.965    u1/AR[0]
    SLICE_X2Y9           FDCE                                         f  u1/wj_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[30]/C
                         clock pessimism              0.000    24.465    
                         clock uncertainty           -0.135    24.330    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.192    24.138    u1/wj_reg[30]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wj_reg[31]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 0.819ns (12.661%)  route 5.647ns (87.339%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 24.465 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.647     6.965    u1/AR[0]
    SLICE_X2Y9           FDCE                                         f  u1/wj_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.543    24.465    u1/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  u1/wj_reg[31]/C
                         clock pessimism              0.000    24.465    
                         clock uncertainty           -0.135    24.330    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.192    24.138    u1/wj_reg[31]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.210ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/xj_reg[28]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.819ns (12.864%)  route 5.545ns (87.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 24.464 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.545     6.863    u1/AR[0]
    SLICE_X7Y10          FDCE                                         f  u1/xj_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.542    24.464    u1/clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  u1/xj_reg[28]/C
                         clock pessimism              0.000    24.464    
                         clock uncertainty           -0.135    24.329    
    SLICE_X7Y10          FDCE (Recov_fdce_C_CLR)     -0.255    24.074    u1/xj_reg[28]
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 17.210    

Slack (MET) :             17.210ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/xj_reg[29]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.819ns (12.864%)  route 5.545ns (87.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 24.464 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     1.319 f  rst_IBUF_inst/O
                         net (fo=104, routed)         5.545     6.863    u1/AR[0]
    SLICE_X7Y10          FDCE                                         f  u1/xj_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.542    24.464    u1/clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  u1/xj_reg[29]/C
                         clock pessimism              0.000    24.464    
                         clock uncertainty           -0.135    24.329    
    SLICE_X7Y10          FDCE (Recov_fdce_C_CLR)     -0.255    24.074    u1/xj_reg[29]
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 17.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.743ns (16.977%)  route 3.632ns (83.023%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.632     4.875    rst_IBUF
    SLICE_X2Y1           FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.657     4.762    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     4.762    
                         clock uncertainty            0.135     4.897    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.115     4.782    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.743ns (16.977%)  route 3.632ns (83.023%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.632     4.875    rst_IBUF
    SLICE_X2Y1           FDCE                                         f  FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.657     4.762    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     4.762    
                         clock uncertainty            0.135     4.897    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.115     4.782    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.743ns (16.922%)  route 3.647ns (83.078%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.647     4.889    u1/AR[0]
    SLICE_X5Y2           FDCE                                         f  u1/wi_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[1]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X5Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.743ns (16.922%)  route 3.647ns (83.078%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.647     4.889    u1/AR[0]
    SLICE_X5Y2           FDCE                                         f  u1/wi_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[3]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X5Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.743ns (16.922%)  route 3.647ns (83.078%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.647     4.889    u1/AR[0]
    SLICE_X5Y2           FDCE                                         f  u1/wi_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[4]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X5Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.743ns (16.922%)  route 3.647ns (83.078%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.647     4.889    u1/AR[0]
    SLICE_X5Y2           FDCE                                         f  u1/wi_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  u1/wi_reg[5]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X5Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.743ns (16.913%)  route 3.649ns (83.087%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.649     4.892    u1/AR[0]
    SLICE_X4Y2           FDCE                                         f  u1/wi_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[6]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.743ns (16.913%)  route 3.649ns (83.087%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.649     4.892    u1/AR[0]
    SLICE_X4Y2           FDCE                                         f  u1/wi_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[7]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.743ns (16.913%)  route 3.649ns (83.087%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.649     4.892    u1/AR[0]
    SLICE_X4Y2           FDCE                                         f  u1/wi_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    u1/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  u1/wi_reg[8]/C
                         clock pessimism              0.000     4.761    
                         clock uncertainty            0.135     4.896    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.149     4.747    u1/wi_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/wi_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.743ns (16.550%)  route 3.745ns (83.450%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    P18                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.743     1.243 f  rst_IBUF_inst/O
                         net (fo=104, routed)         3.745     4.988    u1/AR[0]
    SLICE_X5Y3           FDCE                                         f  u1/wi_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.655     4.760    u1/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  u1/wi_reg[11]/C
                         clock pessimism              0.000     4.760    
                         clock uncertainty            0.135     4.895    
    SLICE_X5Y3           FDCE (Remov_fdce_C_CLR)     -0.149     4.746    u1/wi_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.988    
  -------------------------------------------------------------------
                         slack                                  0.242    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.836ns  (logic 0.428ns (15.090%)  route 2.408ns (84.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.657     4.762    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.269     5.031 f  cnt_reg[2]/Q
                         net (fo=2, routed)           0.617     5.648    cnt_reg[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.053     5.701 f  FSM_sequential_next_state_reg[0]_i_11/O
                         net (fo=1, routed)           0.557     6.257    FSM_sequential_next_state_reg[0]_i_11_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     6.310 f  FSM_sequential_next_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.689     6.999    FSM_sequential_next_state_reg[0]_i_5_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.053     7.052 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.546     7.598    next_state__0[0]
    SLICE_X3Y1           LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.038ns  (logic 0.322ns (15.802%)  route 1.716ns (84.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.269     5.030 f  FSM_sequential_state_reg[2]/Q
                         net (fo=41, routed)          1.162     6.192    u0/Q[2]
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.053     6.245 r  u0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.554     6.799    u0/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X3Y3           LDCE                                         r  u0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.890ns  (logic 0.322ns (17.034%)  route 1.568ns (82.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.269     5.030 f  FSM_sequential_state_reg[2]/Q
                         net (fo=41, routed)          1.019     6.049    state[2]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.053     6.102 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.549     6.651    next_state__0[1]
    SLICE_X3Y1           LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.476ns  (logic 0.322ns (21.821%)  route 1.154ns (78.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.657     4.762    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.269     5.031 r  u0/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.588     5.619    u0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.053     5.672 r  u0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.566     6.238    u0/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X3Y3           LDCE                                         r  u0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.978ns  (logic 0.372ns (38.039%)  route 0.606ns (61.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.657     4.762    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.308     5.070 r  FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.606     5.676    state[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.064     5.740 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.740    next_state__0[2]
    SLICE_X5Y1           LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.106ns (15.838%)  route 0.565ns (84.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    R18                                               0.000     0.500 r  start (IN)
                         net (fo=0)                   0.000     0.500    start
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.578 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.345     0.923    start_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.028     0.951 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.219     1.171    next_state__0[1]
    SLICE_X3Y1           LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.177ns (20.480%)  route 0.688ns (79.520%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    R18                                               0.000     0.500 f  start (IN)
                         net (fo=0)                   0.000     0.500    start
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.578 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.345     0.923    start_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.030     0.953 r  FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.120     1.074    FSM_sequential_next_state_reg[0]_i_2_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I0_O)        0.069     1.143 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.223     1.365    next_state__0[0]
    SLICE_X3Y1           LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.130ns (53.932%)  route 0.111ns (46.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.633     1.631    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.100     1.731 r  FSM_sequential_state_reg[2]/Q
                         net (fo=41, routed)          0.111     1.842    state[2]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.030     1.872 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    next_state__0[2]
    SLICE_X5Y1           LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.128ns (26.873%)  route 0.348ns (73.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.635     1.633    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.100     1.733 r  u0/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.117     1.850    u0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.028     1.878 r  u0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.231     2.109    u0/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X3Y3           LDCE                                         r  u0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.128ns (24.290%)  route 0.399ns (75.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.633     1.631    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.100     1.731 r  FSM_sequential_state_reg[2]/Q
                         net (fo=41, routed)          0.170     1.901    u0/Q[2]
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.028     1.929 r  u0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.229     2.158    u0/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X3Y3           LDCE                                         r  u0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.349ns (38.316%)  route 0.562ns (61.684%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           LDCE                         0.000     0.000 r  u0/FSM_onehot_next_state_reg[1]/G
    SLICE_X3Y3           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.562     0.911    u0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.545     4.467    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 u0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.349ns (39.002%)  route 0.546ns (60.998%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           LDCE                         0.000     0.000 r  u0/FSM_onehot_next_state_reg[2]/G
    SLICE_X3Y3           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.546     0.895    u0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.545     4.467    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 u0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.349ns (44.355%)  route 0.438ns (55.645%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           LDCE                         0.000     0.000 r  u0/FSM_onehot_next_state_reg[0]/G
    SLICE_X3Y3           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.438     0.787    u0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X3Y2           FDPE                                         r  u0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.545     4.467    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDPE                                         r  u0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.349ns (54.593%)  route 0.290ns (45.407%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X5Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.290     0.639    next_state[2]
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.544     4.466    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.349ns (54.887%)  route 0.287ns (45.113%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X3Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.287     0.636    next_state[0]
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.545     4.467    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.349ns (54.887%)  route 0.287ns (45.113%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X3Y1           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.287     0.636    next_state[1]
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.545     4.467    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.041%)  route 0.109ns (45.959%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X3Y1           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.237    next_state[0]
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.041%)  route 0.109ns (45.959%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X3Y1           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.109     0.237    next_state[1]
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.271%)  route 0.112ns (46.729%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X5Y1           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.240    next_state[2]
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 u0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.407%)  route 0.174ns (57.593%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           LDCE                         0.000     0.000 r  u0/FSM_onehot_next_state_reg[0]/G
    SLICE_X3Y3           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.174     0.302    u0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X3Y2           FDPE                                         r  u0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDPE                                         r  u0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 u0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.277%)  route 0.225ns (63.723%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           LDCE                         0.000     0.000 r  u0/FSM_onehot_next_state_reg[2]/G
    SLICE_X3Y3           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.225     0.353    u0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 u0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.770%)  route 0.230ns (64.230%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           LDCE                         0.000     0.000 r  u0/FSM_onehot_next_state_reg[1]/G
    SLICE_X3Y3           LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.230     0.358    u0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.171    u0/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  u0/FSM_onehot_state_reg[1]/C





