============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sun Jul  3 21:23:35 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(699)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1161)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-5007 WARNING: identifier 'DATA_LEN' is used before its declaration in ../../../rtl/ethernet/Ethernet_TX.v(51)
HDL-5007 WARNING: identifier 'DATA_LEN' is used before its declaration in ../../../rtl/ethernet/Ethernet_TX.v(61)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.827781s wall, 1.703125s user + 0.125000s system = 1.828125s CPU (100.0%)

RUN-1004 : used memory is 342 MB, reserved memory is 320 MB, peak memory is 350 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 14 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 449 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13081 instances
RUN-0007 : 8438 luts, 3424 seqs, 709 mslices, 370 lslices, 82 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15598 nets
RUN-1001 : 9241 nets have 2 pins
RUN-1001 : 4836 nets have [3 - 5] pins
RUN-1001 : 874 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 309 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     392     
RUN-1001 :   No   |  No   |  Yes  |     928     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1068     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    11   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13079 instances, 8438 luts, 3424 seqs, 1079 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1530 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 65004, tnet num: 15299, tinst num: 13079, tnode num: 76915, tedge num: 107572.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.432425s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.5261e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13079.
PHY-3001 : Level 1 #clusters 1907.
PHY-3001 : End clustering;  0.090671s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (120.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.38033e+06, overlap = 445.375
PHY-3002 : Step(2): len = 1.18195e+06, overlap = 468.094
PHY-3002 : Step(3): len = 897545, overlap = 580.031
PHY-3002 : Step(4): len = 748377, overlap = 655.656
PHY-3002 : Step(5): len = 616465, overlap = 697.188
PHY-3002 : Step(6): len = 518715, overlap = 791.125
PHY-3002 : Step(7): len = 418066, overlap = 901.219
PHY-3002 : Step(8): len = 360520, overlap = 951.844
PHY-3002 : Step(9): len = 313095, overlap = 1028.78
PHY-3002 : Step(10): len = 277281, overlap = 1029
PHY-3002 : Step(11): len = 239219, overlap = 1080.28
PHY-3002 : Step(12): len = 212419, overlap = 1115.59
PHY-3002 : Step(13): len = 187538, overlap = 1173.78
PHY-3002 : Step(14): len = 165597, overlap = 1228.06
PHY-3002 : Step(15): len = 146747, overlap = 1232.38
PHY-3002 : Step(16): len = 134916, overlap = 1256.38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20256e-06
PHY-3002 : Step(17): len = 140886, overlap = 1245.25
PHY-3002 : Step(18): len = 173483, overlap = 1214.62
PHY-3002 : Step(19): len = 180083, overlap = 1146.53
PHY-3002 : Step(20): len = 191797, overlap = 1119.78
PHY-3002 : Step(21): len = 193355, overlap = 1109.16
PHY-3002 : Step(22): len = 196341, overlap = 1099.06
PHY-3002 : Step(23): len = 195162, overlap = 1083.59
PHY-3002 : Step(24): len = 197293, overlap = 1067.34
PHY-3002 : Step(25): len = 199276, overlap = 1063.34
PHY-3002 : Step(26): len = 200213, overlap = 1034.56
PHY-3002 : Step(27): len = 199107, overlap = 1035.19
PHY-3002 : Step(28): len = 198573, overlap = 1032.88
PHY-3002 : Step(29): len = 198068, overlap = 1019.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.40513e-06
PHY-3002 : Step(30): len = 211907, overlap = 1017.06
PHY-3002 : Step(31): len = 234135, overlap = 938.688
PHY-3002 : Step(32): len = 241752, overlap = 916.438
PHY-3002 : Step(33): len = 244609, overlap = 923.281
PHY-3002 : Step(34): len = 242747, overlap = 910.75
PHY-3002 : Step(35): len = 242516, overlap = 907.438
PHY-3002 : Step(36): len = 241204, overlap = 911.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.81025e-06
PHY-3002 : Step(37): len = 267170, overlap = 911.719
PHY-3002 : Step(38): len = 293328, overlap = 894.656
PHY-3002 : Step(39): len = 305666, overlap = 845.531
PHY-3002 : Step(40): len = 307504, overlap = 817.875
PHY-3002 : Step(41): len = 304683, overlap = 807
PHY-3002 : Step(42): len = 300901, overlap = 803.281
PHY-3002 : Step(43): len = 298653, overlap = 802.656
PHY-3002 : Step(44): len = 295879, overlap = 833.656
PHY-3002 : Step(45): len = 294754, overlap = 840.25
PHY-3002 : Step(46): len = 293729, overlap = 838.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.6205e-06
PHY-3002 : Step(47): len = 317896, overlap = 788.906
PHY-3002 : Step(48): len = 338772, overlap = 749
PHY-3002 : Step(49): len = 347610, overlap = 714.75
PHY-3002 : Step(50): len = 350354, overlap = 710.875
PHY-3002 : Step(51): len = 349336, overlap = 705.312
PHY-3002 : Step(52): len = 347684, overlap = 696.781
PHY-3002 : Step(53): len = 345859, overlap = 693.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9241e-05
PHY-3002 : Step(54): len = 375480, overlap = 635.438
PHY-3002 : Step(55): len = 405909, overlap = 564.062
PHY-3002 : Step(56): len = 423992, overlap = 549.625
PHY-3002 : Step(57): len = 427732, overlap = 536.375
PHY-3002 : Step(58): len = 423503, overlap = 521.594
PHY-3002 : Step(59): len = 419494, overlap = 525
PHY-3002 : Step(60): len = 415338, overlap = 534.688
PHY-3002 : Step(61): len = 414946, overlap = 548.906
PHY-3002 : Step(62): len = 415052, overlap = 534.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.8482e-05
PHY-3002 : Step(63): len = 447621, overlap = 495.219
PHY-3002 : Step(64): len = 468428, overlap = 454.438
PHY-3002 : Step(65): len = 473331, overlap = 437.531
PHY-3002 : Step(66): len = 476158, overlap = 440.156
PHY-3002 : Step(67): len = 476670, overlap = 421.406
PHY-3002 : Step(68): len = 476556, overlap = 418.375
PHY-3002 : Step(69): len = 473414, overlap = 428.438
PHY-3002 : Step(70): len = 472855, overlap = 449.656
PHY-3002 : Step(71): len = 472918, overlap = 446.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.6964e-05
PHY-3002 : Step(72): len = 500902, overlap = 425.594
PHY-3002 : Step(73): len = 522392, overlap = 390.281
PHY-3002 : Step(74): len = 531845, overlap = 352.031
PHY-3002 : Step(75): len = 536773, overlap = 314.781
PHY-3002 : Step(76): len = 538413, overlap = 329.656
PHY-3002 : Step(77): len = 538433, overlap = 324.719
PHY-3002 : Step(78): len = 536514, overlap = 319.438
PHY-3002 : Step(79): len = 537721, overlap = 307.812
PHY-3002 : Step(80): len = 539670, overlap = 299.156
PHY-3002 : Step(81): len = 541550, overlap = 293.562
PHY-3002 : Step(82): len = 540581, overlap = 294.188
PHY-3002 : Step(83): len = 539169, overlap = 290.281
PHY-3002 : Step(84): len = 537736, overlap = 291.594
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000153928
PHY-3002 : Step(85): len = 559057, overlap = 254.344
PHY-3002 : Step(86): len = 577260, overlap = 241.406
PHY-3002 : Step(87): len = 583241, overlap = 224.188
PHY-3002 : Step(88): len = 588149, overlap = 205.844
PHY-3002 : Step(89): len = 591841, overlap = 206.562
PHY-3002 : Step(90): len = 592995, overlap = 209.094
PHY-3002 : Step(91): len = 590556, overlap = 210.438
PHY-3002 : Step(92): len = 589534, overlap = 216.938
PHY-3002 : Step(93): len = 590462, overlap = 219.906
PHY-3002 : Step(94): len = 590929, overlap = 227.719
PHY-3002 : Step(95): len = 589708, overlap = 223.094
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000300505
PHY-3002 : Step(96): len = 601703, overlap = 207.188
PHY-3002 : Step(97): len = 610230, overlap = 192.875
PHY-3002 : Step(98): len = 612605, overlap = 194.25
PHY-3002 : Step(99): len = 614981, overlap = 190.031
PHY-3002 : Step(100): len = 618861, overlap = 189.156
PHY-3002 : Step(101): len = 622772, overlap = 192.625
PHY-3002 : Step(102): len = 623134, overlap = 192
PHY-3002 : Step(103): len = 624086, overlap = 195.812
PHY-3002 : Step(104): len = 624973, overlap = 196.875
PHY-3002 : Step(105): len = 625677, overlap = 202.25
PHY-3002 : Step(106): len = 624730, overlap = 195.656
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00054025
PHY-3002 : Step(107): len = 630792, overlap = 198.969
PHY-3002 : Step(108): len = 636347, overlap = 186.594
PHY-3002 : Step(109): len = 639974, overlap = 183.469
PHY-3002 : Step(110): len = 643993, overlap = 188.031
PHY-3002 : Step(111): len = 646499, overlap = 181.438
PHY-3002 : Step(112): len = 648840, overlap = 181.125
PHY-3002 : Step(113): len = 649638, overlap = 179.188
PHY-3002 : Step(114): len = 650795, overlap = 174.094
PHY-3002 : Step(115): len = 651736, overlap = 176.031
PHY-3002 : Step(116): len = 652323, overlap = 170.188
PHY-3002 : Step(117): len = 652106, overlap = 171.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000988248
PHY-3002 : Step(118): len = 656591, overlap = 173.312
PHY-3002 : Step(119): len = 660769, overlap = 163.25
PHY-3002 : Step(120): len = 662871, overlap = 166.812
PHY-3002 : Step(121): len = 665056, overlap = 166.375
PHY-3002 : Step(122): len = 667220, overlap = 161.812
PHY-3002 : Step(123): len = 668460, overlap = 161.219
PHY-3002 : Step(124): len = 668985, overlap = 147.875
PHY-3002 : Step(125): len = 670370, overlap = 144.719
PHY-3002 : Step(126): len = 672016, overlap = 140.688
PHY-3002 : Step(127): len = 672850, overlap = 147.969
PHY-3002 : Step(128): len = 672017, overlap = 144.031
PHY-3002 : Step(129): len = 671914, overlap = 144.094
PHY-3002 : Step(130): len = 672519, overlap = 150.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00193286
PHY-3002 : Step(131): len = 676032, overlap = 140.844
PHY-3002 : Step(132): len = 679701, overlap = 143.469
PHY-3002 : Step(133): len = 681230, overlap = 147.219
PHY-3002 : Step(134): len = 682090, overlap = 142.625
PHY-3002 : Step(135): len = 683674, overlap = 145.625
PHY-3002 : Step(136): len = 685198, overlap = 143.875
PHY-3002 : Step(137): len = 685681, overlap = 142.094
PHY-3002 : Step(138): len = 686431, overlap = 137.969
PHY-3002 : Step(139): len = 688070, overlap = 135.344
PHY-3002 : Step(140): len = 689204, overlap = 134.844
PHY-3002 : Step(141): len = 689217, overlap = 136.656
PHY-3002 : Step(142): len = 689242, overlap = 136.125
PHY-3002 : Step(143): len = 689478, overlap = 139.938
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00349996
PHY-3002 : Step(144): len = 691147, overlap = 140.562
PHY-3002 : Step(145): len = 692765, overlap = 139.469
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017830s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (350.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15598.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 927936, over cnt = 2133(6%), over = 11092, worst = 50
PHY-1001 : End global iterations;  0.681991s wall, 0.921875s user + 0.140625s system = 1.062500s CPU (155.8%)

PHY-1001 : Congestion index: top1 = 102.41, top5 = 78.23, top10 = 67.13, top15 = 60.63.
PHY-3001 : End congestion estimation;  0.861128s wall, 1.109375s user + 0.140625s system = 1.250000s CPU (145.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.646040s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194617
PHY-3002 : Step(146): len = 823407, overlap = 67.8125
PHY-3002 : Step(147): len = 815836, overlap = 51.4688
PHY-3002 : Step(148): len = 807002, overlap = 46.4688
PHY-3002 : Step(149): len = 803179, overlap = 36.4375
PHY-3002 : Step(150): len = 803645, overlap = 28.125
PHY-3002 : Step(151): len = 804039, overlap = 22.9688
PHY-3002 : Step(152): len = 802966, overlap = 22.1875
PHY-3002 : Step(153): len = 799290, overlap = 21.25
PHY-3002 : Step(154): len = 793361, overlap = 20.0625
PHY-3002 : Step(155): len = 787588, overlap = 17.25
PHY-3002 : Step(156): len = 782014, overlap = 17.0938
PHY-3002 : Step(157): len = 778224, overlap = 19.4062
PHY-3002 : Step(158): len = 778867, overlap = 21.6875
PHY-3002 : Step(159): len = 776106, overlap = 20.125
PHY-3002 : Step(160): len = 769483, overlap = 19.4062
PHY-3002 : Step(161): len = 766463, overlap = 21.7812
PHY-3002 : Step(162): len = 763780, overlap = 23.5938
PHY-3002 : Step(163): len = 760759, overlap = 32.1562
PHY-3002 : Step(164): len = 757774, overlap = 32.25
PHY-3002 : Step(165): len = 754979, overlap = 35.25
PHY-3002 : Step(166): len = 752668, overlap = 35
PHY-3002 : Step(167): len = 750635, overlap = 34.6562
PHY-3002 : Step(168): len = 748606, overlap = 32.1562
PHY-3002 : Step(169): len = 747839, overlap = 31.5625
PHY-3002 : Step(170): len = 747503, overlap = 33.2812
PHY-3002 : Step(171): len = 746816, overlap = 33.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000389234
PHY-3002 : Step(172): len = 753810, overlap = 32.4062
PHY-3002 : Step(173): len = 756724, overlap = 33.1875
PHY-3002 : Step(174): len = 765656, overlap = 34.3438
PHY-3002 : Step(175): len = 770840, overlap = 32.625
PHY-3002 : Step(176): len = 775075, overlap = 33.4062
PHY-3002 : Step(177): len = 776114, overlap = 37.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000776079
PHY-3002 : Step(178): len = 782207, overlap = 34.4062
PHY-3002 : Step(179): len = 783116, overlap = 35.5312
PHY-3002 : Step(180): len = 787341, overlap = 35.1875
PHY-3002 : Step(181): len = 789409, overlap = 36.7188
PHY-3002 : Step(182): len = 792180, overlap = 33.5938
PHY-3002 : Step(183): len = 793111, overlap = 36.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 72/15598.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 911888, over cnt = 2881(8%), over = 13045, worst = 52
PHY-1001 : End global iterations;  0.840200s wall, 1.437500s user + 0.203125s system = 1.640625s CPU (195.3%)

PHY-1001 : Congestion index: top1 = 103.58, top5 = 79.01, top10 = 67.28, top15 = 60.60.
PHY-3001 : End congestion estimation;  1.082772s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (174.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.664960s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000253876
PHY-3002 : Step(184): len = 786566, overlap = 176.75
PHY-3002 : Step(185): len = 777754, overlap = 134.062
PHY-3002 : Step(186): len = 767327, overlap = 125.5
PHY-3002 : Step(187): len = 755149, overlap = 114.438
PHY-3002 : Step(188): len = 742318, overlap = 110.844
PHY-3002 : Step(189): len = 733447, overlap = 107.938
PHY-3002 : Step(190): len = 726444, overlap = 102.812
PHY-3002 : Step(191): len = 719747, overlap = 100.25
PHY-3002 : Step(192): len = 716219, overlap = 99.875
PHY-3002 : Step(193): len = 711508, overlap = 104.562
PHY-3002 : Step(194): len = 706964, overlap = 112.906
PHY-3002 : Step(195): len = 704031, overlap = 107.406
PHY-3002 : Step(196): len = 700036, overlap = 106.625
PHY-3002 : Step(197): len = 698660, overlap = 105.281
PHY-3002 : Step(198): len = 696987, overlap = 107.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000507753
PHY-3002 : Step(199): len = 706261, overlap = 99.0938
PHY-3002 : Step(200): len = 710625, overlap = 88.25
PHY-3002 : Step(201): len = 714923, overlap = 87.9062
PHY-3002 : Step(202): len = 718023, overlap = 76.7812
PHY-3002 : Step(203): len = 718492, overlap = 73.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101551
PHY-3002 : Step(204): len = 723704, overlap = 71.6875
PHY-3002 : Step(205): len = 728418, overlap = 72.75
PHY-3002 : Step(206): len = 735361, overlap = 64.8125
PHY-3002 : Step(207): len = 737669, overlap = 62.0938
PHY-3002 : Step(208): len = 738069, overlap = 64.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 65004, tnet num: 15299, tinst num: 13079, tnode num: 76915, tedge num: 107572.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.104278s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (99.0%)

RUN-1004 : used memory is 544 MB, reserved memory is 531 MB, peak memory is 641 MB
OPT-1001 : Total overflow 338.44 peak overflow 4.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 382/15598.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 872560, over cnt = 3189(9%), over = 11622, worst = 38
PHY-1001 : End global iterations;  0.926129s wall, 1.406250s user + 0.140625s system = 1.546875s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 84.18, top5 = 69.21, top10 = 61.70, top15 = 56.92.
PHY-1001 : End incremental global routing;  1.139055s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (155.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.628588s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (99.4%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12960 has valid locations, 180 needs to be replaced
PHY-3001 : design contains 13235 instances, 8449 luts, 3569 seqs, 1079 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 751290
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13432/15754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 879448, over cnt = 3226(9%), over = 11731, worst = 38
PHY-1001 : End global iterations;  0.167366s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (186.7%)

PHY-1001 : Congestion index: top1 = 84.07, top5 = 69.37, top10 = 62.01, top15 = 57.29.
PHY-3001 : End congestion estimation;  0.407300s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (134.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 65577, tnet num: 15455, tinst num: 13235, tnode num: 77856, tedge num: 108406.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.119534s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (97.7%)

RUN-1004 : used memory is 587 MB, reserved memory is 599 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.796502s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(209): len = 750575, overlap = 2.375
PHY-3002 : Step(210): len = 750332, overlap = 2.375
PHY-3002 : Step(211): len = 750302, overlap = 2.375
PHY-3002 : Step(212): len = 750509, overlap = 2.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000370787
PHY-3002 : Step(213): len = 750396, overlap = 2.375
PHY-3002 : Step(214): len = 751309, overlap = 2.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000741574
PHY-3002 : Step(215): len = 751483, overlap = 2.375
PHY-3002 : Step(216): len = 751951, overlap = 2.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13471/15754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 880440, over cnt = 3214(9%), over = 11678, worst = 39
PHY-1001 : End global iterations;  0.161202s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (126.0%)

PHY-1001 : Congestion index: top1 = 84.29, top5 = 69.33, top10 = 61.86, top15 = 57.15.
PHY-3001 : End congestion estimation;  0.397459s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (114.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.659250s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00200021
PHY-3002 : Step(217): len = 751637, overlap = 65.4688
PHY-3002 : Step(218): len = 751711, overlap = 65.2188
PHY-3001 : Final: Len = 751711, Over = 65.2188
PHY-3001 : End incremental placement;  3.821452s wall, 4.187500s user + 0.359375s system = 4.546875s CPU (119.0%)

OPT-1001 : Total overflow 339.91 peak overflow 4.69
OPT-1001 : End high-fanout net optimization;  5.984980s wall, 7.046875s user + 0.531250s system = 7.578125s CPU (126.6%)

OPT-1001 : Current memory(MB): used = 660, reserve = 653, peak = 664.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13533/15754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 882112, over cnt = 3221(9%), over = 11297, worst = 39
PHY-1002 : len = 931432, over cnt = 2333(6%), over = 6751, worst = 25
PHY-1002 : len = 980080, over cnt = 1158(3%), over = 2826, worst = 20
PHY-1002 : len = 1.00564e+06, over cnt = 581(1%), over = 1275, worst = 14
PHY-1002 : len = 1.03289e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.620083s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (134.1%)

PHY-1001 : Congestion index: top1 = 72.07, top5 = 63.05, top10 = 58.50, top15 = 55.28.
OPT-1001 : End congestion update;  1.874471s wall, 2.343750s user + 0.078125s system = 2.421875s CPU (129.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.572211s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (98.3%)

OPT-0007 : Start: WNS -29204 TNS -334610 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 657, reserve = 651, peak = 664.
OPT-1001 : End physical optimization;  9.774410s wall, 11.453125s user + 0.687500s system = 12.140625s CPU (124.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8449 LUT to BLE ...
SYN-4008 : Packed 8449 LUT and 1415 SEQ to BLE.
SYN-4003 : Packing 2154 remaining SEQ's ...
SYN-4005 : Packed 1926 SEQ with LUT/SLICE
SYN-4006 : 5171 single LUT's are left
SYN-4006 : 228 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8677/9904 primitive instances ...
PHY-3001 : End packing;  0.870125s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (100.6%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6158 instances
RUN-1001 : 3009 mslices, 3009 lslices, 82 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14600 nets
RUN-1001 : 7445 nets have 2 pins
RUN-1001 : 5262 nets have [3 - 5] pins
RUN-1001 : 1063 nets have [6 - 10] pins
RUN-1001 : 378 nets have [11 - 20] pins
RUN-1001 : 446 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6156 instances, 6018 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 772886, Over = 216.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8466/14600.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 998816, over cnt = 2187(6%), over = 3340, worst = 9
PHY-1002 : len = 1.00324e+06, over cnt = 1337(3%), over = 1806, worst = 6
PHY-1002 : len = 1.01515e+06, over cnt = 584(1%), over = 761, worst = 6
PHY-1002 : len = 1.02616e+06, over cnt = 148(0%), over = 158, worst = 3
PHY-1002 : len = 1.03069e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.549931s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (137.1%)

PHY-1001 : Congestion index: top1 = 69.98, top5 = 62.22, top10 = 57.84, top15 = 54.68.
PHY-3001 : End congestion estimation;  1.872247s wall, 2.343750s user + 0.093750s system = 2.437500s CPU (130.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 64132, tnet num: 14301, tinst num: 6156, tnode num: 74149, tedge num: 110033.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.324152s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.1%)

RUN-1004 : used memory is 599 MB, reserved memory is 592 MB, peak memory is 664 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.985667s wall, 1.906250s user + 0.078125s system = 1.984375s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.22377e-05
PHY-3002 : Step(219): len = 755673, overlap = 227.25
PHY-3002 : Step(220): len = 747297, overlap = 237
PHY-3002 : Step(221): len = 742736, overlap = 239.25
PHY-3002 : Step(222): len = 739591, overlap = 250.75
PHY-3002 : Step(223): len = 736819, overlap = 245.75
PHY-3002 : Step(224): len = 733874, overlap = 246.75
PHY-3002 : Step(225): len = 731504, overlap = 241.75
PHY-3002 : Step(226): len = 729030, overlap = 241.25
PHY-3002 : Step(227): len = 726597, overlap = 246.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144475
PHY-3002 : Step(228): len = 742667, overlap = 209
PHY-3002 : Step(229): len = 752886, overlap = 192.25
PHY-3002 : Step(230): len = 756474, overlap = 191
PHY-3002 : Step(231): len = 758885, overlap = 189
PHY-3002 : Step(232): len = 760970, overlap = 188.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000282089
PHY-3002 : Step(233): len = 773847, overlap = 173.5
PHY-3002 : Step(234): len = 781323, overlap = 169.25
PHY-3002 : Step(235): len = 794203, overlap = 153.75
PHY-3002 : Step(236): len = 800574, overlap = 146.75
PHY-3002 : Step(237): len = 801028, overlap = 145
PHY-3002 : Step(238): len = 801505, overlap = 147.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000541796
PHY-3002 : Step(239): len = 812366, overlap = 135.25
PHY-3002 : Step(240): len = 818625, overlap = 132.75
PHY-3002 : Step(241): len = 826324, overlap = 127.75
PHY-3002 : Step(242): len = 837605, overlap = 124.5
PHY-3002 : Step(243): len = 838264, overlap = 124.75
PHY-3002 : Step(244): len = 837278, overlap = 124.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00108359
PHY-3002 : Step(245): len = 846672, overlap = 118.25
PHY-3002 : Step(246): len = 852889, overlap = 117.5
PHY-3002 : Step(247): len = 859160, overlap = 113.75
PHY-3002 : Step(248): len = 866227, overlap = 113
PHY-3002 : Step(249): len = 870769, overlap = 116.5
PHY-3002 : Step(250): len = 873616, overlap = 108.75
PHY-3002 : Step(251): len = 877454, overlap = 108.75
PHY-3002 : Step(252): len = 877239, overlap = 109.5
PHY-3002 : Step(253): len = 876901, overlap = 111.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00197219
PHY-3002 : Step(254): len = 882288, overlap = 105.25
PHY-3002 : Step(255): len = 886074, overlap = 102.25
PHY-3002 : Step(256): len = 891333, overlap = 101.75
PHY-3002 : Step(257): len = 896724, overlap = 101.75
PHY-3002 : Step(258): len = 900739, overlap = 99
PHY-3002 : Step(259): len = 905324, overlap = 97
PHY-3002 : Step(260): len = 906811, overlap = 97
PHY-3002 : Step(261): len = 906668, overlap = 94
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00362651
PHY-3002 : Step(262): len = 909141, overlap = 91.75
PHY-3002 : Step(263): len = 912687, overlap = 92
PHY-3002 : Step(264): len = 916968, overlap = 92
PHY-3002 : Step(265): len = 919066, overlap = 95.5
PHY-3002 : Step(266): len = 923123, overlap = 93.75
PHY-3002 : Step(267): len = 925533, overlap = 94.75
PHY-3002 : Step(268): len = 926415, overlap = 94.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.074000s wall, 0.953125s user + 2.078125s system = 3.031250s CPU (282.2%)

PHY-3001 : Trial Legalized: Len = 961619
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 154/14600.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.137e+06, over cnt = 2835(8%), over = 5141, worst = 11
PHY-1002 : len = 1.15996e+06, over cnt = 1607(4%), over = 2406, worst = 10
PHY-1002 : len = 1.18372e+06, over cnt = 323(0%), over = 498, worst = 10
PHY-1002 : len = 1.19002e+06, over cnt = 43(0%), over = 76, worst = 8
PHY-1002 : len = 1.19089e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.010495s wall, 3.343750s user + 0.187500s system = 3.531250s CPU (175.6%)

PHY-1001 : Congestion index: top1 = 66.10, top5 = 59.39, top10 = 55.79, top15 = 53.36.
PHY-3001 : End congestion estimation;  2.339772s wall, 3.656250s user + 0.203125s system = 3.859375s CPU (164.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.780034s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000317597
PHY-3002 : Step(269): len = 918865, overlap = 41.5
PHY-3002 : Step(270): len = 898806, overlap = 51.75
PHY-3002 : Step(271): len = 879793, overlap = 68.5
PHY-3002 : Step(272): len = 867046, overlap = 83.5
PHY-3002 : Step(273): len = 857866, overlap = 88.75
PHY-3002 : Step(274): len = 849959, overlap = 98.75
PHY-3002 : Step(275): len = 844643, overlap = 102.75
PHY-3002 : Step(276): len = 841250, overlap = 102.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000616589
PHY-3002 : Step(277): len = 850405, overlap = 98.25
PHY-3002 : Step(278): len = 855952, overlap = 96.25
PHY-3002 : Step(279): len = 861412, overlap = 92
PHY-3002 : Step(280): len = 866669, overlap = 90.75
PHY-3002 : Step(281): len = 868415, overlap = 90.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020380s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.3%)

PHY-3001 : Legalized: Len = 884395, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049675s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.4%)

PHY-3001 : 75 instances has been re-located, deltaX = 15, deltaY = 45, maxDist = 1.
PHY-3001 : Final: Len = 885169, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 64132, tnet num: 14301, tinst num: 6156, tnode num: 74149, tedge num: 110033.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.575446s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (99.2%)

RUN-1004 : used memory is 619 MB, reserved memory is 621 MB, peak memory is 691 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3097/14600.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06354e+06, over cnt = 2658(7%), over = 4388, worst = 7
PHY-1002 : len = 1.07919e+06, over cnt = 1698(4%), over = 2430, worst = 6
PHY-1002 : len = 1.09346e+06, over cnt = 930(2%), over = 1297, worst = 6
PHY-1002 : len = 1.10185e+06, over cnt = 546(1%), over = 775, worst = 5
PHY-1002 : len = 1.11418e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.991051s wall, 2.734375s user + 0.203125s system = 2.937500s CPU (147.5%)

PHY-1001 : Congestion index: top1 = 65.95, top5 = 59.31, top10 = 55.56, top15 = 52.97.
PHY-1001 : End incremental global routing;  2.294656s wall, 3.046875s user + 0.203125s system = 3.250000s CPU (141.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.675828s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (99.4%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6057 has valid locations, 26 needs to be replaced
PHY-3001 : design contains 6178 instances, 6040 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 890155
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13332/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12049e+06, over cnt = 107(0%), over = 130, worst = 3
PHY-1002 : len = 1.1208e+06, over cnt = 62(0%), over = 67, worst = 3
PHY-1002 : len = 1.12113e+06, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 1.12122e+06, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 1.12148e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.760425s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (106.8%)

PHY-1001 : Congestion index: top1 = 65.99, top5 = 59.44, top10 = 55.71, top15 = 53.14.
PHY-3001 : End congestion estimation;  1.063538s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (104.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 64362, tnet num: 14321, tinst num: 6178, tnode num: 74417, tedge num: 110389.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.594261s wall, 1.531250s user + 0.062500s system = 1.593750s CPU (100.0%)

RUN-1004 : used memory is 659 MB, reserved memory is 660 MB, peak memory is 699 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.273114s wall, 2.187500s user + 0.078125s system = 2.265625s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(282): len = 888838, overlap = 0
PHY-3002 : Step(283): len = 888437, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13329/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11943e+06, over cnt = 62(0%), over = 76, worst = 5
PHY-1002 : len = 1.11932e+06, over cnt = 35(0%), over = 41, worst = 5
PHY-1002 : len = 1.11959e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 1.11969e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.11985e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.799922s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 66.10, top5 = 59.45, top10 = 55.73, top15 = 53.14.
PHY-3001 : End congestion estimation;  1.109466s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.708967s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000369762
PHY-3002 : Step(284): len = 888390, overlap = 1.75
PHY-3002 : Step(285): len = 888491, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004995s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 888408, Over = 0
PHY-3001 : End spreading;  0.045891s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.1%)

PHY-3001 : Final: Len = 888408, Over = 0
PHY-3001 : End incremental placement;  5.564349s wall, 5.578125s user + 0.343750s system = 5.921875s CPU (106.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.939795s wall, 9.625000s user + 0.609375s system = 10.234375s CPU (114.5%)

OPT-1001 : Current memory(MB): used = 710, reserve = 704, peak = 713.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13328/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11868e+06, over cnt = 67(0%), over = 85, worst = 4
PHY-1002 : len = 1.11897e+06, over cnt = 37(0%), over = 46, worst = 4
PHY-1002 : len = 1.11915e+06, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 1.11924e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.11938e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.758379s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (98.9%)

PHY-1001 : Congestion index: top1 = 65.93, top5 = 59.42, top10 = 55.68, top15 = 53.11.
OPT-1001 : End congestion update;  1.057980s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (100.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.571694s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (101.1%)

OPT-0007 : Start: WNS -26985 TNS -309721 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.631518s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 710, reserve = 704, peak = 713.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.545574s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13356/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11938e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124662s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

PHY-1001 : Congestion index: top1 = 65.93, top5 = 59.42, top10 = 55.68, top15 = 53.11.
PHY-1001 : End incremental global routing;  0.417975s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (97.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.701546s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13356/14620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11938e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133116s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.9%)

PHY-1001 : Congestion index: top1 = 65.93, top5 = 59.42, top10 = 55.68, top15 = 53.11.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.586495s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (101.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26985 TNS -309721 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 65.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26985ps with too many logic level 62 
RUN-1001 :       #2 path slack -26985ps with too many logic level 62 
RUN-1001 :       #3 path slack -26970ps with too many logic level 62 
RUN-1001 :       #4 path slack -26970ps with too many logic level 62 
RUN-1001 :       #5 path slack -26935ps with too many logic level 62 
RUN-1001 :       #6 path slack -26935ps with too many logic level 62 
RUN-1001 :       #7 path slack -26920ps with too many logic level 62 
RUN-1001 :       #8 path slack -26920ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14620 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14620 nets
OPT-1001 : End physical optimization;  15.165405s wall, 15.734375s user + 0.718750s system = 16.453125s CPU (108.5%)

RUN-1003 : finish command "place" in  46.960176s wall, 75.171875s user + 13.109375s system = 88.281250s CPU (188.0%)

RUN-1004 : used memory is 615 MB, reserved memory is 618 MB, peak memory is 713 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.780611s wall, 2.937500s user + 0.156250s system = 3.093750s CPU (173.7%)

RUN-1004 : used memory is 616 MB, reserved memory is 619 MB, peak memory is 713 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6180 instances
RUN-1001 : 3017 mslices, 3023 lslices, 82 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14620 nets
RUN-1001 : 7442 nets have 2 pins
RUN-1001 : 5254 nets have [3 - 5] pins
RUN-1001 : 1076 nets have [6 - 10] pins
RUN-1001 : 391 nets have [11 - 20] pins
RUN-1001 : 452 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 64362, tnet num: 14321, tinst num: 6178, tnode num: 74417, tedge num: 110389.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.333271s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (100.8%)

RUN-1004 : used memory is 612 MB, reserved memory is 609 MB, peak memory is 713 MB
PHY-1001 : 3017 mslices, 3023 lslices, 82 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04544e+06, over cnt = 2873(8%), over = 5175, worst = 12
PHY-1002 : len = 1.0651e+06, over cnt = 1848(5%), over = 2915, worst = 11
PHY-1002 : len = 1.08658e+06, over cnt = 749(2%), over = 1135, worst = 9
PHY-1002 : len = 1.104e+06, over cnt = 52(0%), over = 90, worst = 8
PHY-1002 : len = 1.10453e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.931010s wall, 2.718750s user + 0.187500s system = 2.906250s CPU (150.5%)

PHY-1001 : Congestion index: top1 = 65.95, top5 = 59.15, top10 = 55.49, top15 = 52.94.
PHY-1001 : End global routing;  2.217134s wall, 2.953125s user + 0.250000s system = 3.203125s CPU (144.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 691, reserve = 692, peak = 713.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 959, reserve = 960, peak = 959.
PHY-1001 : End build detailed router design. 3.773539s wall, 3.593750s user + 0.187500s system = 3.781250s CPU (100.2%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 143904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.911538s wall, 4.718750s user + 0.187500s system = 4.906250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 994, reserve = 995, peak = 994.
PHY-1001 : End phase 1; 4.918395s wall, 4.734375s user + 0.187500s system = 4.921875s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7621 net; 16.039570s wall, 15.640625s user + 0.390625s system = 16.031250s CPU (99.9%)

PHY-1022 : len = 2.0491e+06, over cnt = 432(0%), over = 432, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1007, reserve = 1008, peak = 1007.
PHY-1001 : End initial routed; 50.685452s wall, 68.671875s user + 1.515625s system = 70.187500s CPU (138.5%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2939/13410(21%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -44.061  |  -2696.850  |  813  
RUN-1001 :   Hold   |   0.110   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.564683s wall, 2.437500s user + 0.109375s system = 2.546875s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 1016, reserve = 1017, peak = 1016.
PHY-1001 : End phase 2; 53.250217s wall, 71.109375s user + 1.625000s system = 72.734375s CPU (136.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1341 nets with SWNS -42.940ns STNS -2093.072ns FEP 797.
PHY-1001 : End OPT Iter 1; 0.695511s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (570.6%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 828 nets with SWNS -40.565ns STNS -1822.553ns FEP 754.
PHY-1001 : End OPT Iter 2; 1.159612s wall, 3.593750s user + 0.109375s system = 3.703125s CPU (319.3%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 442 nets with SWNS -38.817ns STNS -1182.518ns FEP 587.
PHY-1001 : End OPT Iter 3; 1.524307s wall, 3.234375s user + 0.093750s system = 3.328125s CPU (218.3%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 437 nets with SWNS -38.756ns STNS -457.505ns FEP 70.
PHY-1001 : End OPT Iter 4; 4.784264s wall, 4.828125s user + 0.046875s system = 4.875000s CPU (101.9%)

PHY-1001 : ===== OPT Iter 5 =====
PHY-1001 : Processed 53 pins with SWNS -38.604ns STNS -455.833ns FEP 70.
PHY-1001 : End OPT Iter 5; 0.325851s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.7%)

PHY-1022 : len = 2.10604e+06, over cnt = 4340(0%), over = 4370, worst = 2, crit = 0
PHY-1001 : End optimize timing; 8.705441s wall, 16.093750s user + 0.328125s system = 16.421875s CPU (188.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.04958e+06, over cnt = 292(0%), over = 294, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 7.744815s wall, 7.953125s user + 0.156250s system = 8.109375s CPU (104.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05034e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.297075s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (101.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.05064e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.668021s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.05093e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 1.721540s wall, 1.656250s user + 0.125000s system = 1.781250s CPU (103.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.0509e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.709682s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (99.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.05096e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 1.407912s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (99.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.0509e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.803735s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (99.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.0509e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.158095s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.05087e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.194007s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.05086e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.177645s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.8%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.05084e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.204897s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (99.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.05085e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.271356s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.05086e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.158275s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (108.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.05085e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.200724s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.2%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 830/13410(6%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.021  |  -498.734  |  147  
RUN-1001 :   Hold   |   0.110   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.605522s wall, 2.531250s user + 0.078125s system = 2.609375s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1107 feed throughs used by 787 nets
PHY-1001 : End commit to database; 1.903433s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 1103, reserve = 1108, peak = 1103.
PHY-1001 : End phase 3; 29.222326s wall, 36.484375s user + 0.875000s system = 37.359375s CPU (127.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 63 pins with SWNS -38.383ns STNS -491.576ns FEP 147.
PHY-1001 : End OPT Iter 1; 0.443129s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (102.3%)

PHY-1022 : len = 2.05096e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.630274s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (101.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.383ns, -491.576ns, 147}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05063e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.192513s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05061e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.151108s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (103.4%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 830/13410(6%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.965  |  -497.978  |  147  
RUN-1001 :   Hold   |   0.110   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.539429s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 1111 feed throughs used by 792 nets
PHY-1001 : End commit to database; 1.972632s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 1112, reserve = 1117, peak = 1112.
PHY-1001 : End phase 4; 5.537837s wall, 5.375000s user + 0.156250s system = 5.531250s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 2.05061e+06
PHY-1001 : Current memory(MB): used = 1113, reserve = 1118, peak = 1113.
PHY-1001 : End export database. 0.056711s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.7%)

PHY-1001 : End detail routing;  97.139830s wall, 121.703125s user + 3.046875s system = 124.750000s CPU (128.4%)

RUN-1003 : finish command "route" in  101.524283s wall, 126.750000s user + 3.375000s system = 130.125000s CPU (128.2%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1114 MB, peak memory is 1113 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        82
  #input                   19
  #output                  60
  #inout                    3

Utilization Statistics
#lut                    11493   out of  19600   58.64%
#reg                     3776   out of  19600   19.27%
#le                     11721
  #lut only              7945   out of  11721   67.78%
  #reg only               228   out of  11721    1.95%
  #lut&reg               3548   out of  11721   30.27%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       82   out of    186   44.09%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      13   out of     16   81.25%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                        Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                            2298
#2        differentiator/filter/CLK                  GCLK               lslice             differentiator/filter_clk_r_reg_syn_10.q0                     299
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                                78
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                            67
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             i2c/DUT_I2C_INTERNAL_RX_TX/count_send_data_b1[0]_syn_11.q0    19
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                            15
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                     8
#8        ethernet/u1/gmii_rx_clk_in                 GCLK               mslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1                           8
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               lslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_357.q0        4
#10       i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_77.f1                                3
#11       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                           1
#12       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                               1
#13       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                            0
#14       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                            0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  afull_flag1      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
  afull_flag2      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        E16        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11721  |10495   |998     |3782    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |6      |6       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |87     |76      |10      |56      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |13     |13      |0       |2       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |105    |90      |15      |64      |0       |0       |
|    KeyToCol                            |KeyToCol                        |83     |68      |15      |44      |0       |0       |
|  Buzzer                                |Buzzer                          |640    |580     |44      |313     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |73     |70      |0       |58      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |64     |56      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |63     |55      |8       |31      |0       |0       |
|    BDMA_BGM                            |BDMA                            |35     |35      |0       |33      |0       |0       |
|    BDMA_Sound                          |BDMA                            |34     |34      |0       |33      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |64     |56      |8       |29      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |58     |45      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |8      |8       |0       |3       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |5      |5       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |110    |104     |6       |23      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |108    |102     |6       |21      |0       |0       |
|  Interface_9341                        |Interface_9341                  |5      |5       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |140    |134     |6       |42      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |118    |110     |8       |13      |0       |0       |
|  Printer                               |Printer                         |331    |297     |26      |131     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |59      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |50     |50      |0       |27      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |94     |94      |0       |34      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |46     |46      |0       |15      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |2      |2       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |20     |16      |4       |8       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |145    |139     |0       |96      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |23     |23      |0       |12      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |17     |16      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |21     |20      |0       |21      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |16     |12      |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |8      |8       |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |6      |6       |0       |1       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |3      |3       |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |1      |1       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |31     |31      |0       |14      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |29     |29      |0       |12      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |2      |2       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |2      |2       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |4      |4       |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |2      |2       |0       |1       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |17     |17      |0       |4       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |15     |15      |0       |3       |0       |0       |
|  SNR_reader                            |SNR_reader                      |95     |73      |22      |11      |0       |0       |
|  Timer                                 |Timer                           |45     |26      |10      |26      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |181    |169     |12      |107     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |88     |88      |0       |26      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |7      |7       |0       |3       |0       |0       |
|  differentiator                        |differentiator                  |1269   |610     |487     |464     |0       |26      |
|    filter                              |filter                          |1105   |537     |415     |442     |0       |24      |
|  ethernet                              |ethernet                        |302    |268     |34      |79      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |289    |255     |34      |69      |0       |0       |
|    counter_fifo                        |counter_fifo                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |11     |11      |0       |8       |0       |0       |
|  i2c                                   |i2c                             |418    |326     |92      |93      |0       |0       |
|    DUT_APB                             |apb                             |12     |12      |0       |9       |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |66     |66      |0       |15      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |340    |248     |92      |69      |0       |0       |
|  pwm_dac                               |pwm                             |481    |349     |132     |44      |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6060   |6000    |59      |1584    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |998    |951     |37      |540     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |130    |129     |0       |128     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |14     |14      |0       |6       |0       |0       |
|    u_spictrl                           |spi_master_controller           |603    |566     |37      |180     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |128    |123     |5       |28      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |68     |54      |14      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |381    |363     |18      |116     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |251    |242     |0       |226     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7363  
    #2          2       3142  
    #3          3       1395  
    #4          4       714   
    #5        5-10      1154  
    #6        11-50     736   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.28            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.156289s wall, 3.500000s user + 0.140625s system = 3.640625s CPU (168.8%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1114 MB, peak memory is 1150 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 52, tpin num: 64362, tnet num: 14321, tinst num: 6178, tnode num: 74417, tedge num: 110389.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.290726s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.5%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1110 MB, peak memory is 1150 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 14 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.010120s wall, 0.906250s user + 0.093750s system = 1.000000s CPU (99.0%)

RUN-1004 : used memory is 1106 MB, reserved memory is 1110 MB, peak memory is 1150 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6178
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14620, pip num: 163421
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1111
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3189 valid insts, and 444159 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  12.209040s wall, 162.343750s user + 2.968750s system = 165.312500s CPU (1354.0%)

RUN-1004 : used memory is 1133 MB, reserved memory is 1144 MB, peak memory is 1319 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220703_212335.log"
