From 4690398fb24c8b88e3253447df9e900b745b415e Mon Sep 17 00:00:00 2001
From: lucz <chongzhi.lcz@alibaba-inc.com>
Date: Tue, 19 Nov 2024 08:53:31 +0800
Subject: [PATCH] add xuantie fpga dts

---
 arch/riscv/dts/fpga-xuantie-riscv32.dts | 363 ++++++++++++++++++++++++
 arch/riscv/dts/fpga-xuantie-riscv64.dts | 363 ++++++++++++++++++++++++
 2 files changed, 726 insertions(+)
 create mode 100755 arch/riscv/dts/fpga-xuantie-riscv32.dts
 create mode 100755 arch/riscv/dts/fpga-xuantie-riscv64.dts

diff --git a/arch/riscv/dts/fpga-xuantie-riscv32.dts b/arch/riscv/dts/fpga-xuantie-riscv32.dts
new file mode 100755
index 0000000000..ff9c714614
--- /dev/null
+++ b/arch/riscv/dts/fpga-xuantie-riscv32.dts
@@ -0,0 +1,363 @@
+/dts-v1/;
+/ {
+	model = "Xuantie RISCV64";
+	compatible = "xuantie,riscv64";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	memory@60000000 {
+		device_type = "memory";
+		reg = <0x0 0x60000000 0x1 0x00000000>;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		timebase-frequency = <25000000>;
+		cpu@0 {
+			device_type = "cpu";
+			reg = <0>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu0_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@1 {
+			device_type = "cpu";
+			reg = <1>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu1_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@2 {
+			device_type = "cpu";
+			reg = <2>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu2_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@3 {
+			device_type = "cpu";
+			reg = <3>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu3_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@4 {
+			device_type = "cpu";
+			reg = <4>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu4_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@5 {
+			device_type = "cpu";
+			reg = <5>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu5_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@6 {
+			device_type = "cpu";
+			reg = <6>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu6_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@7 {
+			device_type = "cpu";
+			reg = <7>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv32i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu7_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+	};
+
+	pmu {
+		compatible = "riscv,pmu";
+		riscv,event-to-mhpmevent =
+			/* event-id event-selector */
+			/* event: PMU_HW_CACHE_REFERENCES */
+			/* ll_cache_read_access */
+			<0x00003 0x00000000 0x00000010>,
+			/* event: PMU_HW_CACHE_MISSES */
+			/* ll_cache_read_miss */
+			<0x00004 0x00000000 0x00000011>,
+			/* event: PMU_HW_BRANCH_INSTRUCTIONS */
+			/* inst_branch */
+			<0x00005 0x00000000 0x00000007>,
+			/* event: PMU_HW_BRANCH_MISSES */
+			/* inst_branch_mispredict */
+			<0x00006 0x00000000 0x00000006>,
+			/* event: PMU_HW_STALLED_CYCLES_FRONTEND */
+			/* ifu_stalled_cycle */
+			<0x00008 0x00000000 0x00000027>,
+			/* event: PMU_HW_STALLED_CYCLES_BACKEND */
+			/* idu_stalled_cycle */
+			<0x00009 0x00000000 0x00000028>,
+			/* event: L1D_READ_ACCESS */
+			/* l1_dcache_read_access */
+			<0x10000 0x00000000 0x0000000c>,
+			/* event: L1D_READ_MISS */
+			/* l1_dcache_read_miss */
+			<0x10001 0x00000000 0x0000000d>,
+			/* event: L1D_WRITE_ACCESS */
+			/* l1_dcache_write_access */
+			<0x10002 0x00000000 0x0000000e>,
+			/* event: L1D_WRITE_MISS */
+			/* l1_dcache_write_miss */
+			<0x10003 0x00000000 0x0000000f>,
+			/* event: L1I_READ_ACCESS */
+			/* l1_icache_access */
+			<0x10008 0x00000000 0x00000001>,
+			/* event: L1I_READ_MISS */
+			/* l1_icache_miss */
+			<0x10009 0x00000000 0x00000002>,
+			/* event: LL_READ_ACCESS */
+			/* ll_cache_read_access */
+			<0x10010 0x00000000 0x00000010>,
+			/* event: LL_READ_MISS */
+			/* ll_cache_read_miss */
+			<0x10011 0x00000000 0x00000011>,
+			/* event: LL_WRITE_ACCESS */
+			/* ll_cache_write_access */
+			<0x10012 0x00000000 0x00000012>,
+			/* event: LL_WRITE_MISS */
+			/* ll_cache_write_miss */
+			<0x10013 0x00000000 0x00000013>,
+			/* event: DTLB_READ_MISS */
+			/* dtlb_miss */
+			<0x10019 0x00000000 0x00000004>,
+			/* event: ITLB_READ_MISS */
+			/* itlb_miss */
+			<0x10021 0x00000000 0x00000003>,
+			/* event: BPU_READ_ACCESS */
+			/* branch_direction_prediction */
+			<0x10030 0x00000000 0x0000001c>,
+			/* event: BPU_READ_MISS */
+			/* branch_direction_misprediction */
+			<0x10031 0x00000000 0x0000001b>;
+		riscv,event-to-mhpmcounters =
+			/* event-start event-end a bitmap of all the MHPMCOUNTERx */
+			<0x00003 0x00003 0xfffffff8>,
+			<0x00004 0x00004 0xfffffff8>,
+			<0x00005 0x00005 0xfffffff8>,
+			<0x00006 0x00006 0xfffffff8>,
+			<0x00007 0x00007 0xfffffff8>,
+			<0x00008 0x00008 0xfffffff8>,
+			<0x00009 0x00009 0xfffffff8>,
+			<0x0000a 0x0000a 0xfffffff8>,
+			<0x10000 0x10000 0xfffffff8>,
+			<0x10001 0x10001 0xfffffff8>,
+			<0x10002 0x10002 0xfffffff8>,
+			<0x10003 0x10003 0xfffffff8>,
+			<0x10008 0x10008 0xfffffff8>,
+			<0x10009 0x10009 0xfffffff8>,
+			<0x10010 0x10010 0xfffffff8>,
+			<0x10011 0x10011 0xfffffff8>,
+			<0x10012 0x10012 0xfffffff8>,
+			<0x10013 0x10013 0xfffffff8>,
+			<0x10019 0x10019 0xfffffff8>,
+			<0x10021 0x10021 0xfffffff8>,
+			<0x10030 0x10030 0xfffffff8>,
+			<0x10031 0x10031 0xfffffff8>;
+		riscv,raw-event-to-mhpmcounters =
+			<0x00000000 0x00000001 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000002 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000003 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000004 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000005 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000006 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000007 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000008 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000009 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000a 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000b 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000c 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000d 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000e 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000f 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000010 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000011 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000012 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000013 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000014 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000015 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000016 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000017 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000018 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000019 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001a 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001b 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001c 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001d 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001e 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001f 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000020 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000021 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000022 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000023 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000024 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000025 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000026 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000027 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000028 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000029 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000002a 0xffffffff 0xffffffff 0xfffffff8>;
+	};
+
+	soc {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		compatible = "simple-bus";
+		dma-noncoherent;
+		ranges;
+
+		clint0: clint@c000000 {
+			compatible = "thead,c900-clint";
+			interrupts-extended = <
+				&cpu0_intc  3 &cpu0_intc  7
+				&cpu1_intc  3 &cpu1_intc  7
+				&cpu2_intc  3 &cpu2_intc  7
+				&cpu3_intc  3 &cpu3_intc  7
+				&cpu4_intc  3 &cpu4_intc  7
+				&cpu5_intc  3 &cpu5_intc  7
+				&cpu6_intc  3 &cpu6_intc  7
+				&cpu7_intc  3 &cpu7_intc  7
+				>;
+			reg = <0x0 0x0c000000 0x0 0x04000000>;
+			clint,has-no-64bit-mmio;
+		};
+
+		intc: interrupt-controller@8000000 {
+			#address-cells = <0>;
+			#interrupt-cells = <2>;
+			compatible = "thead,c900-plic";
+			interrupt-controller;
+			interrupts-extended = <
+				&cpu0_intc  0xffffffff &cpu0_intc  9
+				&cpu1_intc  0xffffffff &cpu1_intc  9
+				&cpu2_intc  0xffffffff &cpu2_intc  9
+				&cpu3_intc  0xffffffff &cpu3_intc  9
+				&cpu4_intc  0xffffffff &cpu4_intc  9
+				&cpu5_intc  0xffffffff &cpu5_intc  9
+				&cpu6_intc  0xffffffff &cpu6_intc  9
+				&cpu7_intc  0xffffffff &cpu7_intc  9
+				>;
+			reg = <0x0 0x08000000 0x0 0x04000000>;
+			reg-names = "control";
+			riscv,max-priority = <7>;
+			riscv,ndev = <80>;
+		};
+
+		dummy_apb: apb-clock {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <30000000>;
+			clock-output-names = "dummy_apb";
+		};
+
+		serial@1900d000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x1900d000 0x0 0x400>;
+			interrupt-parent = <&intc>;
+			interrupts = <20 4>;
+			clock-frequency = <36000000>;
+			clock-names = "baudclk";
+			reg-shift = <2>;
+			reg-io-width = <4>;
+		};
+
+		stmmac_axi_setup: stmmac-axi-config{
+			snps,wr_osr_lmt = <3>;
+			snps,rd_osr_lmt = <3>;
+			snps,blen = <16 8 4 0 0 0 0> ;
+		};
+		gmac: ethernet@18010000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x18010000 0x0 0x2000>;
+			interrupt-parent = <&intc>;
+			interrupts = <21 4>;
+			interrupt-names = "macirq";
+			clocks = <&dummy_apb>;
+			clock-names = "stmmaceth";
+			snps,pbl = <32>;
+			snps,fixed-burst;
+			snps,axi-config = <&stmmac_axi_setup>;
+			max-speed = <100>;
+			phy-mode = "mii";
+			phy-handle = <&phy_88E1111>;
+			mdio0 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "snps,dwmac-mdio";
+
+				phy_88E1111: ethernet-phy@0 {
+					reg = <0x0 0x0>;
+				};
+			};
+		};
+	};
+
+	chosen {
+		bootargs = "console=ttyS0,115200 norandmaps";
+		linux,initrd-start = <0x0 0x64000000>;
+		linux,initrd-end = <0x0 0x0>;
+		stdout-path = "/soc/serial@1900D000:115200";
+	};
+};
diff --git a/arch/riscv/dts/fpga-xuantie-riscv64.dts b/arch/riscv/dts/fpga-xuantie-riscv64.dts
new file mode 100755
index 0000000000..6ed7ff9664
--- /dev/null
+++ b/arch/riscv/dts/fpga-xuantie-riscv64.dts
@@ -0,0 +1,363 @@
+/dts-v1/;
+/ {
+	model = "Xuantie RISCV64";
+	compatible = "xuantie,riscv64";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	memory@60000000 {
+		device_type = "memory";
+		reg = <0x0 0x60000000 0x1 0x00000000>;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		timebase-frequency = <25000000>;
+		cpu@0 {
+			device_type = "cpu";
+			reg = <0>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu0_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@1 {
+			device_type = "cpu";
+			reg = <1>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu1_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@2 {
+			device_type = "cpu";
+			reg = <2>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu2_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@3 {
+			device_type = "cpu";
+			reg = <3>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu3_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@4 {
+			device_type = "cpu";
+			reg = <4>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu4_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@5 {
+			device_type = "cpu";
+			reg = <5>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu5_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@6 {
+			device_type = "cpu";
+			reg = <6>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu6_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		cpu@7 {
+			device_type = "cpu";
+			reg = <7>;
+			status = "okay";
+			compatible = "riscv";
+			riscv,isa = "rv64i";
+			mmu-type = "riscv,sv39";
+			riscv,cbom-block-size = <64>;
+			cpu7_intc: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+	};
+
+	pmu {
+		compatible = "riscv,pmu";
+		riscv,event-to-mhpmevent =
+			/* event-id event-selector */
+			/* event: PMU_HW_CACHE_REFERENCES */
+			/* ll_cache_read_access */
+			<0x00003 0x00000000 0x00000010>,
+			/* event: PMU_HW_CACHE_MISSES */
+			/* ll_cache_read_miss */
+			<0x00004 0x00000000 0x00000011>,
+			/* event: PMU_HW_BRANCH_INSTRUCTIONS */
+			/* inst_branch */
+			<0x00005 0x00000000 0x00000007>,
+			/* event: PMU_HW_BRANCH_MISSES */
+			/* inst_branch_mispredict */
+			<0x00006 0x00000000 0x00000006>,
+			/* event: PMU_HW_STALLED_CYCLES_FRONTEND */
+			/* ifu_stalled_cycle */
+			<0x00008 0x00000000 0x00000027>,
+			/* event: PMU_HW_STALLED_CYCLES_BACKEND */
+			/* idu_stalled_cycle */
+			<0x00009 0x00000000 0x00000028>,
+			/* event: L1D_READ_ACCESS */
+			/* l1_dcache_read_access */
+			<0x10000 0x00000000 0x0000000c>,
+			/* event: L1D_READ_MISS */
+			/* l1_dcache_read_miss */
+			<0x10001 0x00000000 0x0000000d>,
+			/* event: L1D_WRITE_ACCESS */
+			/* l1_dcache_write_access */
+			<0x10002 0x00000000 0x0000000e>,
+			/* event: L1D_WRITE_MISS */
+			/* l1_dcache_write_miss */
+			<0x10003 0x00000000 0x0000000f>,
+			/* event: L1I_READ_ACCESS */
+			/* l1_icache_access */
+			<0x10008 0x00000000 0x00000001>,
+			/* event: L1I_READ_MISS */
+			/* l1_icache_miss */
+			<0x10009 0x00000000 0x00000002>,
+			/* event: LL_READ_ACCESS */
+			/* ll_cache_read_access */
+			<0x10010 0x00000000 0x00000010>,
+			/* event: LL_READ_MISS */
+			/* ll_cache_read_miss */
+			<0x10011 0x00000000 0x00000011>,
+			/* event: LL_WRITE_ACCESS */
+			/* ll_cache_write_access */
+			<0x10012 0x00000000 0x00000012>,
+			/* event: LL_WRITE_MISS */
+			/* ll_cache_write_miss */
+			<0x10013 0x00000000 0x00000013>,
+			/* event: DTLB_READ_MISS */
+			/* dtlb_miss */
+			<0x10019 0x00000000 0x00000004>,
+			/* event: ITLB_READ_MISS */
+			/* itlb_miss */
+			<0x10021 0x00000000 0x00000003>,
+			/* event: BPU_READ_ACCESS */
+			/* branch_direction_prediction */
+			<0x10030 0x00000000 0x0000001c>,
+			/* event: BPU_READ_MISS */
+			/* branch_direction_misprediction */
+			<0x10031 0x00000000 0x0000001b>;
+		riscv,event-to-mhpmcounters =
+			/* event-start event-end a bitmap of all the MHPMCOUNTERx */
+			<0x00003 0x00003 0xfffffff8>,
+			<0x00004 0x00004 0xfffffff8>,
+			<0x00005 0x00005 0xfffffff8>,
+			<0x00006 0x00006 0xfffffff8>,
+			<0x00007 0x00007 0xfffffff8>,
+			<0x00008 0x00008 0xfffffff8>,
+			<0x00009 0x00009 0xfffffff8>,
+			<0x0000a 0x0000a 0xfffffff8>,
+			<0x10000 0x10000 0xfffffff8>,
+			<0x10001 0x10001 0xfffffff8>,
+			<0x10002 0x10002 0xfffffff8>,
+			<0x10003 0x10003 0xfffffff8>,
+			<0x10008 0x10008 0xfffffff8>,
+			<0x10009 0x10009 0xfffffff8>,
+			<0x10010 0x10010 0xfffffff8>,
+			<0x10011 0x10011 0xfffffff8>,
+			<0x10012 0x10012 0xfffffff8>,
+			<0x10013 0x10013 0xfffffff8>,
+			<0x10019 0x10019 0xfffffff8>,
+			<0x10021 0x10021 0xfffffff8>,
+			<0x10030 0x10030 0xfffffff8>,
+			<0x10031 0x10031 0xfffffff8>;
+		riscv,raw-event-to-mhpmcounters =
+			<0x00000000 0x00000001 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000002 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000003 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000004 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000005 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000006 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000007 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000008 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000009 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000a 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000b 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000c 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000d 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000e 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000000f 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000010 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000011 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000012 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000013 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000014 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000015 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000016 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000017 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000018 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000019 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001a 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001b 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001c 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001d 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001e 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000001f 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000020 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000021 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000022 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000023 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000024 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000025 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000026 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000027 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000028 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x00000029 0xffffffff 0xffffffff 0xfffffff8>,
+			<0x00000000 0x0000002a 0xffffffff 0xffffffff 0xfffffff8>;
+	};
+
+	soc {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		compatible = "simple-bus";
+		dma-noncoherent;
+		ranges;
+
+		clint0: clint@c000000 {
+			compatible = "thead,c900-clint";
+			interrupts-extended = <
+				&cpu0_intc  3 &cpu0_intc  7
+				&cpu1_intc  3 &cpu1_intc  7
+				&cpu2_intc  3 &cpu2_intc  7
+				&cpu3_intc  3 &cpu3_intc  7
+				&cpu4_intc  3 &cpu4_intc  7
+				&cpu5_intc  3 &cpu5_intc  7
+				&cpu6_intc  3 &cpu6_intc  7
+				&cpu7_intc  3 &cpu7_intc  7
+				>;
+			reg = <0x0 0x0c000000 0x0 0x04000000>;
+			clint,has-no-64bit-mmio;
+		};
+
+		intc: interrupt-controller@8000000 {
+			#address-cells = <0>;
+			#interrupt-cells = <2>;
+			compatible = "thead,c900-plic";
+			interrupt-controller;
+			interrupts-extended = <
+				&cpu0_intc  0xffffffff &cpu0_intc  9
+				&cpu1_intc  0xffffffff &cpu1_intc  9
+				&cpu2_intc  0xffffffff &cpu2_intc  9
+				&cpu3_intc  0xffffffff &cpu3_intc  9
+				&cpu4_intc  0xffffffff &cpu4_intc  9
+				&cpu5_intc  0xffffffff &cpu5_intc  9
+				&cpu6_intc  0xffffffff &cpu6_intc  9
+				&cpu7_intc  0xffffffff &cpu7_intc  9
+				>;
+			reg = <0x0 0x08000000 0x0 0x04000000>;
+			reg-names = "control";
+			riscv,max-priority = <7>;
+			riscv,ndev = <80>;
+		};
+
+		dummy_apb: apb-clock {
+			#clock-cells = <0>;
+			compatible = "fixed-clock";
+			clock-frequency = <30000000>;
+			clock-output-names = "dummy_apb";
+		};
+
+		serial@1900d000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x1900d000 0x0 0x400>;
+			interrupt-parent = <&intc>;
+			interrupts = <20 4>;
+			clock-frequency = <36000000>;
+			clock-names = "baudclk";
+			reg-shift = <2>;
+			reg-io-width = <4>;
+		};
+
+		stmmac_axi_setup: stmmac-axi-config{
+			snps,wr_osr_lmt = <3>;
+			snps,rd_osr_lmt = <3>;
+			snps,blen = <16 8 4 0 0 0 0> ;
+		};
+		gmac: ethernet@18010000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x18010000 0x0 0x2000>;
+			interrupt-parent = <&intc>;
+			interrupts = <21 4>;
+			interrupt-names = "macirq";
+			clocks = <&dummy_apb>;
+			clock-names = "stmmaceth";
+			snps,pbl = <32>;
+			snps,fixed-burst;
+			snps,axi-config = <&stmmac_axi_setup>;
+			max-speed = <100>;
+			phy-mode = "mii";
+			phy-handle = <&phy_88E1111>;
+			mdio0 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "snps,dwmac-mdio";
+
+				phy_88E1111: ethernet-phy@0 {
+					reg = <0x0 0x0>;
+				};
+			};
+		};
+	};
+
+	chosen {
+		bootargs = "console=ttyS0,115200 norandmaps";
+		linux,initrd-start = <0x0 0x64000000>;
+		linux,initrd-end = <0x0 0x0>;
+		stdout-path = "/soc/serial@1900D000:115200";
+	};
+};
-- 
2.17.1

