#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 24 06:36:18 2024
# Process ID: 10016
# Current directory: C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9660 C:\Users\User\Desktop\1070Anujeet verma\SR_FlipFlop\SR_FlipFlop.xpr
# Log file: C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/vivado.log
# Journal file: C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop\vivado.jou
#-----------------------------------------------------------start_gui

open_project {C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.xpr}
INFO: [Project 1-313] Project file moved from 'C:/1127_Ritaban_COA/SR_FlipFlop' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'SR_FlipFlop.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 864.152 ; gain = 190.699
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_ff_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sr_ff_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.srcs/sources_1/new/sr_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.srcs/sources_1/new/sr_ff.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.srcs/sim_1/new/sr_ff_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.sim/sim_1/behav/xsim'
"xelab -wto 69c131a670304aec8ea6d4758adfbc46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_ff_testbench_behav xil_defaultlib.sr_ff_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 69c131a670304aec8ea6d4758adfbc46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_ff_testbench_behav xil_defaultlib.sr_ff_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_ff
Compiling module xil_defaultlib.sr_ff_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_ff_testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/1070Anujeet -notrace
couldn't read file "C:/Users/User/Desktop/1070Anujeet": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 24 06:37:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_ff_testbench_behav -key {Behavioral:sim_1:Functional:sr_ff_testbench} -tclbatch {sr_ff_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sr_ff_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 65 ns : File "C:/Users/User/Desktop/1070Anujeet verma/SR_FlipFlop/SR_FlipFlop.srcs/sim_1/new/sr_ff_testbench.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_ff_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 906.402 ; gain = 20.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 06:37:37 2024...
