Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue May  3 10:40:47 2022
| Host              : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3671)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3671)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/b_start_cdc/syncstages_ff_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/send_terminator_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tvalid_int_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/TDC_Calib/TDC/StartStopGenerator_0/U0/GenInternalClock.Inst_RingOscillator/Inst_X7S_CARRY4_Delay/GenDelay.Gen_CARRY4_TDL[2].CARRY4_TDL_CARRY8/CO[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/TDC_Calib/TDC/StartStopGenerator_0/U0/Inst_OscDivider/DividedOsc_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.441     -196.536                    224                75563       -0.228       -1.048                      5                75494        0.332        0.000                       0                 43600  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
aclk                             {0.000 5.000}        10.000          100.000         
clk                              {0.000 2.500}        5.000           200.000         
sysclk_125_clk_p                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 1.000}        2.000           500.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                                  -1.441     -196.536                    224                 3564        0.045        0.000                      0                 3564        4.146        0.000                       0                  1945  
clk                                    1.280        0.000                      0                  207        0.037        0.000                      0                  207        1.646        0.000                       0                   113  
sysclk_125_clk_p                                                                                                                                                                   1.600        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        2.748        0.000                      0                48296        0.030        0.000                      0                48296        3.400        0.000                       0                 19597  
  clk_out2_design_1_clk_wiz_0_0        0.053        0.000                      0                22509        0.029        0.000                      0                22509        0.332        0.000                       0                 21941  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    6.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                            aclk                                 2.147        0.000                      0                   69        0.075        0.000                      0                   57  
clk_out1_design_1_clk_wiz_0_0  aclk                                -0.374       -4.125                     32                  676       -0.228       -1.048                      5                  676  
clk_out1_design_1_clk_wiz_0_0  clk                                  1.409        0.000                      0                   92        0.058        0.000                      0                   92  
aclk                           clk_out1_design_1_clk_wiz_0_0        2.449        0.000                      0                  509        1.839        0.000                      0                  509  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.237        0.000                      0                   12                                                                        
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        2.327        0.000                      0                   45                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk                            aclk                                 4.122        0.000                      0                    2        0.105        0.000                      0                    2  
**async_default**              clk_out1_design_1_clk_wiz_0_0  aclk                                 8.585        0.000                      0                    2        0.216        0.000                      0                    2  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk                                  3.439        0.000                      0                    3        0.216        0.000                      0                    3  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        4.767        0.000                      0                  684        0.151        0.000                      0                  684  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :          224  Failing Endpoints,  Worst Slack       -1.441ns,  Total Violation     -196.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.155ns  (logic 3.190ns (28.597%)  route 7.965ns (71.403%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 12.158 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.763ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     7.903 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     8.096 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=99, routed)          0.828     8.924    <hidden>
    SLICE_X79Y78         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     9.042 f  <hidden>
                         net (fo=1, routed)           0.933     9.975    <hidden>
    SLICE_X79Y78         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.132    10.107 f  <hidden>
                         net (fo=3, routed)           0.658    10.765    <hidden>
    SLICE_X81Y78         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071    10.836 f  <hidden>
                         net (fo=2, routed)           0.620    11.456    <hidden>
    SLICE_X80Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069    11.525 f  <hidden>
                         net (fo=7, routed)           0.509    12.034    <hidden>
    SLICE_X80Y84         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070    12.104 r  <hidden>
                         net (fo=4, routed)           0.903    13.007    <hidden>
    SLICE_X81Y108        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.094    13.101 f  <hidden>
                         net (fo=1, routed)           0.484    13.585    <hidden>
    SLICE_X81Y107        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    13.628 r  <hidden>
                         net (fo=1, routed)           0.027    13.655    <hidden>
    SLICE_X81Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.158    12.158    <hidden>
    SLICE_X81Y107        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.226    
                         clock uncertainty           -0.071    12.155    
    SLICE_X81Y107        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.214    <hidden>
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.437ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 3.495ns (31.334%)  route 7.659ns (68.666%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.522    12.305    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    12.496 r  <hidden>
                         net (fo=4, routed)           1.056    13.552    <hidden>
    SLICE_X81Y101        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.072    13.624 r  <hidden>
                         net (fo=1, routed)           0.030    13.654    <hidden>
    SLICE_X81Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161    12.161    <hidden>
    SLICE_X81Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.229    
                         clock uncertainty           -0.071    12.158    
    SLICE_X81Y101        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.217    <hidden>
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                 -1.437    

Slack (VIOLATED) :        -1.391ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 3.423ns (30.805%)  route 7.689ns (69.195%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 12.165 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.763ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.522    12.305    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    12.496 r  <hidden>
                         net (fo=4, routed)           1.116    13.612    <hidden>
    SLICE_X82Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.165    12.165    <hidden>
    SLICE_X82Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.233    
                         clock uncertainty           -0.071    12.162    
    SLICE_X82Y90         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                 -1.391    

Slack (VIOLATED) :        -1.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 3.484ns (31.467%)  route 7.588ns (68.533%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 12.174 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.763ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.640    12.423    <hidden>
    SLICE_X78Y83         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075    12.498 r  <hidden>
                         net (fo=4, routed)           0.871    13.369    <hidden>
    SLICE_X82Y101        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    13.546 r  <hidden>
                         net (fo=1, routed)           0.026    13.572    <hidden>
    SLICE_X82Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.174    12.174    <hidden>
    SLICE_X82Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.242    
                         clock uncertainty           -0.071    12.171    
    SLICE_X82Y101        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    12.229    <hidden>
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 -1.343    

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 3.292ns (29.776%)  route 7.764ns (70.224%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 12.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.763ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=99, routed)          0.684     8.780    <hidden>
    SLICE_X81Y79         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     8.956 f  <hidden>
                         net (fo=3, routed)           1.109    10.065    <hidden>
    SLICE_X79Y80         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191    10.256 r  <hidden>
                         net (fo=4, routed)           0.733    10.989    <hidden>
    SLICE_X80Y81         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115    11.104 r  <hidden>
                         net (fo=4, routed)           1.316    12.420    <hidden>
    SLICE_X77Y84         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    12.460 r  <hidden>
                         net (fo=4, routed)           0.892    13.352    <hidden>
    SLICE_X82Y105        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    13.529 r  <hidden>
                         net (fo=1, routed)           0.027    13.556    <hidden>
    SLICE_X82Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.182    12.182    <hidden>
    SLICE_X82Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.250    
                         clock uncertainty           -0.071    12.179    
    SLICE_X82Y105        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.238    <hidden>
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                 -1.318    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 3.543ns (32.145%)  route 7.479ns (67.855%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.763ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.520    12.303    <hidden>
    SLICE_X78Y84         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193    12.496 r  <hidden>
                         net (fo=4, routed)           0.881    13.377    <hidden>
    SLICE_X79Y103        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118    13.495 r  <hidden>
                         net (fo=1, routed)           0.027    13.522    <hidden>
    SLICE_X79Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.163    12.163    <hidden>
    SLICE_X79Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.231    
                         clock uncertainty           -0.071    12.160    
    SLICE_X79Y103        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.219    <hidden>
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 3.423ns (31.096%)  route 7.585ns (68.904%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.763ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.522    12.305    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    12.496 r  <hidden>
                         net (fo=4, routed)           1.012    13.508    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.154    12.154    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.222    
                         clock uncertainty           -0.071    12.151    
    SLICE_X82Y89         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.211    <hidden>
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 3.425ns (31.497%)  route 7.449ns (68.503%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.763ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.520    12.303    <hidden>
    SLICE_X78Y84         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193    12.496 r  <hidden>
                         net (fo=4, routed)           0.878    13.374    <hidden>
    SLICE_X75Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.056    12.056    <hidden>
    SLICE_X75Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.124    
                         clock uncertainty           -0.071    12.053    
    SLICE_X75Y85         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.113    <hidden>
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 3.423ns (31.218%)  route 7.542ns (68.782%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.763ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     7.903 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     8.096 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     8.877    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     9.008 f  <hidden>
                         net (fo=2, routed)           0.487     9.495    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     9.667 r  <hidden>
                         net (fo=2, routed)           0.456    10.123    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204    10.327 r  <hidden>
                         net (fo=4, routed)           1.324    11.651    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    11.783 r  <hidden>
                         net (fo=4, routed)           0.522    12.305    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    12.496 r  <hidden>
                         net (fo=4, routed)           0.969    13.465    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.155    12.155    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.223    
                         clock uncertainty           -0.071    12.152    
    SLICE_X82Y89         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.211    <hidden>
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 3.413ns (31.197%)  route 7.527ns (68.803%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.763ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.615 r  <hidden>
                         net (fo=33, routed)          0.477     3.092    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     3.132 r  <hidden>
                         net (fo=31, routed)          1.985     5.117    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     5.192 f  <hidden>
                         net (fo=10, routed)          0.541     5.733    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     6.070 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     6.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     6.225 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     6.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.866     7.091 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     7.091    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     7.201 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     7.201    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     7.903 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.903    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     8.096 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=99, routed)          0.908     9.004    <hidden>
    SLICE_X77Y77         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     9.209 f  <hidden>
                         net (fo=1, routed)           0.532     9.741    <hidden>
    SLICE_X77Y76         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     9.913 r  <hidden>
                         net (fo=3, routed)           0.465    10.378    <hidden>
    SLICE_X76Y76         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154    10.532 r  <hidden>
                         net (fo=4, routed)           0.687    11.219    <hidden>
    SLICE_X77Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172    11.391 r  <hidden>
                         net (fo=4, routed)           1.145    12.536    <hidden>
    SLICE_X79Y84         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    12.653 r  <hidden>
                         net (fo=3, routed)           0.787    13.440    <hidden>
    SLICE_X79Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.155    12.155    <hidden>
    SLICE_X79Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.223    
                         clock uncertainty           -0.071    12.152    
    SLICE_X79Y86         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.211    <hidden>
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 -1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.416ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.102 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/Q
                         net (fo=5, routed)           0.081     1.183    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X79Y65         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     1.214 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2/O
                         net (fo=1, routed)           0.015     1.229    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.234     1.234    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.106     1.128    
    SLICE_X79Y65         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.184    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.067ns (routing 0.375ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.416ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.067     1.067    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X80Y54         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.116 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/Q
                         net (fo=3, routed)           0.075     1.191    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.curr_rrst_state[0]
    SLICE_X81Y54         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.222 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.016     1.238    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_i0
    SLICE_X81Y54         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.240     1.240    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X81Y54         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         clock pessimism             -0.104     1.136    
    SLICE_X81Y54         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.192    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.063ns (58.878%)  route 0.044ns (41.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.064ns (routing 0.375ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.416ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.064     1.064    <hidden>
    SLICE_X83Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.112 r  <hidden>
                         net (fo=1, routed)           0.030     1.142    <hidden>
    SLICE_X83Y116        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.157 r  <hidden>
                         net (fo=1, routed)           0.014     1.171    <hidden>
    SLICE_X83Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.251     1.251    <hidden>
    SLICE_X83Y116        FDRE                                         r  <hidden>
                         clock pessimism             -0.183     1.068    
    SLICE_X83Y116        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.124    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.416ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.102 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/Q
                         net (fo=5, routed)           0.082     1.184    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X79Y65         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.031     1.215 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[10]_i_1__2/O
                         net (fo=1, routed)           0.016     1.231    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[10]_i_1__2_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.234     1.234    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C
                         clock pessimism             -0.106     1.128    
    SLICE_X79Y65         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.184    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.094ns (63.946%)  route 0.053ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.089ns (routing 0.375ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.416ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.089     1.089    <hidden>
    SLICE_X82Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.138 r  <hidden>
                         net (fo=2, routed)           0.037     1.175    <hidden>
    SLICE_X82Y124        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.045     1.220 r  <hidden>
                         net (fo=1, routed)           0.016     1.236    <hidden>
    SLICE_X82Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.280     1.280    <hidden>
    SLICE_X82Y124        FDRE                                         r  <hidden>
                         clock pessimism             -0.150     1.130    
    SLICE_X82Y124        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.186    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.065ns (routing 0.375ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.416ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.065     1.065    <hidden>
    SLICE_X83Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.114 r  <hidden>
                         net (fo=4, routed)           0.035     1.149    <hidden>
    SLICE_X83Y112        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.164 r  <hidden>
                         net (fo=1, routed)           0.012     1.176    <hidden>
    SLICE_X83Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.254     1.254    <hidden>
    SLICE_X83Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.184     1.070    
    SLICE_X83Y112        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.064ns (routing 0.375ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.064     1.064    <hidden>
    SLICE_X83Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.112 r  <hidden>
                         net (fo=7, routed)           0.075     1.187    <hidden>
    SLICE_X83Y111        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.030     1.217 r  <hidden>
                         net (fo=40, routed)          0.012     1.229    <hidden>
    SLICE_X83Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.258     1.258    <hidden>
    SLICE_X83Y111        FDRE                                         r  <hidden>
                         clock pessimism             -0.135     1.123    
    SLICE_X83Y111        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.179    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.052ns (routing 0.375ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.416ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.052     1.052    <hidden>
    SLICE_X82Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.101 r  <hidden>
                         net (fo=1, routed)           0.094     1.195    <hidden>
    SLICE_X83Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.234     1.234    <hidden>
    SLICE_X83Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.146     1.088    
    SLICE_X83Y93         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.982ns (routing 0.375ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.416ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       0.982     0.982    <hidden>
    SLICE_X75Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.031 r  <hidden>
                         net (fo=1, routed)           0.139     1.170    <hidden>
    SLICE_X74Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.158     1.158    <hidden>
    SLICE_X74Y89         FDRE                                         r  <hidden>
                         clock pessimism             -0.096     1.062    
    SLICE_X74Y89         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.118    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.066ns (routing 0.375ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.416ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.066     1.066    <hidden>
    SLICE_X84Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.115 r  <hidden>
                         net (fo=56, routed)          0.036     1.151    <hidden>
    SLICE_X84Y114        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015     1.166 r  <hidden>
                         net (fo=1, routed)           0.012     1.178    <hidden>
    SLICE_X84Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.250     1.250    <hidden>
    SLICE_X84Y114        FDRE                                         r  <hidden>
                         clock pessimism             -0.180     1.070    
    SLICE_X84Y114        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.126    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X82Y102  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X82Y101  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X82Y101  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X81Y102  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X82Y102  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X79Y102  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X82Y102  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X79Y102  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X83Y107  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X83Y107  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y101  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y101  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X81Y102  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y101  <hidden>
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y106  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y105  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X81Y109  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X79Y109  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X79Y109  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X79Y109  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.270ns (7.988%)  route 3.110ns (92.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.161 - 5.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 0.831ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.448     2.448    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X79Y59         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.562 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           0.221     2.783    <hidden>
    SLICE_X80Y60         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.823 r  <hidden>
                         net (fo=2, routed)           2.030     4.853    <hidden>
    SLICE_X80Y114        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.969 r  <hidden>
                         net (fo=2, routed)           0.859     5.828    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161     7.161    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.068     7.229    
                         clock uncertainty           -0.071     7.158    
    SLICE_X80Y114        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     7.108    <hidden>
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.270ns (7.988%)  route 3.110ns (92.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.161 - 5.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 0.831ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.448     2.448    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X79Y59         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.562 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           0.221     2.783    <hidden>
    SLICE_X80Y60         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.823 r  <hidden>
                         net (fo=2, routed)           2.030     4.853    <hidden>
    SLICE_X80Y114        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.969 r  <hidden>
                         net (fo=2, routed)           0.859     5.828    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161     7.161    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.068     7.229    
                         clock uncertainty           -0.071     7.158    
    SLICE_X80Y114        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     7.108    <hidden>
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.500ns (17.301%)  route 2.390ns (82.699%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.998     5.313    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.140     7.335    
                         clock uncertainty           -0.071     7.264    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     6.675    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.675    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.500ns (17.307%)  route 2.389ns (82.693%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.997     5.312    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.140     7.335    
                         clock uncertainty           -0.071     7.264    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.589     6.675    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.675    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.500ns (17.495%)  route 2.358ns (82.505%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.966     5.281    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.140     7.335    
                         clock uncertainty           -0.071     7.264    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     6.802    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.500ns (18.678%)  route 2.177ns (81.322%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 7.197 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.763ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.785     5.100    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.197     7.197    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.140     7.337    
                         clock uncertainty           -0.071     7.266    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.589     6.677    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.225ns (7.100%)  route 2.944ns (92.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 7.163 - 5.000 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 0.831ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.763ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.448     2.448    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X79Y59         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.562 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           0.221     2.783    <hidden>
    SLICE_X80Y60         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.823 r  <hidden>
                         net (fo=2, routed)           2.696     5.519    <hidden>
    SLICE_X80Y114        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     5.590 r  <hidden>
                         net (fo=1, routed)           0.027     5.617    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.163     7.163    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.068     7.231    
                         clock uncertainty           -0.071     7.160    
    SLICE_X80Y114        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.219    <hidden>
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.763ns (24.138%)  route 2.398ns (75.862%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 7.163 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.763ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.528     4.843    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X79Y58         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.959 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.433     5.392    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X79Y58         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     5.539 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.045     5.584    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X79Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.163     7.163    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X79Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.068     7.231    
                         clock uncertainty           -0.071     7.160    
    SLICE_X79Y58         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     7.222    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.500ns (18.248%)  route 2.240ns (81.752%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 7.197 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.763ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.848     5.163    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.197     7.197    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.140     7.337    
                         clock uncertainty           -0.071     7.266    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     6.804    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.735ns (23.603%)  route 2.379ns (76.397%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 7.163 - 5.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.763ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.540 f  <hidden>
                         net (fo=7, routed)           0.192     2.732    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     2.923 r  <hidden>
                         net (fo=4, routed)           1.200     4.123    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.315 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.528     4.843    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X79Y58         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     4.959 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.433     5.392    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X79Y58         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.119     5.511 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.026     5.537    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X79Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.163     7.163    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X79Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.068     7.231    
                         clock uncertainty           -0.071     7.160    
    SLICE_X79Y58         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     7.218    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  1.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.127ns (50.000%)  route 0.127ns (50.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.057ns (routing 0.375ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.416ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.057     1.057    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X79Y60         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.106 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/Q
                         net (fo=2, routed)           0.076     1.182    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[10]_0[6]
    SLICE_X79Y59         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046     1.228 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5/O
                         net (fo=1, routed)           0.035     1.263    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0
    SLICE_X79Y59         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     1.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.016     1.311    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X79Y59         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.259     1.259    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X79Y59         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.041     1.218    
    SLICE_X79Y59         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.274    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.070ns (routing 0.375ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.416ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.070     1.070    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X80Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.118 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.034     1.152    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[3]
    SLICE_X80Y58         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.167 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.014     1.181    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X80Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.249     1.249    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X80Y58         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.175     1.074    
    SLICE_X80Y58         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.130    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.067ns (routing 0.375ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.416ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.067     1.067    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y54         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.116 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/Q
                         net (fo=8, routed)           0.072     1.188    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]
    SLICE_X80Y55         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.203 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.016     1.219    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.243     1.243    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism             -0.132     1.111    
    SLICE_X80Y55         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.167    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.049ns (routing 0.375ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.416ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.049     1.049    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_clk
    SLICE_X80Y118        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.098 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=2, routed)           0.037     1.135    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff[0]
    SLICE_X80Y118        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.150 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff[0]_i_1/O
                         net (fo=1, routed)           0.012     1.162    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff[0]_i_1_n_0
    SLICE_X80Y118        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.226     1.226    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_clk
    SLICE_X80Y118        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/C
                         clock pessimism             -0.173     1.053    
    SLICE_X80Y118        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.109    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.067ns (routing 0.375ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.416ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.067     1.067    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.116 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          0.035     1.151    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X80Y55         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.166 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.015     1.181    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.243     1.243    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.171     1.072    
    SLICE_X80Y55         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.128    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.050ns (routing 0.375ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.416ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.050     1.050    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.099 r  <hidden>
                         net (fo=4, routed)           0.035     1.134    <hidden>
    SLICE_X80Y114        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.149 r  <hidden>
                         net (fo=1, routed)           0.016     1.165    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.228     1.228    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.173     1.055    
    SLICE_X80Y114        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.111    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.100ns (65.359%)  route 0.053ns (34.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.054ns (routing 0.375ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.416ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.054     1.054    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X80Y60         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.102 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.037     1.139    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X80Y60         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.052     1.191 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.016     1.207    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[0]
    SLICE_X80Y60         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.242     1.242    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X80Y60         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.146     1.096    
    SLICE_X80Y60         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.152    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.064ns (routing 0.375ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.416ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.064     1.064    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X84Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.112 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=10, routed)          0.037     1.149    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[5]
    SLICE_X84Y66         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.164 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_1/O
                         net (fo=1, routed)           0.016     1.180    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_1_n_0
    SLICE_X84Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.245     1.245    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X84Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.177     1.068    
    SLICE_X84Y66         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.124    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.049ns (routing 0.375ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.416ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.049     1.049    <hidden>
    SLICE_X80Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.097 r  <hidden>
                         net (fo=2, routed)           0.037     1.134    <hidden>
    SLICE_X80Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.149 r  <hidden>
                         net (fo=1, routed)           0.016     1.165    <hidden>
    SLICE_X80Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.226     1.226    <hidden>
    SLICE_X80Y118        FDRE                                         r  <hidden>
                         clock pessimism             -0.173     1.053    
    SLICE_X80Y118        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.109    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.065ns (routing 0.375ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.416ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.065     1.065    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.114 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=8, routed)           0.038     1.152    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[7]
    SLICE_X85Y68         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.167 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.016     1.183    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.249     1.249    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.179     1.070    
    SLICE_X85Y68         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.126    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X80Y118  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X80Y114  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X80Y114  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X80Y114  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X80Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X80Y61   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X80Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X82Y61   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y59   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y59   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X8Y14   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X8Y26   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         2.500       2.225      SLICE_X80Y114  <hidden>
High Pulse Width  Slow    FDCE/C              n/a            0.275         2.500       2.225      SLICE_X80Y114  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X82Y61   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y62   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X80Y62   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X79Y60   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 1.180ns (18.386%)  route 5.238ns (81.614%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 9.053 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 0.831ns, distribution 1.612ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.763ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.443    -0.534    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y176        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.419 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.393    -0.026    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X80Y178        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     0.073 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.482     0.555    <hidden>
    SLICE_X78Y169        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.746 r  <hidden>
                         net (fo=7, routed)           0.343     1.089    <hidden>
    SLICE_X81Y170        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     1.280 r  <hidden>
                         net (fo=1, routed)           0.232     1.512    <hidden>
    SLICE_X81Y175        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     1.629 r  <hidden>
                         net (fo=5, routed)           0.576     2.205    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X83Y156        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     2.246 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.635     2.881    <hidden>
    SLICE_X78Y134        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.924 r  <hidden>
                         net (fo=2, routed)           0.500     3.424    <hidden>
    SLICE_X74Y117        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.556 r  <hidden>
                         net (fo=14, routed)          0.437     3.993    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X72Y120        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     4.112 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.810     4.922    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y90         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.054 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.830     5.884    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X7Y12         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.075     9.053    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y12         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.114     9.166    
                         clock uncertainty           -0.072     9.095    
    RAMB36_X7Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.633    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.147ns (17.995%)  route 5.227ns (82.005%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 9.050 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 0.831ns, distribution 1.612ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.763ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.443    -0.534    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y176        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.419 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.393    -0.026    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X80Y178        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     0.073 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.482     0.555    <hidden>
    SLICE_X78Y169        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.746 r  <hidden>
                         net (fo=7, routed)           0.343     1.089    <hidden>
    SLICE_X81Y170        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     1.280 r  <hidden>
                         net (fo=1, routed)           0.232     1.512    <hidden>
    SLICE_X81Y175        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     1.629 r  <hidden>
                         net (fo=5, routed)           0.576     2.205    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X83Y156        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     2.246 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.635     2.881    <hidden>
    SLICE_X78Y134        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.924 r  <hidden>
                         net (fo=2, routed)           0.500     3.424    <hidden>
    SLICE_X74Y117        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.556 r  <hidden>
                         net (fo=14, routed)          0.437     3.993    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X72Y120        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     4.112 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.953     5.065    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y85         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     5.164 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3/O
                         net (fo=1, routed)           0.676     5.840    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0
    RAMB36_X7Y14         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.072     9.050    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y14         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.114     9.163    
                         clock uncertainty           -0.072     9.092    
    RAMB36_X7Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.630    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.180ns (18.742%)  route 5.116ns (81.258%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 9.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 0.831ns, distribution 1.612ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.763ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.443    -0.534    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y176        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.419 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.393    -0.026    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X80Y178        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     0.073 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.482     0.555    <hidden>
    SLICE_X78Y169        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.746 r  <hidden>
                         net (fo=7, routed)           0.343     1.089    <hidden>
    SLICE_X81Y170        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     1.280 r  <hidden>
                         net (fo=1, routed)           0.232     1.512    <hidden>
    SLICE_X81Y175        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     1.629 r  <hidden>
                         net (fo=5, routed)           0.576     2.205    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X83Y156        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     2.246 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.635     2.881    <hidden>
    SLICE_X78Y134        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.924 r  <hidden>
                         net (fo=2, routed)           0.500     3.424    <hidden>
    SLICE_X74Y117        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.556 r  <hidden>
                         net (fo=14, routed)          0.437     3.993    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X72Y120        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     4.112 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.959     5.071    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y85         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.203 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.559     5.762    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X7Y15         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.057     9.035    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y15         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.114     9.148    
                         clock uncertainty           -0.072     9.077    
    RAMB36_X7Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.615    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.119ns (17.787%)  route 5.172ns (82.213%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 9.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 0.831ns, distribution 1.612ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.763ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.443    -0.534    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y176        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.419 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.393    -0.026    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X80Y178        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     0.073 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.482     0.555    <hidden>
    SLICE_X78Y169        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.746 r  <hidden>
                         net (fo=7, routed)           0.343     1.089    <hidden>
    SLICE_X81Y170        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     1.280 r  <hidden>
                         net (fo=1, routed)           0.232     1.512    <hidden>
    SLICE_X81Y175        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     1.629 r  <hidden>
                         net (fo=5, routed)           0.576     2.205    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X83Y156        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     2.246 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.635     2.881    <hidden>
    SLICE_X78Y134        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.924 r  <hidden>
                         net (fo=2, routed)           0.500     3.424    <hidden>
    SLICE_X74Y117        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.556 r  <hidden>
                         net (fo=14, routed)          0.437     3.993    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X72Y120        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     4.112 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.953     5.065    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y85         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     5.136 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.621     5.757    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X7Y13         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.062     9.040    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y13         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.114     9.153    
                         clock uncertainty           -0.072     9.082    
    RAMB36_X7Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.620    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.198ns (19.291%)  route 5.012ns (80.709%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 9.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 0.831ns, distribution 1.612ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.763ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.443    -0.534    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y176        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.419 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.393    -0.026    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X80Y178        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     0.073 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.482     0.555    <hidden>
    SLICE_X78Y169        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.746 r  <hidden>
                         net (fo=7, routed)           0.343     1.089    <hidden>
    SLICE_X81Y170        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     1.280 r  <hidden>
                         net (fo=1, routed)           0.232     1.512    <hidden>
    SLICE_X81Y175        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     1.629 r  <hidden>
                         net (fo=5, routed)           0.576     2.205    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X83Y156        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     2.246 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.635     2.881    <hidden>
    SLICE_X78Y134        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.924 r  <hidden>
                         net (fo=2, routed)           0.500     3.424    <hidden>
    SLICE_X74Y117        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.556 r  <hidden>
                         net (fo=14, routed)          0.437     3.993    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X72Y120        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     4.112 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.959     5.071    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y85         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     5.221 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3/O
                         net (fo=1, routed)           0.455     5.676    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0
    RAMB36_X7Y16         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.052     9.030    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y16         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.114     9.143    
                         clock uncertainty           -0.072     9.072    
    RAMB36_X7Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.610    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.463ns (6.842%)  route 6.304ns (93.158%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.763ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         5.380     4.947    <hidden>
    SLICE_X95Y55         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     5.096 r  <hidden>
                         net (fo=2, routed)           0.189     5.285    <hidden>
    SLICE_X95Y55         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.415 r  <hidden>
                         net (fo=3, routed)           0.150     5.565    <hidden>
    SLICE_X95Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.635 r  <hidden>
                         net (fo=8, routed)           0.585     6.220    <hidden>
    SLICE_X93Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.225     9.203    <hidden>
    SLICE_X93Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.114     9.316    
                         clock uncertainty           -0.072     9.245    
    SLICE_X93Y55         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048     9.197    <hidden>
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.463ns (6.842%)  route 6.304ns (93.158%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.763ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         5.380     4.947    <hidden>
    SLICE_X95Y55         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     5.096 r  <hidden>
                         net (fo=2, routed)           0.189     5.285    <hidden>
    SLICE_X95Y55         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.415 r  <hidden>
                         net (fo=3, routed)           0.150     5.565    <hidden>
    SLICE_X95Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.635 r  <hidden>
                         net (fo=8, routed)           0.585     6.220    <hidden>
    SLICE_X93Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.225     9.203    <hidden>
    SLICE_X93Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.114     9.316    
                         clock uncertainty           -0.072     9.245    
    SLICE_X93Y55         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048     9.197    <hidden>
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.249ns (20.191%)  route 4.937ns (79.809%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 9.051 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.443ns (routing 0.831ns, distribution 1.612ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.763ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.443    -0.534    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y176        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y176        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.419 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.393    -0.026    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X80Y178        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     0.073 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.482     0.555    <hidden>
    SLICE_X78Y169        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     0.746 r  <hidden>
                         net (fo=7, routed)           0.343     1.089    <hidden>
    SLICE_X81Y170        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     1.280 r  <hidden>
                         net (fo=1, routed)           0.232     1.512    <hidden>
    SLICE_X81Y175        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     1.629 r  <hidden>
                         net (fo=5, routed)           0.576     2.205    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X83Y156        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     2.246 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.635     2.881    <hidden>
    SLICE_X78Y134        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.924 r  <hidden>
                         net (fo=2, routed)           0.500     3.424    <hidden>
    SLICE_X74Y117        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.556 r  <hidden>
                         net (fo=14, routed)          0.437     3.993    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X72Y120        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     4.112 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.794     4.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y94         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     5.107 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2/O
                         net (fo=1, routed)           0.545     5.652    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0
    RAMB36_X7Y20         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.073     9.051    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y20         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.114     9.164    
                         clock uncertainty           -0.072     9.093    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.631    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.463ns (6.905%)  route 6.242ns (93.095%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.763ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         5.380     4.947    <hidden>
    SLICE_X95Y55         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     5.096 r  <hidden>
                         net (fo=2, routed)           0.189     5.285    <hidden>
    SLICE_X95Y55         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.415 r  <hidden>
                         net (fo=3, routed)           0.150     5.565    <hidden>
    SLICE_X95Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.635 r  <hidden>
                         net (fo=8, routed)           0.523     6.158    <hidden>
    SLICE_X94Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.225     9.203    <hidden>
    SLICE_X94Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.114     9.316    
                         clock uncertainty           -0.072     9.245    
    SLICE_X94Y55         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048     9.197    <hidden>
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.463ns (6.908%)  route 6.239ns (93.092%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.763ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         5.380     4.947    <hidden>
    SLICE_X95Y55         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     5.096 r  <hidden>
                         net (fo=2, routed)           0.189     5.285    <hidden>
    SLICE_X95Y55         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.415 r  <hidden>
                         net (fo=3, routed)           0.150     5.565    <hidden>
    SLICE_X95Y56         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.635 r  <hidden>
                         net (fo=8, routed)           0.520     6.155    <hidden>
    SLICE_X94Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.225     9.203    <hidden>
    SLICE_X94Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.114     9.316    
                         clock uncertainty           -0.072     9.245    
    SLICE_X94Y55         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     9.198    <hidden>
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.081ns (44.262%)  route 0.102ns (55.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.128ns (routing 0.375ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.416ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.128    -0.411    <hidden>
    SLICE_X93Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.362 r  <hidden>
                         net (fo=8, routed)           0.086    -0.276    <hidden>
    SLICE_X94Y132        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032    -0.244 r  <hidden>
                         net (fo=1, routed)           0.016    -0.228    <hidden>
    SLICE_X94Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.332    -0.493    <hidden>
    SLICE_X94Y132        FDRE                                         r  <hidden>
                         clock pessimism              0.179    -0.314    
    SLICE_X94Y132        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.258    <hidden>
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.079ns (29.699%)  route 0.187ns (70.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      1.063ns (routing 0.375ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.416ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.063    -0.476    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X83Y119        FDRE                                         r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.427 r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.256    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[0]
    SLICE_X85Y124        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030    -0.226 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.016    -0.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[0]
    SLICE_X85Y124        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.284    -0.541    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X85Y124        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.244    -0.296    
    SLICE_X85Y124        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.240    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      1.096ns (routing 0.375ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.416ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.096    -0.443    <hidden>
    SLICE_X86Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.395 r  <hidden>
                         net (fo=1, routed)           0.101    -0.294    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[2]
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.320    -0.505    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.151    -0.353    
    RAMB36_X8Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029    -0.324    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      1.096ns (routing 0.375ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.416ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.096    -0.443    <hidden>
    SLICE_X86Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.395 r  <hidden>
                         net (fo=1, routed)           0.102    -0.293    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[18]
    RAMB18_X8Y20         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.320    -0.505    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB18_X8Y20         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.151    -0.353    
    RAMB18_X8Y20         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                      0.029    -0.324    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.078ns (routing 0.375ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.078    -0.461    <hidden>
    SLICE_X82Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.412 r  <hidden>
                         net (fo=4, routed)           0.082    -0.330    <hidden>
    SLICE_X84Y49         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030    -0.300 r  <hidden>
                         net (fo=1, routed)           0.015    -0.285    <hidden>
    SLICE_X84Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.270    -0.555    <hidden>
    SLICE_X84Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.182    -0.373    
    SLICE_X84Y49         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.317    <hidden>
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.125ns (routing 0.375ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.416ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.125    -0.414    <hidden>
    SLICE_X94Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.366 r  <hidden>
                         net (fo=2, routed)           0.078    -0.288    <hidden>
    SLICE_X93Y141        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030    -0.258 r  <hidden>
                         net (fo=1, routed)           0.016    -0.242    <hidden>
    SLICE_X93Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.316    -0.509    <hidden>
    SLICE_X93Y141        FDRE                                         r  <hidden>
                         clock pessimism              0.178    -0.330    
    SLICE_X93Y141        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.274    <hidden>
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.064ns (27.119%)  route 0.172ns (72.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      1.030ns (routing 0.375ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.416ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.030    -0.509    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X74Y176        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y176        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.460 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=10, routed)          0.157    -0.303    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/Q[4]
    SLICE_X74Y180        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015    -0.288 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__3/O
                         net (fo=1, routed)           0.015    -0.273    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__3_n_0
    SLICE_X74Y180        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.219    -0.606    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X74Y180        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.244    -0.361    
    SLICE_X74Y180        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.305    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.095ns (49.738%)  route 0.096ns (50.262%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.087ns (routing 0.375ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.416ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.087    -0.452    <hidden>
    SLICE_X93Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y80         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.404 r  <hidden>
                         net (fo=4, routed)           0.082    -0.322    <hidden>
    SLICE_X95Y80         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015    -0.307 r  <hidden>
                         net (fo=1, routed)           0.000    -0.307    <hidden>
    SLICE_X95Y80         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032    -0.275 r  <hidden>
                         net (fo=1, routed)           0.014    -0.261    <hidden>
    SLICE_X95Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.295    -0.530    <hidden>
    SLICE_X95Y80         FDRE                                         r  <hidden>
                         clock pessimism              0.180    -0.349    
    SLICE_X95Y80         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.096ns (50.262%)  route 0.095ns (49.738%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.087ns (routing 0.375ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.416ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.087    -0.452    <hidden>
    SLICE_X93Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y80         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.403 r  <hidden>
                         net (fo=4, routed)           0.082    -0.321    <hidden>
    SLICE_X95Y80         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015    -0.306 r  <hidden>
                         net (fo=1, routed)           0.000    -0.306    <hidden>
    SLICE_X95Y80         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032    -0.274 r  <hidden>
                         net (fo=1, routed)           0.013    -0.261    <hidden>
    SLICE_X95Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.295    -0.530    <hidden>
    SLICE_X95Y80         FDRE                                         r  <hidden>
                         clock pessimism              0.180    -0.349    
    SLICE_X95Y80         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      1.086ns (routing 0.375ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.416ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.086    -0.453    <hidden>
    SLICE_X86Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.405 r  <hidden>
                         net (fo=1, routed)           0.105    -0.300    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[15]
    RAMB36_X8Y7          RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.312    -0.513    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X8Y7          RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.151    -0.362    
    RAMB36_X8Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                      0.029    -0.333    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE1/DCLK       n/a            4.000         10.000      6.000      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y16   design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y20   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y21   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y22   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y23   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y21   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y22   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y15   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y16   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y16   design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y21   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y21   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y23   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y17   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y20   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y26   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y28   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y16   design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y22   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y22   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y19   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y27   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y27   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y17   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y29   design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.428ns (23.778%)  route 1.372ns (76.222%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 1.034 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.821ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.754ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.334    -0.643    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X58Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116    -0.527 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/Q
                         net (fo=16, routed)          0.582     0.055    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/ValidPositionTap[2]
    SLICE_X58Y140        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.094     0.149 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_20/O
                         net (fo=1, routed)           0.000     0.149    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_20_n_0
    SLICE_X58Y140        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.059     0.208 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.497     0.705    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_7_n_0
    SLICE_X57Y129        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.821 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.266     1.087    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/RiseValid_Carry
    SLICE_X57Y129        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.043     1.130 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.027     1.157    <hidden>
    SLICE_X57Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.056     1.034    <hidden>
    SLICE_X57Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.174     1.208    
                         clock uncertainty           -0.058     1.150    
    SLICE_X57Y129        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     1.210    <hidden>
  -------------------------------------------------------------------
                         required time                          1.210    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/SampledTaps_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/FallValid_Carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.410ns (23.256%)  route 1.353ns (76.744%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 1.013 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.821ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.754ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.270    -0.707    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/clk
    SLICE_X50Y93         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/SampledTaps_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.592 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/SampledTaps_reg[160]/Q
                         net (fo=3, routed)           0.541    -0.051    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tdata[32]
    SLICE_X49Y108        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     0.081 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.081    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_40_n_0
    SLICE_X49Y108        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.058     0.139 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.139    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_17_n_0
    SLICE_X49Y108        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.065     0.204 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.509     0.713    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_6_n_0
    SLICE_X49Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     0.753 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.303     1.056    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/RiseValid_Carry_1
    SLICE_X49Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/FallValid_Carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.035     1.013    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/clk
    SLICE_X49Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/FallValid_Carry_reg/C
                         clock pessimism              0.113     1.125    
                         clock uncertainty           -0.058     1.067    
    SLICE_X49Y126        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.127    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/FallValid_Carry_reg
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.582ns (32.208%)  route 1.225ns (67.792%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 1.034 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 0.821ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.754ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.305    -0.672    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X66Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.558 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/Q
                         net (fo=32, routed)          0.574     0.016    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/ValidPositionTap[1]
    SLICE_X63Y87         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     0.189 f  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.189    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_40_n_0
    SLICE_X63Y87         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     0.247 f  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_17/O
                         net (fo=1, routed)           0.000     0.247    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_17_n_0
    SLICE_X63Y87         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     0.307 f  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.478     0.785    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     0.826 f  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.138     0.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/RiseValid_Carry_1
    SLICE_X62Y97         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     1.100 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[1].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.035     1.135    <hidden>
    SLICE_X62Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.056     1.034    <hidden>
    SLICE_X62Y97         FDRE                                         r  <hidden>
                         clock pessimism              0.171     1.205    
                         clock uncertainty           -0.058     1.147    
    SLICE_X62Y97         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     1.210    <hidden>
  -------------------------------------------------------------------
                         required time                          1.210    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/FallValid_Carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.451ns (25.742%)  route 1.301ns (74.258%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 1.027 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 0.821ns, distribution 1.464ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.754ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.285    -0.692    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X49Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.576 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/Q
                         net (fo=32, routed)          0.534    -0.042    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/ValidPositionTap[1]
    SLICE_X49Y110        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     0.130 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_56/O
                         net (fo=1, routed)           0.000     0.130    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_56_n_0
    SLICE_X49Y110        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.058     0.188 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_25/O
                         net (fo=1, routed)           0.000     0.188    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_25_n_0
    SLICE_X49Y110        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.065     0.253 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.514     0.767    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_10_n_0
    SLICE_X49Y126        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     0.807 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/m00_axis_undeco_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.253     1.060    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/RiseValid_Carry
    SLICE_X50Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/FallValid_Carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.049     1.027    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/clk
    SLICE_X50Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/FallValid_Carry_reg/C
                         clock pessimism              0.175     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X50Y126        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     1.205    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/FallValid_Carry_reg
  -------------------------------------------------------------------
                         required time                          1.205    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.683%)  route 0.882ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.032 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.821ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.754ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.327    -0.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X71Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.533 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=21, routed)          0.426    -0.107    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X70Y59         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     0.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=45, routed)          0.456     0.553    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WE
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.054     1.032    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/CLK
                         clock pessimism              0.170     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X72Y58         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404     0.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.683%)  route 0.882ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.032 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.821ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.754ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.327    -0.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X71Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.533 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=21, routed)          0.426    -0.107    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X70Y59         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     0.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=45, routed)          0.456     0.553    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WE
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.054     1.032    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA_D1/CLK
                         clock pessimism              0.170     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X72Y58         RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404     0.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.683%)  route 0.882ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.032 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.821ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.754ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.327    -0.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X71Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.533 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=21, routed)          0.426    -0.107    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X70Y59         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     0.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=45, routed)          0.456     0.553    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WE
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.054     1.032    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB/CLK
                         clock pessimism              0.170     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X72Y58         RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404     0.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.683%)  route 0.882ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.032 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.821ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.754ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.327    -0.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X71Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.533 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=21, routed)          0.426    -0.107    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X70Y59         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     0.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=45, routed)          0.456     0.553    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WE
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.054     1.032    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB_D1/CLK
                         clock pessimism              0.170     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X72Y58         RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404     0.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.683%)  route 0.882ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.032 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.821ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.754ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.327    -0.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X71Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.533 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=21, routed)          0.426    -0.107    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X70Y59         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     0.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=45, routed)          0.456     0.553    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WE
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.054     1.032    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC/CLK
                         clock pessimism              0.170     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X72Y58         RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404     0.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@2.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.683%)  route 0.882ns (73.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.032 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.327ns (routing 0.821ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.754ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.327    -0.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X71Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.533 f  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=21, routed)          0.426    -0.107    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X70Y59         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     0.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=45, routed)          0.456     0.553    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WE
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.623    -1.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.097    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       2.054     1.032    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X72Y58         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC_D1/CLK
                         clock pessimism              0.170     1.202    
                         clock uncertainty           -0.058     1.144    
    SLICE_X72Y58         RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404     0.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/SampledTaps_reg[373]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.102ns (43.777%)  route 0.131ns (56.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      0.953ns (routing 0.365ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.406ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.953    -0.586    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/clk
    SLICE_X51Y119        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/SampledTaps_reg[373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.537 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_Carry_Chain[0].Inst_CARRY_Sampler/SampledTaps_reg[373]/Q
                         net (fo=2, routed)           0.115    -0.422    <hidden>
    SLICE_X49Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053    -0.369 r  <hidden>
                         net (fo=1, routed)           0.016    -0.353    <hidden>
    SLICE_X49Y120        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.142    -0.683    <hidden>
    SLICE_X49Y120        FDCE                                         r  <hidden>
                         clock pessimism              0.244    -0.438    
    SLICE_X49Y120        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.382    <hidden>
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Net Delay (Source):      0.981ns (routing 0.365ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.406ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.981    -0.558    <hidden>
    SLICE_X63Y115        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.510 r  <hidden>
                         net (fo=2, routed)           0.073    -0.437    <hidden>
    SLICE_X63Y114        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015    -0.422 r  <hidden>
                         net (fo=1, routed)           0.012    -0.410    <hidden>
    SLICE_X63Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.173    -0.652    <hidden>
    SLICE_X63Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.156    -0.496    
    SLICE_X63Y114        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.440    <hidden>
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      0.982ns (routing 0.365ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.406ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.982    -0.557    <hidden>
    SLICE_X57Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.509 r  <hidden>
                         net (fo=3, routed)           0.079    -0.430    <hidden>
    SLICE_X55Y48         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.030    -0.400 r  <hidden>
                         net (fo=1, routed)           0.012    -0.388    <hidden>
    SLICE_X55Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.159    -0.666    <hidden>
    SLICE_X55Y48         FDCE                                         r  <hidden>
                         clock pessimism              0.192    -0.474    
    SLICE_X55Y48         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.418    <hidden>
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      1.047ns (routing 0.365ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.406ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.047    -0.492    <hidden>
    SLICE_X76Y16         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y16         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.443 r  <hidden>
                         net (fo=2, routed)           0.070    -0.373    <hidden>
    SLICE_X76Y15         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015    -0.358 r  <hidden>
                         net (fo=1, routed)           0.012    -0.346    <hidden>
    SLICE_X76Y15         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.241    -0.584    <hidden>
    SLICE_X76Y15         FDCE                                         r  <hidden>
                         clock pessimism              0.152    -0.432    
    SLICE_X76Y15         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.376    <hidden>
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      0.977ns (routing 0.365ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.406ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.977    -0.562    <hidden>
    SLICE_X57Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.513 r  <hidden>
                         net (fo=3, routed)           0.079    -0.434    <hidden>
    SLICE_X58Y45         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    -0.404 r  <hidden>
                         net (fo=1, routed)           0.016    -0.388    <hidden>
    SLICE_X58Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.159    -0.666    <hidden>
    SLICE_X58Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.192    -0.474    
    SLICE_X58Y45         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.418    <hidden>
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      0.985ns (routing 0.365ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.406ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.985    -0.554    <hidden>
    SLICE_X58Y55         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.505 r  <hidden>
                         net (fo=2, routed)           0.080    -0.425    <hidden>
    SLICE_X57Y55         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015    -0.410 r  <hidden>
                         net (fo=1, routed)           0.012    -0.398    <hidden>
    SLICE_X57Y55         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.149    -0.676    <hidden>
    SLICE_X57Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.192    -0.484    
    SLICE_X57Y55         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.428    <hidden>
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.056ns (routing 0.365ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.406ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.056    -0.483    <hidden>
    SLICE_X83Y28         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.434 r  <hidden>
                         net (fo=3, routed)           0.078    -0.356    <hidden>
    SLICE_X85Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015    -0.341 r  <hidden>
                         net (fo=1, routed)           0.012    -0.329    <hidden>
    SLICE_X85Y28         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.229    -0.596    <hidden>
    SLICE_X85Y28         FDCE                                         r  <hidden>
                         clock pessimism              0.180    -0.415    
    SLICE_X85Y28         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.359    <hidden>
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      0.951ns (routing 0.365ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.406ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.951    -0.588    <hidden>
    SLICE_X52Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.540 r  <hidden>
                         net (fo=4, routed)           0.075    -0.465    <hidden>
    SLICE_X51Y27         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030    -0.435 r  <hidden>
                         net (fo=1, routed)           0.016    -0.419    <hidden>
    SLICE_X51Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.128    -0.697    <hidden>
    SLICE_X51Y27         FDCE                                         r  <hidden>
                         clock pessimism              0.191    -0.505    
    SLICE_X51Y27         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.449    <hidden>
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.065ns (routing 0.365ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.406ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.065    -0.474    <hidden>
    SLICE_X82Y14         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y14         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.426 r  <hidden>
                         net (fo=2, routed)           0.073    -0.353    <hidden>
    SLICE_X82Y13         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015    -0.338 r  <hidden>
                         net (fo=1, routed)           0.012    -0.326    <hidden>
    SLICE_X82Y13         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.262    -0.563    <hidden>
    SLICE_X82Y13         FDCE                                         r  <hidden>
                         clock pessimism              0.150    -0.413    
    SLICE_X82Y13         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.991ns (routing 0.365ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.406ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       0.991    -0.548    <hidden>
    SLICE_X60Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y139        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.500 r  <hidden>
                         net (fo=4, routed)           0.076    -0.424    <hidden>
    SLICE_X61Y139        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.030    -0.394 r  <hidden>
                         net (fo=1, routed)           0.014    -0.380    <hidden>
    SLICE_X61Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=22359, routed)       1.170    -0.655    <hidden>
    SLICE_X61Y139        FDCE                                         r  <hidden>
                         clock pessimism              0.188    -0.467    
    SLICE_X61Y139        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.411    <hidden>
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         2.000       0.621      BUFGCE_X1Y48  design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y47  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X72Y46  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         8.000       6.621      BUFGCE_X1Y50     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.385ns (17.257%)  route 1.846ns (82.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 12.194 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.763ns, distribution 1.431ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 r  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.131     8.857 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.797     9.654    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.194    12.194    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.140    12.334    
                         clock uncertainty           -0.071    12.263    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    11.801    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.248ns  (logic 0.448ns (19.929%)  route 1.800ns (80.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 12.194 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.763ns, distribution 1.431ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 r  <hidden>
                         net (fo=13, routed)          0.844     8.696    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X79Y66         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     8.890 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.781     9.671    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.194    12.194    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.140    12.334    
                         clock uncertainty           -0.071    12.263    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.416    11.847    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEB
                            (rising edge-triggered cell RAMB18E2 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.448ns (20.617%)  route 1.725ns (79.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 12.189 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.763ns, distribution 1.426ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 r  <hidden>
                         net (fo=13, routed)          0.844     8.696    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X79Y66         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.194     8.890 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.706     9.596    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.189    12.189    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.140    12.329    
                         clock uncertainty           -0.071    12.258    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_REGCEB)
                                                     -0.416    11.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.067ns  (logic 0.385ns (18.626%)  route 1.682ns (81.374%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 12.189 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.763ns, distribution 1.426ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 r  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.131     8.857 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.633     9.490    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.189    12.189    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.140    12.329    
                         clock uncertainty           -0.071    12.258    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462    11.796    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.222ns  (logic 0.613ns (27.588%)  route 1.609ns (72.412%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 12.165 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.763ns, distribution 1.402ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 f  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     8.878 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_i_6/O
                         net (fo=9, routed)           0.372     9.250    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]_0
    SLICE_X81Y65         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     9.321 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__2/O
                         net (fo=3, routed)           0.162     9.483    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__2_n_0
    SLICE_X79Y65         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.136     9.619 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2/O
                         net (fo=1, routed)           0.026     9.645    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__2_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.165    12.165    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.140    12.305    
                         clock uncertainty           -0.071    12.234    
    SLICE_X79Y65         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    12.292    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.183ns  (logic 0.642ns (29.409%)  route 1.541ns (70.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 12.168 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.763ns, distribution 1.405ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 f  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     8.878 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_i_6/O
                         net (fo=9, routed)           0.372     9.250    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]_0
    SLICE_X81Y65         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     9.321 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__2/O
                         net (fo=3, routed)           0.075     9.396    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__2_n_0
    SLICE_X81Y65         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.165     9.561 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__2/O
                         net (fo=1, routed)           0.045     9.606    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__2_n_0
    SLICE_X81Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.168    12.168    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.140    12.308    
                         clock uncertainty           -0.071    12.237    
    SLICE_X81Y65         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    12.299    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.176ns  (logic 0.678ns (31.158%)  route 1.498ns (68.842%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.763ns, distribution 1.399ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 f  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     8.878 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_i_6/O
                         net (fo=9, routed)           0.289     9.167    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]
    SLICE_X81Y66         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     9.304 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__3/O
                         net (fo=3, routed)           0.124     9.428    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__3_n_0
    SLICE_X81Y66         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.135     9.563 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__3/O
                         net (fo=1, routed)           0.036     9.599    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__3_n_0
    SLICE_X81Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.162    12.162    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X81Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.140    12.302    
                         clock uncertainty           -0.071    12.231    
    SLICE_X81Y66         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.293    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.150ns  (logic 0.658ns (30.605%)  route 1.492ns (69.395%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.763ns, distribution 1.399ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 f  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     8.878 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_i_6/O
                         net (fo=9, routed)           0.289     9.167    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]
    SLICE_X81Y66         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     9.304 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__3/O
                         net (fo=3, routed)           0.124     9.428    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__3_n_0
    SLICE_X81Y66         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115     9.543 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__3/O
                         net (fo=1, routed)           0.030     9.573    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__3_n_0
    SLICE_X81Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.162    12.162    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X81Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.140    12.302    
                         clock uncertainty           -0.071    12.231    
    SLICE_X81Y66         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.135ns  (logic 0.613ns (28.712%)  route 1.522ns (71.288%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 12.168 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.763ns, distribution 1.405ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 f  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     8.878 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_i_6/O
                         net (fo=9, routed)           0.372     9.250    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]_0
    SLICE_X81Y65         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     9.321 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__2/O
                         net (fo=3, routed)           0.075     9.396    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__2_n_0
    SLICE_X81Y65         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.136     9.532 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__2/O
                         net (fo=1, routed)           0.026     9.558    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__2_n_0
    SLICE_X81Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.168    12.168    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.140    12.308    
                         clock uncertainty           -0.071    12.237    
    SLICE_X81Y65         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    12.295    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        2.117ns  (logic 0.679ns (32.074%)  route 1.438ns (67.926%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 7.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.763ns, distribution 1.399ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     7.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     7.541 r  <hidden>
                         net (fo=6, routed)           0.175     7.716    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     7.852 f  <hidden>
                         net (fo=13, routed)          0.874     8.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     8.878 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_i_6/O
                         net (fo=9, routed)           0.289     9.167    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]
    SLICE_X81Y66         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     9.304 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__3/O
                         net (fo=3, routed)           0.074     9.378    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__3_n_0
    SLICE_X81Y66         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     9.514 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_1__3/O
                         net (fo=1, routed)           0.026     9.540    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_1__3_n_0
    SLICE_X81Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.162    12.162    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X81Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.140    12.302    
                         clock uncertainty           -0.071    12.231    
    SLICE_X81Y66         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    12.289    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  2.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.063ns (22.500%)  route 0.217ns (77.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.101 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.201     1.302    <hidden>
    SLICE_X80Y117        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.317 r  <hidden>
                         net (fo=1, routed)           0.016     1.333    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.237     1.237    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
                         clock pessimism             -0.106     1.131    
                         clock uncertainty            0.071     1.202    
    SLICE_X80Y117        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.119ns (34.593%)  route 0.225ns (65.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.101 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.213     1.314    <hidden>
    SLICE_X80Y117        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.385 r  <hidden>
                         net (fo=1, routed)           0.012     1.397    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.237     1.237    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
                         clock pessimism             -0.106     1.131    
                         clock uncertainty            0.071     1.202    
    SLICE_X80Y117        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.119ns (34.097%)  route 0.230ns (65.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.101 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.215     1.316    <hidden>
    SLICE_X80Y117        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     1.387 r  <hidden>
                         net (fo=1, routed)           0.015     1.402    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.237     1.237    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
                         clock pessimism             -0.106     1.131    
                         clock uncertainty            0.071     1.202    
    SLICE_X80Y117        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.112ns (29.016%)  route 0.274ns (70.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.101 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.258     1.359    <hidden>
    SLICE_X80Y117        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.064     1.423 r  <hidden>
                         net (fo=1, routed)           0.016     1.439    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.237     1.237    <hidden>
    SLICE_X80Y117        FDRE                                         r  <hidden>
                         clock pessimism             -0.106     1.131    
                         clock uncertainty            0.071     1.202    
    SLICE_X80Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.094ns (29.375%)  route 0.226ns (70.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.416ns, distribution 0.809ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=7, routed)           0.079     1.175    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.046     1.221 r  <hidden>
                         net (fo=13, routed)          0.147     1.368    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.225     1.225    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.173     1.052    
                         clock uncertainty            0.071     1.123    
    SLICE_X80Y114        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.179    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.157ns (23.503%)  route 0.511ns (76.497%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.416ns, distribution 0.816ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=7, routed)           0.079     1.175    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.046     1.221 r  <hidden>
                         net (fo=13, routed)          0.418     1.639    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X81Y65         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.063     1.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__3/O
                         net (fo=1, routed)           0.014     1.716    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__3_n_0
    SLICE_X81Y65         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.232     1.232    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X81Y65         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.106     1.126    
                         clock uncertainty            0.071     1.197    
    SLICE_X81Y65         FDSE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.253    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.139ns (20.532%)  route 0.538ns (79.468%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=7, routed)           0.079     1.175    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.046     1.221 r  <hidden>
                         net (fo=13, routed)          0.443     1.664    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     1.709 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__4/O
                         net (fo=1, routed)           0.016     1.725    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__4_n_0
    SLICE_X80Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.233     1.233    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X80Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.106     1.127    
                         clock uncertainty            0.071     1.198    
    SLICE_X80Y67         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.254    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.149ns (21.976%)  route 0.529ns (78.024%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.416ns, distribution 0.814ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=7, routed)           0.079     1.175    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.046     1.221 r  <hidden>
                         net (fo=13, routed)          0.438     1.659    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X80Y67         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.055     1.714 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_i_1/O
                         net (fo=1, routed)           0.012     1.726    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty_fwft_i0
    SLICE_X80Y67         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.230     1.230    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X80Y67         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                         clock pessimism             -0.106     1.124    
                         clock uncertainty            0.071     1.195    
    SLICE_X80Y67         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.251    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.149ns (21.848%)  route 0.533ns (78.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=7, routed)           0.079     1.175    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.046     1.221 r  <hidden>
                         net (fo=13, routed)          0.443     1.664    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X80Y67         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.055     1.719 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__4/O
                         net (fo=1, routed)           0.011     1.730    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__4_n_0
    SLICE_X80Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.233     1.233    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X80Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.106     1.127    
                         clock uncertainty            0.071     1.198    
    SLICE_X80Y67         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.254    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.139ns (20.029%)  route 0.555ns (79.971%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.416ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=7, routed)           0.079     1.175    <hidden>
    SLICE_X81Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.046     1.221 r  <hidden>
                         net (fo=13, routed)          0.460     1.681    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X79Y65         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.045     1.726 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3/O
                         net (fo=1, routed)           0.016     1.742    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.234     1.234    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.106     1.128    
                         clock uncertainty            0.071     1.199    
    SLICE_X79Y65         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.255    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :           32  Failing Endpoints,  Worst Slack       -0.374ns,  Total Violation       -4.125ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.228ns,  Total Violation       -1.048ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 3.326ns (25.401%)  route 9.768ns (74.599%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 12.158 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.763ns, distribution 1.395ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.835 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     7.028 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=99, routed)          0.828     7.856    <hidden>
    SLICE_X79Y78         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     7.974 f  <hidden>
                         net (fo=1, routed)           0.933     8.907    <hidden>
    SLICE_X79Y78         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.132     9.039 f  <hidden>
                         net (fo=3, routed)           0.658     9.697    <hidden>
    SLICE_X81Y78         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     9.768 f  <hidden>
                         net (fo=2, routed)           0.620    10.388    <hidden>
    SLICE_X80Y81         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069    10.457 f  <hidden>
                         net (fo=7, routed)           0.509    10.966    <hidden>
    SLICE_X80Y84         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070    11.036 r  <hidden>
                         net (fo=4, routed)           0.903    11.939    <hidden>
    SLICE_X81Y108        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.094    12.033 f  <hidden>
                         net (fo=1, routed)           0.484    12.517    <hidden>
    SLICE_X81Y107        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    12.560 r  <hidden>
                         net (fo=1, routed)           0.027    12.587    <hidden>
    SLICE_X81Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.158    12.158    <hidden>
    SLICE_X81Y107        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.226    
                         clock uncertainty           -0.072    12.154    
    SLICE_X81Y107        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.213    <hidden>
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.093ns  (logic 3.631ns (27.732%)  route 9.462ns (72.268%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.522    11.237    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    11.428 r  <hidden>
                         net (fo=4, routed)           1.056    12.484    <hidden>
    SLICE_X81Y101        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.072    12.556 r  <hidden>
                         net (fo=1, routed)           0.030    12.586    <hidden>
    SLICE_X81Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161    12.161    <hidden>
    SLICE_X81Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.229    
                         clock uncertainty           -0.072    12.157    
    SLICE_X81Y101        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.216    <hidden>
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 3.559ns (27.270%)  route 9.492ns (72.730%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 12.165 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.763ns, distribution 1.402ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.522    11.237    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    11.428 r  <hidden>
                         net (fo=4, routed)           1.116    12.544    <hidden>
    SLICE_X82Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.165    12.165    <hidden>
    SLICE_X82Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.233    
                         clock uncertainty           -0.072    12.161    
    SLICE_X82Y90         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.220    <hidden>
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 3.620ns (27.823%)  route 9.391ns (72.177%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 12.174 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.763ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.640    11.355    <hidden>
    SLICE_X78Y83         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075    11.430 r  <hidden>
                         net (fo=4, routed)           0.871    12.301    <hidden>
    SLICE_X82Y101        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177    12.478 r  <hidden>
                         net (fo=1, routed)           0.026    12.504    <hidden>
    SLICE_X82Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.174    12.174    <hidden>
    SLICE_X82Y101        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.242    
                         clock uncertainty           -0.072    12.170    
    SLICE_X82Y101        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    12.228    <hidden>
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.995ns  (logic 3.428ns (26.379%)  route 9.567ns (73.621%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 12.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.763ns, distribution 1.419ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=99, routed)          0.684     7.712    <hidden>
    SLICE_X81Y79         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     7.888 f  <hidden>
                         net (fo=3, routed)           1.109     8.997    <hidden>
    SLICE_X79Y80         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191     9.188 r  <hidden>
                         net (fo=4, routed)           0.733     9.921    <hidden>
    SLICE_X80Y81         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115    10.036 r  <hidden>
                         net (fo=4, routed)           1.316    11.352    <hidden>
    SLICE_X77Y84         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    11.392 r  <hidden>
                         net (fo=4, routed)           0.892    12.284    <hidden>
    SLICE_X82Y105        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    12.461 r  <hidden>
                         net (fo=1, routed)           0.027    12.488    <hidden>
    SLICE_X82Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.182    12.182    <hidden>
    SLICE_X82Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.250    
                         clock uncertainty           -0.072    12.178    
    SLICE_X82Y105        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.237    <hidden>
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.961ns  (logic 3.679ns (28.385%)  route 9.282ns (71.615%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.763ns, distribution 1.400ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.520    11.235    <hidden>
    SLICE_X78Y84         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193    11.428 r  <hidden>
                         net (fo=4, routed)           0.881    12.309    <hidden>
    SLICE_X79Y103        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118    12.427 r  <hidden>
                         net (fo=1, routed)           0.027    12.454    <hidden>
    SLICE_X79Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.163    12.163    <hidden>
    SLICE_X79Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.231    
                         clock uncertainty           -0.072    12.159    
    SLICE_X79Y103        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.218    <hidden>
  -------------------------------------------------------------------
                         required time                         12.218    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 3.559ns (27.489%)  route 9.388ns (72.511%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.763ns, distribution 1.391ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.522    11.237    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    11.428 r  <hidden>
                         net (fo=4, routed)           1.012    12.440    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.154    12.154    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.222    
                         clock uncertainty           -0.072    12.150    
    SLICE_X82Y89         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.210    <hidden>
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 3.561ns (27.792%)  route 9.252ns (72.208%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.763ns, distribution 1.293ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.520    11.235    <hidden>
    SLICE_X78Y84         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193    11.428 r  <hidden>
                         net (fo=4, routed)           0.878    12.306    <hidden>
    SLICE_X75Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.056    12.056    <hidden>
    SLICE_X75Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.124    
                         clock uncertainty           -0.072    12.052    
    SLICE_X75Y85         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.112    <hidden>
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.904ns  (logic 3.559ns (27.581%)  route 9.345ns (72.419%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.763ns, distribution 1.392ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[7])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.835 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.028 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=99, routed)          0.781     7.809    <hidden>
    SLICE_X80Y79         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     7.940 f  <hidden>
                         net (fo=2, routed)           0.487     8.427    <hidden>
    SLICE_X80Y77         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     8.599 r  <hidden>
                         net (fo=2, routed)           0.456     9.055    <hidden>
    SLICE_X80Y79         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     9.259 r  <hidden>
                         net (fo=4, routed)           1.324    10.583    <hidden>
    SLICE_X80Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.715 r  <hidden>
                         net (fo=4, routed)           0.522    11.237    <hidden>
    SLICE_X78Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    11.428 r  <hidden>
                         net (fo=4, routed)           0.969    12.397    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.155    12.155    <hidden>
    SLICE_X82Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.223    
                         clock uncertainty           -0.072    12.151    
    SLICE_X82Y89         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.210    <hidden>
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.879ns  (logic 3.549ns (27.556%)  route 9.330ns (72.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 0.831ns, distribution 1.639ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.763ns, distribution 1.392ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.470    -0.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X83Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.393 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.280     1.887    <hidden>
    SLICE_X82Y118        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     2.064 r  <hidden>
                         net (fo=31, routed)          1.985     4.049    <hidden>
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     4.124 f  <hidden>
                         net (fo=10, routed)          0.541     4.665    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[2]
    DSP48E2_X15Y38       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.337     5.002 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X15Y38       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.155     5.157 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     5.157    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X15Y38       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[6])
                                                      0.866     6.023 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     6.023    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y38       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     6.133 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     6.133    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y38       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.835 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.835    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y38       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     7.028 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=99, routed)          0.908     7.936    <hidden>
    SLICE_X77Y77         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     8.141 f  <hidden>
                         net (fo=1, routed)           0.532     8.673    <hidden>
    SLICE_X77Y76         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.845 r  <hidden>
                         net (fo=3, routed)           0.465     9.310    <hidden>
    SLICE_X76Y76         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     9.464 r  <hidden>
                         net (fo=4, routed)           0.687    10.151    <hidden>
    SLICE_X77Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172    10.323 r  <hidden>
                         net (fo=4, routed)           1.145    11.468    <hidden>
    SLICE_X79Y84         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.117    11.585 r  <hidden>
                         net (fo=3, routed)           0.787    12.372    <hidden>
    SLICE_X79Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.155    12.155    <hidden>
    SLICE_X79Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.068    12.223    
                         clock uncertainty           -0.072    12.151    
    SLICE_X79Y86         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.210    <hidden>
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                 -0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.228ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.181ns (5.762%)  route 2.960ns (94.238%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        3.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.743 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.329     0.586    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.661 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        1.631     2.292    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.068     2.432    
                         clock uncertainty            0.072     2.504    
    SLICE_X82Y125        FDRE (Hold_DFF2_SLICEM_C_R)
                                                      0.016     2.520    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.226ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.181ns (5.762%)  route 2.960ns (94.238%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        3.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.831ns, distribution 1.669ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.743 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.329     0.586    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.661 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        1.631     2.292    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.500     2.500    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.068     2.432    
                         clock uncertainty            0.072     2.504    
    SLICE_X82Y125        FDRE (Hold_AFF_SLICEM_C_R)
                                                      0.014     2.518    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.199ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.181ns (5.681%)  route 3.005ns (94.319%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.743 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.329     0.586    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.661 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        1.676     2.337    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.068     2.448    
                         clock uncertainty            0.072     2.520    
    SLICE_X88Y122        FDRE (Hold_DFF2_SLICEL_C_R)
                                                      0.016     2.536    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.199ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.181ns (5.681%)  route 3.005ns (94.319%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.743 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.329     0.586    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.661 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        1.676     2.337    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.068     2.448    
                         clock uncertainty            0.072     2.520    
    SLICE_X88Y122        FDRE (Hold_BFF2_SLICEL_C_R)
                                                      0.016     2.536    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.197ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.181ns (5.681%)  route 3.005ns (94.319%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        3.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.743 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.329     0.586    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.661 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        1.676     2.337    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.068     2.448    
                         clock uncertainty            0.072     2.520    
    SLICE_X88Y122        FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.014     2.534    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.106ns (3.191%)  route 3.216ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.208ns (routing 0.763ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.497ns (routing 0.831ns, distribution 1.666ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.208    -0.814    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X82Y142        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.708 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[37]/Q
                         net (fo=19, routed)          3.216     2.508    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.497     2.497    <hidden>
    SLICE_X82Y125        FDRE                                         r  <hidden>
                         clock pessimism             -0.204     2.293    
                         clock uncertainty            0.072     2.365    
    SLICE_X82Y125        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.108     2.473    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.452ns (13.345%)  route 2.935ns (86.655%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.763ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.406ns (routing 0.831ns, distribution 1.575ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.142    -0.880    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104    -0.776 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=3, routed)           1.564     0.788    <hidden>
    SLICE_X80Y77         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.133     0.921 f  <hidden>
                         net (fo=2, routed)           0.273     1.194    <hidden>
    SLICE_X79Y78         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     1.254 r  <hidden>
                         net (fo=4, routed)           0.323     1.577    <hidden>
    SLICE_X79Y79         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.126     1.703 r  <hidden>
                         net (fo=4, routed)           0.451     2.154    <hidden>
    SLICE_X79Y85         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.029     2.183 r  <hidden>
                         net (fo=3, routed)           0.324     2.507    <hidden>
    SLICE_X80Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.406     2.406    <hidden>
    SLICE_X80Y85         FDRE                                         r  <hidden>
                         clock pessimism             -0.141     2.265    
                         clock uncertainty            0.072     2.337    
    SLICE_X80Y85         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.108     2.445    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.174ns (5.140%)  route 3.211ns (94.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 0.763ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.256    -0.766    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X99Y132        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y132        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.662 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=41, routed)          3.189     2.527    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X88Y121        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.070     2.597 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wlast[4]_INST_0/O
                         net (fo=1, routed)           0.022     2.619    <hidden>
    SLICE_X88Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y121        FDRE                                         r  <hidden>
                         clock pessimism             -0.142     2.374    
                         clock uncertainty            0.072     2.446    
    SLICE_X88Y121        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.555    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.342ns (10.068%)  route 3.055ns (89.932%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 0.763ns, distribution 1.386ns)
  Clock Net Delay (Destination): 2.420ns (routing 0.831ns, distribution 1.589ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.149    -0.873    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y76         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.769 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[8]/Q
                         net (fo=3, routed)           1.106     0.337    <hidden>
    SLICE_X77Y75         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.029     0.366 r  <hidden>
                         net (fo=2, routed)           0.436     0.802    <hidden>
    SLICE_X77Y76         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.057     0.859 r  <hidden>
                         net (fo=4, routed)           0.423     1.282    <hidden>
    SLICE_X77Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.122     1.404 r  <hidden>
                         net (fo=4, routed)           0.611     2.015    <hidden>
    SLICE_X80Y85         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030     2.045 r  <hidden>
                         net (fo=3, routed)           0.479     2.524    <hidden>
    SLICE_X83Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.420     2.420    <hidden>
    SLICE_X83Y86         FDRE                                         r  <hidden>
                         clock pessimism             -0.141     2.280    
                         clock uncertainty            0.072     2.351    
    SLICE_X83Y86         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.458    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.132ns (3.848%)  route 3.298ns (96.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 0.763ns, distribution 1.393ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.831ns, distribution 1.680ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.156    -0.866    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103    -0.763 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         2.661     1.898    <hidden>
    SLICE_X87Y122        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.029     1.927 r  <hidden>
                         net (fo=17, routed)          0.637     2.564    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.511     2.511    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.068     2.443    
                         clock uncertainty            0.072     2.515    
    SLICE_X88Y122        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.019     2.496    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.113ns (1.954%)  route 5.669ns (98.046%))
  Logic Levels:           0  
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 7.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 0.831ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.763ns, distribution 1.434ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.445    -0.532    <hidden>
    SLICE_X83Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.419 r  <hidden>
                         net (fo=1, routed)           5.669     5.250    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.197     7.197    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.068     7.265    
                         clock uncertainty           -0.072     7.193    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[3])
                                                     -0.534     6.659    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.441ns (8.354%)  route 4.838ns (91.646%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.998     4.751    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.068     7.263    
                         clock uncertainty           -0.072     7.191    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     6.602    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.441ns (8.355%)  route 4.837ns (91.645%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.997     4.750    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.068     7.263    
                         clock uncertainty           -0.072     7.191    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.589     6.602    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.602    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.441ns (8.405%)  route 4.806ns (91.595%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.966     4.719    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.068     7.263    
                         clock uncertainty           -0.072     7.191    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     6.729    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.113ns (2.188%)  route 5.051ns (97.812%))
  Logic Levels:           0  
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.463ns (routing 0.831ns, distribution 1.632ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.763ns, distribution 1.432ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.463    -0.514    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.401 r  <hidden>
                         net (fo=1, routed)           5.051     4.650    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.195     7.195    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.068     7.263    
                         clock uncertainty           -0.072     7.191    
    RAMB36_X8Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.511     6.680    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.441ns (8.705%)  route 4.625ns (91.295%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 7.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.763ns, distribution 1.434ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.785     4.538    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.197     7.197    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.068     7.265    
                         clock uncertainty           -0.072     7.193    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.589     6.604    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.441ns (8.598%)  route 4.688ns (91.402%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 7.197 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.763ns, distribution 1.434ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.848     4.601    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.197     7.197    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.068     7.265    
                         clock uncertainty           -0.072     7.193    
    RAMB18_X8Y26         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     6.731    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.722ns (12.941%)  route 4.857ns (87.059%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 7.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.763ns, distribution 1.422ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.692     4.445    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X85Y68         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     4.577 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.290     4.867    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_0
    SLICE_X85Y68         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     5.016 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.035     5.051    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.185     7.185    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.068     7.253    
                         clock uncertainty           -0.072     7.181    
    SLICE_X85Y68         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     7.244    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 0.705ns (12.694%)  route 4.849ns (87.306%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        2.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 7.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.763ns, distribution 1.422ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.692     4.445    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X85Y68         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     4.577 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.290     4.867    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_0
    SLICE_X85Y68         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.999 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.027     5.026    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.185     7.185    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.068     7.253    
                         clock uncertainty           -0.072     7.181    
    SLICE_X85Y68         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.240    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.703ns (12.660%)  route 4.850ns (87.340%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 7.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.831ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.763ns, distribution 1.422ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.449    -0.528    <hidden>
    SLICE_X82Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.414 r  <hidden>
                         net (fo=2, routed)           2.640     2.226    <hidden>
    SLICE_X81Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.361 r  <hidden>
                         net (fo=4, routed)           1.200     3.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X80Y63         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.753 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          0.692     4.445    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X85Y68         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     4.577 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.289     4.866    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_0
    SLICE_X85Y68         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     4.996 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.029     5.025    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.185     7.185    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.068     7.253    
                         clock uncertainty           -0.072     7.181    
    SLICE_X85Y68         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.240    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  2.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.232ns (6.744%)  route 3.208ns (93.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.422ns (routing 0.831ns, distribution 1.591ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.181     2.439    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X80Y55         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.125     2.564 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.027     2.591    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.422     2.422    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y55         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.068     2.354    
                         clock uncertainty            0.072     2.426    
    SLICE_X80Y55         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     2.533    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.104ns (3.044%)  route 3.313ns (96.956%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.763ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.831ns, distribution 1.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.180    -0.842    <hidden>
    SLICE_X84Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.738 r  <hidden>
                         net (fo=1, routed)           3.313     2.575    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.540     2.540    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.068     2.472    
                         clock uncertainty            0.072     2.544    
    RAMB36_X8Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                     -0.039     2.505    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.103ns (3.016%)  route 3.312ns (96.984%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.831ns, distribution 1.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    <hidden>
    SLICE_X83Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103    -0.746 r  <hidden>
                         net (fo=1, routed)           3.312     2.566    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.529     2.529    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.068     2.461    
                         clock uncertainty            0.072     2.533    
    RAMB18_X8Y26         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.039     2.494    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.279ns (8.089%)  route 3.170ns (91.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.417ns (routing 0.831ns, distribution 1.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          2.723     1.981    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X80Y54         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.029     2.010 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.421     2.431    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X80Y54         LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     2.574 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.026     2.600    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X80Y54         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.417     2.417    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y54         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism             -0.068     2.349    
                         clock uncertainty            0.072     2.421    
    SLICE_X80Y54         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.106     2.527    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.103ns (2.972%)  route 3.363ns (97.028%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 0.763ns, distribution 1.416ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.831ns, distribution 1.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.179    -0.843    <hidden>
    SLICE_X84Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103    -0.740 r  <hidden>
                         net (fo=1, routed)           3.363     2.623    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.540     2.540    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.068     2.472    
                         clock uncertainty            0.072     2.544    
    RAMB36_X8Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.039     2.505    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.103ns (2.964%)  route 3.372ns (97.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.763ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.831ns, distribution 1.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.174    -0.848    <hidden>
    SLICE_X83Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103    -0.745 r  <hidden>
                         net (fo=1, routed)           3.372     2.627    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.529     2.529    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.068     2.461    
                         clock uncertainty            0.072     2.533    
    RAMB18_X8Y26         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.039     2.494    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.104ns (2.989%)  route 3.375ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.184ns (routing 0.763ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.831ns, distribution 1.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.184    -0.838    <hidden>
    SLICE_X85Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104    -0.734 r  <hidden>
                         net (fo=1, routed)           3.375     2.641    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.540     2.540    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.068     2.472    
                         clock uncertainty            0.072     2.544    
    RAMB36_X8Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.039     2.505    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.104ns (2.971%)  route 3.396ns (97.029%))
  Logic Levels:           0  
  Clock Path Skew:        3.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.174ns (routing 0.763ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.831ns, distribution 1.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.174    -0.848    <hidden>
    SLICE_X83Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104    -0.744 r  <hidden>
                         net (fo=1, routed)           3.396     2.652    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.540     2.540    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.068     2.472    
                         clock uncertainty            0.072     2.544    
    RAMB36_X8Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[9])
                                                     -0.039     2.505    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.103ns (2.950%)  route 3.389ns (97.050%))
  Logic Levels:           0  
  Clock Path Skew:        3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.763ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.831ns, distribution 1.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.180    -0.842    <hidden>
    SLICE_X84Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103    -0.739 r  <hidden>
                         net (fo=1, routed)           3.389     2.650    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.529     2.529    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y26         RAMB18E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.068     2.461    
                         clock uncertainty            0.072     2.533    
    RAMB18_X8Y26         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.039     2.494    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.104ns (2.947%)  route 3.425ns (97.053%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.540ns (routing 0.831ns, distribution 1.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    <hidden>
    SLICE_X83Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.745 r  <hidden>
                         net (fo=1, routed)           3.425     2.680    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.540     2.540    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y14         RAMB36E2                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.068     2.472    
                         clock uncertainty            0.072     2.544    
    RAMB36_X8Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.039     2.505    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.979ns (22.997%)  route 3.278ns (77.003%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.763ns, distribution 1.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.631 r  <hidden>
                         net (fo=32, routed)          0.856     3.487    <hidden>
    SLICE_X85Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     3.677 r  <hidden>
                         net (fo=3, routed)           0.762     4.439    <hidden>
    SLICE_X88Y122        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.532 r  <hidden>
                         net (fo=3, routed)           0.744     5.276    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X96Y134        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     5.348 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.124     5.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X96Y134        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     5.603 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.209     5.812    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X97Y135        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.943 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.140     6.083    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X97Y134        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     6.198 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.090     6.288    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aa_sa_awready
    SLICE_X97Y134        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     6.420 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0/O
                         net (fo=2, routed)           0.353     6.773    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0
    SLICE_X95Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.257     9.235    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aclk
    SLICE_X95Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/C
                         clock pessimism              0.142     9.377    
                         clock uncertainty           -0.072     9.305    
    SLICE_X95Y134        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     9.222    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.979ns (23.387%)  route 3.207ns (76.613%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.763ns, distribution 1.488ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.631 r  <hidden>
                         net (fo=32, routed)          0.856     3.487    <hidden>
    SLICE_X85Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     3.677 r  <hidden>
                         net (fo=3, routed)           0.762     4.439    <hidden>
    SLICE_X88Y122        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.532 r  <hidden>
                         net (fo=3, routed)           0.744     5.276    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X96Y134        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     5.348 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.124     5.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X96Y134        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     5.603 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.209     5.812    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X97Y135        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.943 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.140     6.083    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X97Y134        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     6.198 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.090     6.288    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aa_sa_awready
    SLICE_X97Y134        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     6.420 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0/O
                         net (fo=2, routed)           0.282     6.702    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0
    SLICE_X97Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.251     9.229    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aclk
    SLICE_X97Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]/C
                         clock pessimism              0.142     9.371    
                         clock uncertainty           -0.072     9.299    
    SLICE_X97Y134        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     9.216    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.940ns (22.280%)  route 3.279ns (77.720%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.763ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.631 f  <hidden>
                         net (fo=32, routed)          0.856     3.487    <hidden>
    SLICE_X85Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     3.677 f  <hidden>
                         net (fo=3, routed)           0.762     4.439    <hidden>
    SLICE_X88Y122        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.532 f  <hidden>
                         net (fo=3, routed)           0.744     5.276    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X96Y134        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     5.348 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.124     5.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X96Y134        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     5.603 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.209     5.812    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X97Y135        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.943 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.140     6.083    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X97Y134        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     6.198 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.147     6.345    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awready
    SLICE_X98Y134        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.093     6.438 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_i_1__0/O
                         net (fo=1, routed)           0.297     6.735    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_i_1__0_n_0
    SLICE_X97Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.253     9.231    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X97Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/C
                         clock pessimism              0.142     9.373    
                         clock uncertainty           -0.072     9.301    
    SLICE_X97Y134        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.360    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.997ns (23.857%)  route 3.182ns (76.143%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.763ns, distribution 1.497ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.631 r  <hidden>
                         net (fo=32, routed)          0.856     3.487    <hidden>
    SLICE_X85Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     3.677 r  <hidden>
                         net (fo=3, routed)           0.762     4.439    <hidden>
    SLICE_X88Y122        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.532 r  <hidden>
                         net (fo=3, routed)           0.744     5.276    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X96Y134        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     5.348 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.124     5.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X96Y134        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     5.603 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.209     5.812    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X97Y135        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.943 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.140     6.083    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X97Y134        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     6.198 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.088     6.286    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awready
    SLICE_X97Y134        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     6.436 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_inv_i_1__0/O
                         net (fo=1, routed)           0.259     6.695    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_inv_i_1__0_n_0
    SLICE_X97Y133        FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.260     9.238    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X97Y133        FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
                         clock pessimism              0.142     9.380    
                         clock uncertainty           -0.072     9.308    
    SLICE_X97Y133        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     9.371    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.866ns (21.019%)  route 3.254ns (78.981%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.763ns, distribution 1.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.631 r  <hidden>
                         net (fo=32, routed)          0.856     3.487    <hidden>
    SLICE_X85Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     3.677 r  <hidden>
                         net (fo=3, routed)           0.762     4.439    <hidden>
    SLICE_X88Y122        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.532 r  <hidden>
                         net (fo=3, routed)           0.744     5.276    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X96Y134        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     5.348 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.124     5.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X96Y134        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     5.603 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.209     5.812    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X97Y135        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.943 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.214     6.157    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_axi.s_axi_awready_i_reg
    SLICE_X95Y134        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     6.291 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_2/O
                         net (fo=1, routed)           0.345     6.636    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/D[1]
    SLICE_X95Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.257     9.235    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aclk
    SLICE_X95Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/C
                         clock pessimism              0.142     9.377    
                         clock uncertainty           -0.072     9.305    
    SLICE_X95Y134        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.365    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                          9.365    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.769ns (20.617%)  route 2.961ns (79.383%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.184 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.763ns, distribution 1.443ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.633 r  <hidden>
                         net (fo=17, routed)          0.347     2.980    <hidden>
    SLICE_X88Y122        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     3.095 r  <hidden>
                         net (fo=3, routed)           0.142     3.237    <hidden>
    SLICE_X88Y121        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     3.336 r  <hidden>
                         net (fo=2, routed)           0.663     3.999    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X98Y133        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     4.039 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.205     4.244    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X99Y134        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     4.376 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.216     4.592    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X99Y137        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     4.726 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.486     5.212    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X97Y158        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.344 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.902     6.246    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.206     9.184    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.143     9.326    
                         clock uncertainty           -0.072     9.255    
    SLICE_X86Y157        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.208    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.769ns (20.617%)  route 2.961ns (79.383%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.184 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.763ns, distribution 1.443ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.633 r  <hidden>
                         net (fo=17, routed)          0.347     2.980    <hidden>
    SLICE_X88Y122        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     3.095 r  <hidden>
                         net (fo=3, routed)           0.142     3.237    <hidden>
    SLICE_X88Y121        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     3.336 r  <hidden>
                         net (fo=2, routed)           0.663     3.999    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X98Y133        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     4.039 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.205     4.244    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X99Y134        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     4.376 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.216     4.592    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X99Y137        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     4.726 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.486     5.212    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X97Y158        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.344 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.902     6.246    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.206     9.184    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                         clock pessimism              0.143     9.326    
                         clock uncertainty           -0.072     9.255    
    SLICE_X86Y157        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     9.208    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.769ns (20.617%)  route 2.961ns (79.383%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.184 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.763ns, distribution 1.443ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.633 r  <hidden>
                         net (fo=17, routed)          0.347     2.980    <hidden>
    SLICE_X88Y122        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     3.095 r  <hidden>
                         net (fo=3, routed)           0.142     3.237    <hidden>
    SLICE_X88Y121        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     3.336 r  <hidden>
                         net (fo=2, routed)           0.663     3.999    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X98Y133        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     4.039 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.205     4.244    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X99Y134        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     4.376 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.216     4.592    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X99Y137        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     4.726 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.486     5.212    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X97Y158        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.344 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.902     6.246    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.206     9.184    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]/C
                         clock pessimism              0.143     9.326    
                         clock uncertainty           -0.072     9.255    
    SLICE_X86Y157        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     9.208    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.769ns (20.617%)  route 2.961ns (79.383%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.184 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.763ns, distribution 1.443ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.633 r  <hidden>
                         net (fo=17, routed)          0.347     2.980    <hidden>
    SLICE_X88Y122        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     3.095 r  <hidden>
                         net (fo=3, routed)           0.142     3.237    <hidden>
    SLICE_X88Y121        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     3.336 r  <hidden>
                         net (fo=2, routed)           0.663     3.999    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X98Y133        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     4.039 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.205     4.244    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X99Y134        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     4.376 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.216     4.592    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X99Y137        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     4.726 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.486     5.212    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X97Y158        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.344 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.902     6.246    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.206     9.184    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y157        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.143     9.326    
                         clock uncertainty           -0.072     9.255    
    SLICE_X86Y157        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.208    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.918ns (23.764%)  route 2.945ns (76.236%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.831ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.763ns, distribution 1.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.516     2.516    <hidden>
    SLICE_X88Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.631 f  <hidden>
                         net (fo=32, routed)          0.856     3.487    <hidden>
    SLICE_X85Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.190     3.677 f  <hidden>
                         net (fo=3, routed)           0.762     4.439    <hidden>
    SLICE_X88Y122        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.532 f  <hidden>
                         net (fo=3, routed)           0.744     5.276    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X96Y134        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     5.348 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.124     5.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X96Y134        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.131     5.603 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.209     5.812    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X97Y135        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.131     5.943 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.140     6.083    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X97Y134        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     6.198 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.083     6.281    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awready
    SLICE_X97Y134        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     6.352 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1/O
                         net (fo=1, routed)           0.027     6.379    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1_n_0
    SLICE_X97Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.253     9.231    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X97Y134        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/C
                         clock pessimism              0.142     9.373    
                         clock uncertainty           -0.072     9.301    
    SLICE_X97Y134        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.360    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.049ns (14.804%)  route 0.282ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.375ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.416ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.050     1.050    <hidden>
    SLICE_X81Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.099 r  <hidden>
                         net (fo=2, routed)           0.282     1.381    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[6]
    SLICE_X84Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.280    -0.545    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X84Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]/C
                         clock pessimism             -0.041    -0.586    
                         clock uncertainty            0.072    -0.514    
    SLICE_X84Y122        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.458    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.848ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.049ns (14.203%)  route 0.296ns (85.797%))
  Logic Levels:           0  
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.375ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.416ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.054     1.054    <hidden>
    SLICE_X81Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.103 r  <hidden>
                         net (fo=2, routed)           0.296     1.399    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[31]
    SLICE_X82Y120        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.289    -0.536    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X82Y120        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
                         clock pessimism             -0.041    -0.577    
                         clock uncertainty            0.072    -0.505    
    SLICE_X82Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.449    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.851ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.048ns (14.590%)  route 0.281ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.040ns (routing 0.375ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.416ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.040     1.040    <hidden>
    SLICE_X78Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.088 r  <hidden>
                         net (fo=2, routed)           0.281     1.369    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.256    -0.569    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.041    -0.610    
                         clock uncertainty            0.072    -0.538    
    SLICE_X81Y126        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.482    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.863ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.375ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.416ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.054     1.054    <hidden>
    SLICE_X79Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.102 r  <hidden>
                         net (fo=2, routed)           0.259     1.361    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[16]
    SLICE_X84Y122        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.391 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[16]_i_1__3/O
                         net (fo=1, routed)           0.016     1.407    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[16]
    SLICE_X84Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.282    -0.543    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X84Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]/C
                         clock pessimism             -0.041    -0.584    
                         clock uncertainty            0.072    -0.512    
    SLICE_X84Y122        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.456    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.111ns (33.841%)  route 0.217ns (66.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.056ns (routing 0.375ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.056     1.056    <hidden>
    SLICE_X79Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.104 r  <hidden>
                         net (fo=2, routed)           0.203     1.307    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[29]
    SLICE_X81Y126        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.063     1.370 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[29]_i_1__3/O
                         net (fo=1, routed)           0.014     1.384    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[29]
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.258    -0.567    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.041    -0.608    
                         clock uncertainty            0.072    -0.536    
    SLICE_X81Y126        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056    -0.480    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.868ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.094ns (27.168%)  route 0.252ns (72.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.375ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.042     1.042    <hidden>
    SLICE_X78Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.091 r  <hidden>
                         net (fo=2, routed)           0.240     1.331    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[28]
    SLICE_X81Y126        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045     1.376 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[28]_i_1__3/O
                         net (fo=1, routed)           0.012     1.388    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[28]
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.258    -0.567    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.041    -0.608    
                         clock uncertainty            0.072    -0.536    
    SLICE_X81Y126        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.480    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.093ns (25.203%)  route 0.276ns (74.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.416ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X81Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.096 r  <hidden>
                         net (fo=2, routed)           0.262     1.358    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[30]
    SLICE_X82Y120        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.045     1.403 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[30]_i_1__3/O
                         net (fo=1, routed)           0.014     1.417    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[30]
    SLICE_X82Y120        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.287    -0.538    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X82Y120        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.041    -0.579    
                         clock uncertainty            0.072    -0.507    
    SLICE_X82Y120        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.451    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.649%)  route 0.310ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.375ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.416ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.064     1.064    <hidden>
    SLICE_X82Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.113 r  <hidden>
                         net (fo=2, routed)           0.310     1.423    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[23]
    SLICE_X82Y120        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.289    -0.536    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X82Y120        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]/C
                         clock pessimism             -0.041    -0.577    
                         clock uncertainty            0.072    -0.505    
    SLICE_X82Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.449    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.388%)  route 0.317ns (86.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.375ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.416ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.048     1.048    <hidden>
    SLICE_X81Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.097 r  <hidden>
                         net (fo=2, routed)           0.317     1.414    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[2]
    SLICE_X84Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.280    -0.545    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X84Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.041    -0.586    
                         clock uncertainty            0.072    -0.514    
    SLICE_X84Y122        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.458    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.120ns (33.994%)  route 0.233ns (66.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.040ns (routing 0.375ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.040     1.040    <hidden>
    SLICE_X78Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.088 r  <hidden>
                         net (fo=2, routed)           0.218     1.306    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X81Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.072     1.378 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[26]_i_1__3/O
                         net (fo=1, routed)           0.015     1.393    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[26]
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.258    -0.567    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y126        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.041    -0.608    
                         clock uncertainty            0.072    -0.536    
    SLICE_X81Y126        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.480    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  1.873    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.823ns  (logic 0.114ns (13.852%)  route 0.709ns (86.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y57                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.709     0.823    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X71Y57         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X71Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.060    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.784ns  (logic 0.117ns (14.923%)  route 0.667ns (85.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y66         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.667     0.784    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y66         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X73Y66         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     2.063    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.063    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y55                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.667     0.781    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y55         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     2.063    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.063    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.667     0.781    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y63         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y63         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     2.063    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.063    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.753ns  (logic 0.114ns (15.139%)  route 0.639ns (84.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y43                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y43         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.639     0.753    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y43         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y43         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     2.063    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.063    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.735ns  (logic 0.118ns (16.054%)  route 0.617ns (83.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y57                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y57         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     0.735    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X73Y56         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     2.063    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.063    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.729ns  (logic 0.114ns (15.638%)  route 0.615ns (84.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y66         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.615     0.729    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X73Y66         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X73Y66         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     2.060    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.729ns  (logic 0.114ns (15.638%)  route 0.615ns (84.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     0.729    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y65         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X73Y65         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     2.060    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.718ns  (logic 0.114ns (15.877%)  route 0.604ns (84.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X73Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     0.718    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X73Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X73Y47         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     2.060    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.060    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X73Y47         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.591     0.705    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X74Y46         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X74Y46         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     2.063    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.063    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  1.358    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.733ns  (logic 0.117ns (6.751%)  route 1.616ns (93.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X57Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.616     1.733    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[23]
    SLICE_X49Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X49Y122        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.179ns  (logic 0.114ns (9.669%)  route 1.065ns (90.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X60Y107        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.065     1.179    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[22]
    SLICE_X57Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y128        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     4.062    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.158ns  (logic 0.116ns (10.017%)  route 1.042ns (89.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X61Y112        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           1.042     1.158    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[24]
    SLICE_X57Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y129        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.108ns  (logic 0.114ns (10.289%)  route 0.994ns (89.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
    SLICE_X60Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.994     1.108    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[19]
    SLICE_X57Y130        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y130        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.059    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.058ns  (logic 0.114ns (10.775%)  route 0.944ns (89.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/C
    SLICE_X61Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.944     1.058    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[23]
    SLICE_X57Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y129        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     4.061    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.006ns  (logic 0.114ns (11.332%)  route 0.892ns (88.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X70Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.892     1.006    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[27]
    SLICE_X69Y81         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y81         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     4.059    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.007ns  (logic 0.114ns (11.321%)  route 0.893ns (88.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X71Y97         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.893     1.007    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[22]
    SLICE_X65Y97         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y97         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.061    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.996ns  (logic 0.118ns (11.847%)  route 0.878ns (88.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/C
    SLICE_X57Y113        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.878     0.996    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[24]
    SLICE_X49Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X49Y123        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.972ns  (logic 0.114ns (11.728%)  route 0.858ns (88.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/C
    SLICE_X73Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.858     0.972    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[29]
    SLICE_X72Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y80         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.944ns  (logic 0.116ns (12.288%)  route 0.828ns (87.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.828     0.944    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[20]
    SLICE_X57Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y129        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     4.061    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  3.117    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        4.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        0.619ns  (logic 0.114ns (18.417%)  route 0.505ns (81.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 12.186 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns = ( 7.432 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 0.831ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.763ns, distribution 1.423ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.432     7.432    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     7.546 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.505     8.051    <hidden>
    SLICE_X82Y116        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.186    12.186    <hidden>
    SLICE_X82Y116        FDCE                                         r  <hidden>
                         clock pessimism              0.140    12.326    
                         clock uncertainty           -0.071    12.255    
    SLICE_X82Y116        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    12.173    <hidden>
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        0.562ns  (logic 0.114ns (20.285%)  route 0.448ns (79.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 12.167 - 10.000 ) 
    Source Clock Delay      (SCD):    2.432ns = ( 7.432 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 0.831ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.763ns, distribution 1.404ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.432     7.432    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     7.546 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.448     7.994    <hidden>
    SLICE_X80Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.167    12.167    <hidden>
    SLICE_X80Y117        FDCE                                         r  <hidden>
                         clock pessimism              0.140    12.307    
                         clock uncertainty           -0.071    12.236    
    SLICE_X80Y117        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    12.154    <hidden>
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  4.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.048ns (18.750%)  route 0.208ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.416ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.101 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.208     1.309    <hidden>
    SLICE_X80Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.234     1.234    <hidden>
    SLICE_X80Y117        FDCE                                         r  <hidden>
                         clock pessimism             -0.106     1.128    
                         clock uncertainty            0.071     1.199    
    SLICE_X80Y117        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.048ns (16.609%)  route 0.241ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.375ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.416ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.053     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.101 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           0.241     1.342    <hidden>
    SLICE_X82Y116        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.255     1.255    <hidden>
    SLICE_X82Y116        FDCE                                         r  <hidden>
                         clock pessimism             -0.106     1.149    
                         clock uncertainty            0.071     1.220    
    SLICE_X82Y116        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.225    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        8.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.117ns (2.821%)  route 4.030ns (97.179%))
  Logic Levels:           0  
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.831ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.453    -0.524    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.407 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.030     3.623    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161    12.161    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.201    12.362    
                         clock uncertainty           -0.072    12.291    
    SLICE_X80Y114        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    12.209    <hidden>
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.117ns (2.821%)  route 4.030ns (97.179%))
  Logic Levels:           0  
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.831ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.453    -0.524    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.407 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.030     3.623    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161    12.161    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.201    12.362    
                         clock uncertainty           -0.072    12.291    
    SLICE_X80Y114        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    12.209    <hidden>
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.107ns (3.171%)  route 3.267ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.267     2.525    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.202     2.221    
                         clock uncertainty            0.072     2.293    
    SLICE_X80Y114        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.016     2.309    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.107ns (3.171%)  route 3.267ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.267     2.525    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.202     2.221    
                         clock uncertainty            0.072     2.293    
    SLICE_X80Y114        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.016     2.309    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.117ns (2.724%)  route 4.178ns (97.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 7.163 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.831ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.763ns, distribution 1.400ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.453    -0.524    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.407 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.178     3.771    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.163     7.163    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.201     7.364    
                         clock uncertainty           -0.072     7.292    
    SLICE_X80Y114        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     7.210    <hidden>
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.117ns (2.821%)  route 4.030ns (97.179%))
  Logic Levels:           0  
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.161 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.831ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.453    -0.524    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.407 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.030     3.623    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161     7.161    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.201     7.362    
                         clock uncertainty           -0.072     7.291    
    SLICE_X80Y114        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     7.209    <hidden>
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.117ns (2.821%)  route 4.030ns (97.179%))
  Logic Levels:           0  
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 7.161 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.831ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.763ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.453    -0.524    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117    -0.407 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.030     3.623    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.161     7.161    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism              0.201     7.362    
                         clock uncertainty           -0.072     7.291    
    SLICE_X80Y114        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     7.209    <hidden>
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  3.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.107ns (3.171%)  route 3.267ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.267     2.525    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.202     2.221    
                         clock uncertainty            0.072     2.293    
    SLICE_X80Y114        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.016     2.309    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.107ns (3.171%)  route 3.267ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.423ns (routing 0.831ns, distribution 1.592ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.267     2.525    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.423     2.423    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.202     2.221    
                         clock uncertainty            0.072     2.293    
    SLICE_X80Y114        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.016     2.309    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.107ns (3.061%)  route 3.389ns (96.939%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 0.763ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.428ns (routing 0.831ns, distribution 1.597ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623    -3.469 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.097    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.173    -0.849    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X79Y116        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.742 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.389     2.647    <hidden>
    SLICE_X80Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.428     2.428    <hidden>
    SLICE_X80Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.202     2.226    
                         clock uncertainty            0.072     2.298    
    SLICE_X80Y114        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.016     2.314    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.184ns (3.709%)  route 4.777ns (96.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.149 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.763ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.506     4.414    <hidden>
    SLICE_X85Y96         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.171     9.149    <hidden>
    SLICE_X85Y96         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.335    
                         clock uncertainty           -0.072     9.263    
    SLICE_X85Y96         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.181    <hidden>
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.184ns (3.747%)  route 4.727ns (96.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 9.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.763ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.456     4.364    <hidden>
    SLICE_X84Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.164     9.142    <hidden>
    SLICE_X84Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.328    
                         clock uncertainty           -0.072     9.256    
    SLICE_X84Y94         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.174    <hidden>
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.184ns (3.747%)  route 4.727ns (96.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 9.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.763ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.456     4.364    <hidden>
    SLICE_X84Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.164     9.142    <hidden>
    SLICE_X84Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.328    
                         clock uncertainty           -0.072     9.256    
    SLICE_X84Y94         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     9.174    <hidden>
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.184ns (3.747%)  route 4.727ns (96.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 9.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.763ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.456     4.364    <hidden>
    SLICE_X84Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.164     9.142    <hidden>
    SLICE_X84Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.328    
                         clock uncertainty           -0.072     9.256    
    SLICE_X84Y94         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.174    <hidden>
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.184ns (3.745%)  route 4.729ns (96.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.763ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.458     4.366    <hidden>
    SLICE_X85Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.168     9.146    <hidden>
    SLICE_X85Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.332    
                         clock uncertainty           -0.072     9.260    
    SLICE_X85Y94         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.178    <hidden>
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.184ns (3.745%)  route 4.729ns (96.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.763ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.458     4.366    <hidden>
    SLICE_X85Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.168     9.146    <hidden>
    SLICE_X85Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.332    
                         clock uncertainty           -0.072     9.260    
    SLICE_X85Y94         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.178    <hidden>
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.184ns (3.753%)  route 4.719ns (96.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.763ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.448     4.356    <hidden>
    SLICE_X85Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.166     9.144    <hidden>
    SLICE_X85Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.330    
                         clock uncertainty           -0.072     9.258    
    SLICE_X85Y94         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082     9.176    <hidden>
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.184ns (3.753%)  route 4.719ns (96.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.763ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.448     4.356    <hidden>
    SLICE_X85Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.166     9.144    <hidden>
    SLICE_X85Y94         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.330    
                         clock uncertainty           -0.072     9.258    
    SLICE_X85Y94         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     9.176    <hidden>
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.184ns (3.827%)  route 4.624ns (96.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.763ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.353     4.261    <hidden>
    SLICE_X85Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.175     9.153    <hidden>
    SLICE_X85Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.339    
                         clock uncertainty           -0.072     9.267    
    SLICE_X85Y95         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.185    <hidden>
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.184ns (3.827%)  route 4.624ns (96.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 0.831ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.175ns (routing 0.763ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.974    -3.497 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.060    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.977 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.430    -0.547    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X78Y118        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.433 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.271     2.838    <hidden>
    SLICE_X90Y104        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     2.908 f  <hidden>
                         net (fo=34, routed)          1.353     4.261    <hidden>
    SLICE_X85Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.623     6.531 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.903    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       2.175     9.153    <hidden>
    SLICE_X85Y95         FDCE                                         r  <hidden>
                         clock pessimism              0.186     9.339    
                         clock uncertainty           -0.072     9.267    
    SLICE_X85Y95         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.185    <hidden>
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  4.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.416ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.137    -0.295    <hidden>
    SLICE_X76Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.232    -0.593    <hidden>
    SLICE_X76Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.141    -0.452    
    SLICE_X76Y55         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.447    <hidden>
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.211    -0.221    <hidden>
    SLICE_X78Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.237    -0.588    <hidden>
    SLICE_X78Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.181    -0.406    
    SLICE_X78Y55         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.401    <hidden>
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.049ns (18.631%)  route 0.214ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.416ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.214    -0.218    <hidden>
    SLICE_X78Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.239    -0.586    <hidden>
    SLICE_X78Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.181    -0.404    
    SLICE_X78Y55         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005    -0.399    <hidden>
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.049ns (19.522%)  route 0.202ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.099ns (routing 0.375ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.416ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.099    -0.440    <hidden>
    SLICE_X89Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.391 f  <hidden>
                         net (fo=25, routed)          0.202    -0.189    <hidden>
    SLICE_X89Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.294    -0.531    <hidden>
    SLICE_X89Y41         FDCE                                         r  <hidden>
                         clock pessimism              0.148    -0.382    
    SLICE_X89Y41         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.377    <hidden>
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.251    -0.181    <hidden>
    SLICE_X78Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.237    -0.588    <hidden>
    SLICE_X78Y54         FDCE                                         r  <hidden>
                         clock pessimism              0.181    -0.406    
    SLICE_X78Y54         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    -0.401    <hidden>
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.049ns (16.172%)  route 0.254ns (83.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.416ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.254    -0.178    <hidden>
    SLICE_X78Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.239    -0.586    <hidden>
    SLICE_X78Y54         FDCE                                         r  <hidden>
                         clock pessimism              0.181    -0.404    
    SLICE_X78Y54         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005    -0.399    <hidden>
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.049ns (16.172%)  route 0.254ns (83.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.416ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.254    -0.178    <hidden>
    SLICE_X78Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.239    -0.586    <hidden>
    SLICE_X78Y54         FDCE                                         r  <hidden>
                         clock pessimism              0.181    -0.404    
    SLICE_X78Y54         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005    -0.399    <hidden>
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.049ns (16.013%)  route 0.257ns (83.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.058ns (routing 0.375ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.416ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.058    -0.481    <hidden>
    SLICE_X76Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.432 f  <hidden>
                         net (fo=25, routed)          0.257    -0.175    <hidden>
    SLICE_X77Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.238    -0.587    <hidden>
    SLICE_X77Y53         FDCE                                         r  <hidden>
                         clock pessimism              0.154    -0.433    
    SLICE_X77Y53         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.428    <hidden>
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.048ns (13.793%)  route 0.300ns (86.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.086ns (routing 0.375ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.416ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.086    -0.453    <hidden>
    SLICE_X83Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.405 f  <hidden>
                         net (fo=25, routed)          0.300    -0.105    <hidden>
    SLICE_X84Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.269    -0.556    <hidden>
    SLICE_X84Y54         FDCE                                         r  <hidden>
                         clock pessimism              0.182    -0.374    
    SLICE_X84Y54         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.369    <hidden>
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.049ns (13.243%)  route 0.321ns (86.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.099ns (routing 0.375ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.416ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.369    -1.733 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.539 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.099    -0.440    <hidden>
    SLICE_X89Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.391 f  <hidden>
                         net (fo=25, routed)          0.321    -0.070    <hidden>
    SLICE_X87Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.028    -2.065 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.825 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=21653, routed)       1.260    -0.565    <hidden>
    SLICE_X87Y41         FDCE                                         r  <hidden>
                         clock pessimism              0.182    -0.383    
    SLICE_X87Y41         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.378    <hidden>
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.308    





