;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	SUB 700, 10
	SUB -7, <-120
	MOV -7, @-20
	CMP 2, @-60
	SPL <121, 103
	SUB #72, @200
	SPL 172
	SUB 270, 1
	SUB @121, 103
	SUB @117, 106
	SUB @-327, 100
	MOV 127, 106
	MOV 127, 106
	MOV 127, 106
	SUB 0, @0
	ADD #270, <1
	MOV 12, @10
	ADD #270, 1
	SUB #270, 1
	SPL 172
	SUB @172, 0
	SUB 27, 0
	ADD #270, <1
	SUB -7, <-120
	JMP 27
	MOV -207, <-120
	MOV 20, @12
	MOV 20, @12
	CMP 90, @12
	MOV 20, @12
	MOV 127, 106
	SUB 270, 0
	SUB 270, 0
	CMP 90, @12
	SLT 90, @12
	SUB #12, @200
	CMP -207, <-120
	MOV @121, 100
	MOV @121, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
