
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.502760                       # Number of seconds simulated
sim_ticks                                502759534500                       # Number of ticks simulated
final_tick                               3739148452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154575                       # Simulator instruction rate (inst/s)
host_op_rate                                   184762                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21339301                       # Simulator tick rate (ticks/s)
host_mem_usage                                2655904                       # Number of bytes of host memory used
host_seconds                                 23560.26                       # Real time elapsed on the host
sim_insts                                  3641828823                       # Number of instructions simulated
sim_ops                                    4353034950                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker       133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        20672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      1932800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    245110144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       302848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      4918336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     10022528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       379648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        23808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3221120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    448996032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       125696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2984896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      6299392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          724632384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1932800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      4918336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3221120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2984896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13057152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    522785344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       522785344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         2088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        30200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3829846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        76849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       156602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         5932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        50330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      7015563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         1964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        46639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        98428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11322381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8168521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8168521                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       265797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        41117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      3844383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    487529579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       602371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       196675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      9782681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     19935033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       755128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        47355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      6406880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    893063187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       250012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       123224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5937025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     12529632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1441310078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3844383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      9782681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      6406880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5937025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25970968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1039831785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1039831785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1039831785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       265797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        41117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3844383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    487529579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       602371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       196675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      9782681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     19935033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       755128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        47355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      6406880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    893063187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       250012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       123224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5937025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     12529632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2481141863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    11322382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8168521                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11322382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8168521                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              724556288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               522783808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               724632448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            522785344                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            724550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            711880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            693865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            689499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            676560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            707716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            713516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            753433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            689069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            706188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           686528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           739921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           714853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           704265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           714544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           694805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            505826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            498368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            505651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            494810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            518353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            511723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            535673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            497101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            516561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           499197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           528475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           507531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           518848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           506008                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       570                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  502759609500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11322382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8168521                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4270723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4293652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1700791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  723604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  218801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   90747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 169342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 343488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 444818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 496308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 519318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 531824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 540609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 544690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 548139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 554327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 549433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 555297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 589820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 567465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 588223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 518807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7644725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.163694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.225932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.199912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5392630     70.54%     70.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       922172     12.06%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       342842      4.48%     87.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       242718      3.17%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       191774      2.51%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       147325      1.93%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       110337      1.44%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        87430      1.14%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       207497      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7644725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       506436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.382641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.976328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       506435    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        506436                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       506436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.129377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.406407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        503099     99.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          2419      0.48%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           142      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           128      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           228      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            89      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            57      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            50      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            36      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            17      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            14      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            21      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            72      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        506436                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 372895548249                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            585167898249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                56605960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32937.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51687.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1441.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1039.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1441.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1039.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7102528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4742434                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      25794.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              28804348440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              15716658375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             44291317200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            26490719520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32872809840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         324725438925                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          17130564000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           490031856300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            973.645957                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  25833063750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16788200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  460136960500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              29021048280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              15834897375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             44123773200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            26440693920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32872809840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         323957277855                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          17804385000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           490054885470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            973.691728                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  26949201250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16788200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  459020813750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2170                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    8960000                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2236                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   503301256500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     206                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         11615850                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.086304                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          145407190                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11616858                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.516912                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237931514000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1022.086304                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998131                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998131                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        359392621                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       359392621                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     99957550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       99957550                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     44900134                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      44900134                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        36881                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        36881                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       233117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       233117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       230658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       230658                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    144857684                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144857684                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    144894565                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144894565                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     26499517                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26499517                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1967282                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1967282                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        48830                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        48830                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4484                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4484                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4584                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4584                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     28466799                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28466799                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     28515629                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28515629                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1458610705000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1458610705000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 157954979159                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 157954979159                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    163822000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    163822000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     24365000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     24365000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       411500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       411500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1616565684159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1616565684159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1616565684159                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1616565684159                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    126457067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    126457067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     46867416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     46867416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        85711                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        85711                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       237601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       237601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       235242                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       235242                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    173324483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    173324483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    173410194                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    173410194                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.209553                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209553                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.041975                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041975                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.569705                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.569705                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.018872                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018872                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019486                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019486                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.164240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.164440                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164440                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55042.916631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55042.916631                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80290.969550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80290.969550                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 36534.790366                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36534.790366                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5315.226876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5315.226876                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56787.757702                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56787.757702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56690.514670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56690.514670                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     44968876                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        49521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1071018                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            580                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.987040                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.381034                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      4558245                       # number of writebacks
system.cpu0.dcache.writebacks::total          4558245                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     15201803                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15201803                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1664263                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1664263                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     16866066                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16866066                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     16866066                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16866066                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11297714                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11297714                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       303019                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       303019                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        31854                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        31854                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4584                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4584                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     11600733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11600733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     11632587                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11632587                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3200                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3200                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4082                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4082                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7282                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7282                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 505982974500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 505982974500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  15580273403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15580273403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   2705595500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   2705595500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     49947500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     49947500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     19814000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19814000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       378500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       378500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 521563247903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 521563247903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 524268843403                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 524268843403                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    470505500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    470505500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    470505500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    470505500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.089340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006465                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006465                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.371644                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.371644                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.005791                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005791                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019486                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019486                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.066931                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.066931                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.067081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.067081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44786.314692                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44786.314692                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 51416.820077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51416.820077                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 84937.386200                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 84937.386200                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 36299.055233                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36299.055233                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4322.425829                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4322.425829                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44959.507981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44959.507981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45068.981079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45068.981079                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 147032.968750                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 147032.968750                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 64612.125790                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 64612.125790                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           712041                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.980650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          117481413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           712553                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           164.873929                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236391947500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.980650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        237129852                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       237129852                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    117471358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      117471358                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    117471358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       117471358                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    117471358                       # number of overall hits
system.cpu0.icache.overall_hits::total      117471358                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       737541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       737541                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       737541                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        737541                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       737541                       # number of overall misses
system.cpu0.icache.overall_misses::total       737541                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  13353416486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  13353416486                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  13353416486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  13353416486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  13353416486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  13353416486                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    118208899                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    118208899                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    118208899                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    118208899                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    118208899                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    118208899                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006239                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006239                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006239                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006239                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006239                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006239                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 18105.320906                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18105.320906                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 18105.320906                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18105.320906                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 18105.320906                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18105.320906                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10405                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              353                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.475921                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       712041                       # number of writebacks
system.cpu0.icache.writebacks::total           712041                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        25487                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        25487                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        25487                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        25487                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        25487                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        25487                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       712054                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       712054                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       712054                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       712054                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       712054                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       712054                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  11884908990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11884908990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  11884908990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11884908990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  11884908990                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11884908990                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.006024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.006024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 16691.022015                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16691.022015                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 16691.022015                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16691.022015                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 16691.022015                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16691.022015                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   503301256500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     264                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           352136                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1015.810028                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          266257200                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           353145                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           753.959988                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3238477918500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1015.810028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.992002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          498                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        535357500                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       535357500                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    142359856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      142359856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    123383005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     123383005                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        42555                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        42555                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       212420                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       212420                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       209488                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       209488                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    265742861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       265742861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    265785416                       # number of overall hits
system.cpu1.dcache.overall_hits::total      265785416                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       376150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       376150                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       874492                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       874492                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        30992                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        30992                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4289                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4289                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3511                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3511                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1250642                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1250642                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1281634                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1281634                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19522428000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19522428000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  73381167427                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  73381167427                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    180878500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    180878500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     18475500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18475500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       454500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       454500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  92903595427                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  92903595427                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  92903595427                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  92903595427                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    142736006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    142736006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    124257497                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    124257497                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        73547                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        73547                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       216709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       216709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       212999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       212999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    266993503                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    266993503                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    267067050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    267067050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.002635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.007038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007038                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.421390                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.421390                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.019792                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019792                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.016484                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016484                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004799                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004799                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51900.646019                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51900.646019                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83912.908782                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83912.908782                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 42172.650968                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42172.650968                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5262.176018                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5262.176018                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74284.723708                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74284.723708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 72488.397957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72488.397957                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1185595                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        95169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19525                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            810                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.721895                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   117.492593                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       245177                       # number of writebacks
system.cpu1.dcache.writebacks::total           245177                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       173828                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       173828                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       733944                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       733944                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2954                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2954                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       907772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       907772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       907772                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       907772                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       202322                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       202322                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       140548                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       140548                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        26193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        26193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1335                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1335                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3511                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3511                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       342870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       342870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       369063                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       369063                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          557                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          557                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          599                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          599                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1156                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1156                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8608508500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8608508500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  10365912951                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10365912951                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   1722032500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1722032500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     57339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     57339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     14993500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14993500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18974421451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18974421451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  20696453951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  20696453951                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     59881000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     59881000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     59881000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     59881000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001131                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001131                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.356140                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.356140                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.006160                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006160                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.016484                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.016484                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001284                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001284                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001382                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001382                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42548.553790                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42548.553790                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73753.542925                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73753.542925                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 65743.996488                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 65743.996488                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 42950.936330                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42950.936330                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4270.435773                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4270.435773                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 55339.987316                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55339.987316                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 56078.376730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56078.376730                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 107506.283662                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 107506.283662                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 51800.173010                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 51800.173010                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1878881                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.995374                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          298996428                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1879393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.092020                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.995374                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        604070865                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       604070865                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    298989595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      298989595                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    298989595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       298989595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    298989595                       # number of overall hits
system.cpu1.icache.overall_hits::total      298989595                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      2106378                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2106378                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      2106378                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2106378                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      2106378                       # number of overall misses
system.cpu1.icache.overall_misses::total      2106378                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  36481204929                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  36481204929                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  36481204929                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  36481204929                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  36481204929                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  36481204929                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    301095973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    301095973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    301095973                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    301095973                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    301095973                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    301095973                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006996                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006996                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006996                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006996                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006996                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 17319.400853                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17319.400853                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 17319.400853                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17319.400853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 17319.400853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17319.400853                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        42910                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             1148                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.378049                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1878881                       # number of writebacks
system.cpu1.icache.writebacks::total          1878881                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       227458                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       227458                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       227458                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       227458                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       227458                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       227458                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1878920                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1878920                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1878920                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1878920                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1878920                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1878920                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  30917695451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  30917695451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  30917695451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  30917695451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  30917695451                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  30917695451                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.006240                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006240                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.006240                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006240                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 16455.035579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16455.035579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 16455.035579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16455.035579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 16455.035579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16455.035579                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   503301256500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     456                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7290704                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1022.716544                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          130359148                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7291719                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.877698                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238265674500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1022.716544                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998747                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998747                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        486365024                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       486365024                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     39155028                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       39155028                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     86717007                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      86717007                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       813679                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       813679                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1747900                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1747900                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1771007                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1771007                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    125872035                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       125872035                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    126685714                       # number of overall hits
system.cpu2.dcache.overall_hits::total      126685714                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       655077                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       655077                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data    108557218                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total    108557218                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        75688                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        75688                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        34153                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        34153                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6287                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6287                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data    109212295                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     109212295                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data    109287983                       # number of overall misses
system.cpu2.dcache.overall_misses::total    109287983                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  32470018000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  32470018000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 10756538821394                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 10756538821394                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1739707500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1739707500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     49130000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     49130000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        87500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        87500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 10789008839394                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10789008839394                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 10789008839394                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10789008839394                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     39810105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39810105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    195274225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    195274225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       889367                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       889367                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1782053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1782053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1777294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1777294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    235084330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    235084330                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    235973697                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    235973697                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016455                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016455                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.555922                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.555922                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.085103                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.085103                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.019165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.019165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.003537                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003537                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.464566                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.464566                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.463136                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.463136                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 49566.719638                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49566.719638                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 99086.352981                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99086.352981                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 50938.643750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50938.643750                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7814.537935                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7814.537935                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98789.324402                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98789.324402                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98720.907306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98720.907306                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2215191                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        86975                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            30996                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1071                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.466996                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.209150                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7167445                       # number of writebacks
system.cpu2.dcache.writebacks::total          7167445                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       290830                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       290830                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data    101571740                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total    101571740                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        32596                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        32596                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data    101862570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total    101862570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data    101862570                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total    101862570                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       364247                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       364247                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      6985478                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6985478                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        62955                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        62955                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1557                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1557                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6287                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6287                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7349725                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7349725                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7412680                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7412680                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          311                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          311                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          292                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          292                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          603                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          603                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  19209030500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19209030500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 681921655723                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 681921655723                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   4123130000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   4123130000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     66072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     66072500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     42849000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     42849000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        81500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        81500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 701130686223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 701130686223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 705253816223                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 705253816223                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     24278000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     24278000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     24278000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     24278000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.009150                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009150                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.035773                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035773                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.070786                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.070786                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000874                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000874                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.003537                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003537                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.031264                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.031264                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.031413                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.031413                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52736.276483                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52736.276483                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 97619.898842                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 97619.898842                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 65493.288857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65493.288857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 42435.773924                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42435.773924                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6815.492286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6815.492286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95395.499318                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95395.499318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95141.543439                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95141.543439                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 78064.308682                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 78064.308682                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 40262.023217                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 40262.023217                       # average overall mshr uncacheable latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1915486                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.987538                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           52074488                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1915995                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            27.178822                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236725839500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.987538                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999976                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        109986660                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       109986660                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     52068453                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       52068453                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     52068453                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        52068453                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     52068453                       # number of overall hits
system.cpu2.icache.overall_hits::total       52068453                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1967098                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1967098                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1967098                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1967098                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1967098                       # number of overall misses
system.cpu2.icache.overall_misses::total      1967098                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  31495832447                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  31495832447                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  31495832447                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  31495832447                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  31495832447                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  31495832447                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     54035551                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     54035551                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     54035551                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     54035551                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     54035551                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     54035551                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.036404                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.036404                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.036404                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.036404                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.036404                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.036404                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 16011.318423                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16011.318423                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 16011.318423                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16011.318423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 16011.318423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16011.318423                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        28282                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              903                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.320044                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1915486                       # number of writebacks
system.cpu2.icache.writebacks::total          1915486                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        51540                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        51540                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        51540                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        51540                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        51540                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        51540                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1915558                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1915558                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1915558                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1915558                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1915558                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1915558                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  28117767965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  28117767965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  28117767965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  28117767965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  28117767965                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  28117767965                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.035450                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.035450                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.035450                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.035450                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.035450                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.035450                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 14678.630438                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14678.630438                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 14678.630438                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14678.630438                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 14678.630438                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14678.630438                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   503301256500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1103                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           185524                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          976.955897                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          566671620                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           186539                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          3037.818472                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   976.955897                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.954058                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.954058                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1135752569                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1135752569                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    287748165                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      287748165                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    273259314                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     273259314                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        35580                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        35580                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2790634                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2790634                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2789189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2789189                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    561007479                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       561007479                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    561043059                       # number of overall hits
system.cpu3.dcache.overall_hits::total      561043059                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       270541                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       270541                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       817413                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       817413                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        59979                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        59979                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4527                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4527                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2887                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2887                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1087954                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1087954                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1147933                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1147933                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14932730500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14932730500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  64502675887                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  64502675887                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    193740500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    193740500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     15259000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15259000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        76500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        76500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  79435406387                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  79435406387                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  79435406387                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  79435406387                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    288018706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    288018706                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    274076727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    274076727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        95559                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        95559                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2795161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2795161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2792076                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2792076                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    562095433                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    562095433                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    562190992                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    562190992                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.000939                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000939                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.002982                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002982                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.627665                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.627665                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.001620                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.001620                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001034                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001034                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.002042                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002042                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55195.813204                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55195.813204                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78910.753667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78910.753667                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 42796.664458                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 42796.664458                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5285.417388                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5285.417388                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73013.570782                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73013.570782                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69198.643464                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69198.643464                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1879044                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31465                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            24262                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            258                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.448026                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   121.957364                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       105569                       # number of writebacks
system.cpu3.dcache.writebacks::total           105569                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       185256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       185256                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       743304                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       743304                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         3233                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3233                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       928560                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       928560                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       928560                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       928560                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        85285                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        85285                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        74109                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        74109                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        41044                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        41044                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1294                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1294                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2887                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2887                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       159394                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       159394                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       200438                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       200438                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          298                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          298                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          295                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          295                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          593                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          593                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3948006500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3948006500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   5389307363                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5389307363                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3449689500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3449689500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     66614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     66614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     12378000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12378000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9337313863                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9337313863                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  12787003363                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  12787003363                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     21051500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     21051500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21051500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21051500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000270                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.429515                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.429515                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000463                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000463                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001034                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001034                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000284                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000284                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000357                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000357                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 46291.921205                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 46291.921205                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72721.361279                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72721.361279                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 84048.569828                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 84048.569828                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 51479.134467                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51479.134467                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4287.495670                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4287.495670                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58580.083711                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58580.083711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 63795.305097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 63795.305097                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 70642.617450                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 70642.617450                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data        35500                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total        35500                       # average overall mshr uncacheable latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements         10005470                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.996364                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          272642168                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         10005982                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            27.247917                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.996364                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999993                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        576238075                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       576238075                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    272633957                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      272633957                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    272633957                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       272633957                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    272633957                       # number of overall hits
system.cpu3.icache.overall_hits::total      272633957                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst     10482334                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     10482334                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst     10482334                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      10482334                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst     10482334                       # number of overall misses
system.cpu3.icache.overall_misses::total     10482334                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 141098304963                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 141098304963                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 141098304963                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 141098304963                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 141098304963                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 141098304963                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    283116291                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    283116291                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    283116291                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    283116291                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    283116291                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    283116291                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.037025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.037025                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.037025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.037025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.037025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.037025                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13460.580913                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13460.580913                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13460.580913                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13460.580913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13460.580913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13460.580913                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        20070                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              664                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.225904                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks     10005470                       # number of writebacks
system.cpu3.icache.writebacks::total         10005470                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       476841                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       476841                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       476841                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       476841                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       476841                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       476841                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst     10005493                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     10005493                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst     10005493                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     10005493                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst     10005493                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     10005493                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 127203114474                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 127203114474                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 127203114474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 127203114474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 127203114474                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 127203114474                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.035341                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.035341                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.035341                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.035341                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.035341                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.035341                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12713.328016                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12713.328016                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12713.328016                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12713.328016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12713.328016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12713.328016                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3944                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3944                       # Transaction distribution
system.iobus.trans_dist::WriteReq              144322                       # Transaction distribution
system.iobus.trans_dist::WriteResp             144322                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        14528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       282004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       282004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  296532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6177                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9629                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      8968016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      8968016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8977645                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3424522                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9981012                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           729466838                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           142004000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               140981                       # number of replacements
system.iocache.tags.tagsinuse               15.994933                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               140997                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236527701000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.994933                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999683                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999683                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1269018                       # Number of tag accesses
system.iocache.tags.data_accesses             1269018                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1002                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1002                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       140000                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       140000                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       141002                       # number of demand (read+write) misses
system.iocache.demand_misses::total            141002                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       141002                       # number of overall misses
system.iocache.overall_misses::total           141002                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    118144285                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    118144285                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  16659222553                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  16659222553                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  16777366838                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  16777366838                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  16777366838                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  16777366838                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1002                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1002                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       140000                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       140000                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       141002                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          141002                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       141002                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         141002                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 117908.468064                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117908.468064                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118994.446807                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118994.446807                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 118986.729536                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118986.729536                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 118986.729536                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118986.729536                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           567                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   20                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.350000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          139979                       # number of writebacks
system.iocache.writebacks::total               139979                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1002                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1002                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       140000                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       140000                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       141002                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       141002                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       141002                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       141002                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     68044285                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     68044285                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   9651742469                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   9651742469                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   9719786754                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   9719786754                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   9719786754                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   9719786754                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 67908.468064                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67908.468064                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68941.017636                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68941.017636                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 68933.680047                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68933.680047                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 68933.680047                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68933.680047                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  11470281                       # number of replacements
system.l2.tags.tagsinuse                 32706.278395                       # Cycle average of tags in use
system.l2.tags.total_refs                    78925567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11503049                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.861274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3243312607000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      556.539223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.025333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.000537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.070955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    64.593886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.964363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   113.135066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data 12042.042105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    16.145850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     7.056782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   327.723469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   521.336216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker    18.314409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     1.269063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   159.412621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 18254.906545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     6.615717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     3.108121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   300.502480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   311.515655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.001971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.367494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.010001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.015910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.557096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.009507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1286                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.008240                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.991760                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 734896102                       # Number of tag accesses
system.l2.tags.data_accesses                734896102                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker     21521704                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker        11762                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       169884                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker      1131687                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       147511                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         6482                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       913803                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker        13789                       # number of ReadReq hits
system.l2.ReadReq_hits::total                23916622                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks     12076436                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12076436                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     13046562                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13046562                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         3233                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         3743                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data       111471                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         3155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               121602                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          542                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          360                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         1937                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3116                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       172092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        48818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        76367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        22229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319506                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       680261                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1799338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1864014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      9956369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14299982                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7610029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       146771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       193848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        65605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8016253                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker     21521704                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker        11762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       680261                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      7782121                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       169884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker      1131687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1799338                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       195589                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       147511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         6482                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1864014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       270215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       913803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker        13789                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      9956369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        87834                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46552363                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker     21521704                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker        11762                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       680261                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      7782121                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       169884                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker      1131687                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1799338                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       195589                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       147511                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         6482                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1864014                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       270215                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       913803                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker        13789                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      9956369                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        87834                       # number of overall hits
system.l2.overall_hits::total                46552363                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         2107                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          327                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker         4757                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker         1559                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker         5944                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          375                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker         1978                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          976                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18023                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          422                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1112                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              209                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       122773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        84180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      6791833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        45088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7043874                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        31779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        79549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        51500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        49104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           211932                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3708159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        73809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       224592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        54175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4060735                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         2107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          327                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        31779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3830932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4757                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1559                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        79549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       157989                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         5944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          375                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        51500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      7016425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         1978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          976                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        49104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        99263                       # number of demand (read+write) misses
system.l2.demand_misses::total               11334564                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         2107                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          327                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        31779                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3830932                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4757                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1559                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        79549                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       157989                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         5944                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          375                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        51500                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      7016425                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         1978                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          976                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        49104                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        99263                       # number of overall misses
system.l2.overall_misses::total              11334564                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker    241423500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     37526000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker    547083000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker    175301000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker    622152500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     39662500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker    224905000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker    109083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1997137000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3487000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1949000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      7458500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      2226000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     15120500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       178000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       413500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      2466000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       441000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3498500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  13205565000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   9573368999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 668759708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   4984104999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  696522746998                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst   3452165995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst   8724277494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   5061170495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst   5427668998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22665282982                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 409314651493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   8428074994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  20623818999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   6529271496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 444895816982                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker    241423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     37526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   3452165995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 422520216493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    547083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    175301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   8724277494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  18001443993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    622152500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     39662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   5061170495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 689383526999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    224905000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker    109083500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   5427668998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  11513376495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1166080983962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker    241423500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     37526000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   3452165995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 422520216493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    547083000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    175301000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   8724277494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  18001443993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    622152500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     39662500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   5061170495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 689383526999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    224905000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker    109083500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   5427668998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  11513376495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1166080983962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker     21523811                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker        12089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       174641                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker      1133246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       153455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         6857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       915781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker        14765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            23934645                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks     12076436                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12076436                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     13046562                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13046562                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111893                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3525                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           122714                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          556                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          380                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2086                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3325                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       294865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       132998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6868200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        67317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7363380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       712040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1878887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1915514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst     10005473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14511914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11318188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       220580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       418440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       119780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12076988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker     21523811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker        12089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       712040                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     11613053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       174641                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker      1133246                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1878887                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       353578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       153455                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         6857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1915514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7286640                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       915781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker        14765                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst     10005473                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       187097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             57886927                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker     21523811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker        12089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       712040                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     11613053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       174641                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker      1133246                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1878887                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       353578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       153455                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         6857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1915514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7286640                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       915781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker        14765                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst     10005473                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       187097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            57886927                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.027049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.027239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.001376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.038734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.054689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.002160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.066102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000753                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.047156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.040994                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.003771                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.104965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009062                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.025180                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.052632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.071429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.085809                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.062857                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.416370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.632942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.988881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.669786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956609                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.044631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.042338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.026886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.004908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014604                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.327628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.334613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.536736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.452288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.336237                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.000098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.027049                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.044631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.329882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.027239                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.001376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.042338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.446829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.038734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.054689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.026886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.962916                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.002160                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.066102                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.004908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.530543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195805                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.000098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.027049                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.044631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.329882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.027239                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.001376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.042338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.446829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.038734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.054689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.026886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.962916                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.002160                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.066102                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.004908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.530543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195805                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 114581.632653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 114758.409786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 115005.886063                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 112444.515715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 104668.993943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 105766.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 113703.235592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 111765.881148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 110810.464407                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 21793.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 12181.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 17674.170616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6016.216216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13597.571942                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 12714.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data        20675                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 16550.335570                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 16961.538462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16739.234450                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 107560.823634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 113724.982169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 98465.275574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 110541.718395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98883.476195                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 108630.416155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 109671.743127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 98275.155243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 110534.151963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106946.015618                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 110382.173875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 114187.632863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 91827.932424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 120521.855025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109560.416275                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 114581.632653                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 114758.409786                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 108630.416155                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 110291.755764                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 115005.886063                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 112444.515715                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 109671.743127                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 113941.122439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 104668.993943                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 105766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 98275.155243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 98252.817781                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 113703.235592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 111765.881148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 110534.151963                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 115988.600939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102878.327209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 114581.632653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 114758.409786                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 108630.416155                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 110291.755764                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 115005.886063                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 112444.515715                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 109671.743127                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 113941.122439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 104668.993943                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 105766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 98275.155243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 98252.817781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 113703.235592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 111765.881148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 110534.151963                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 115988.600939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102878.327209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8028542                       # number of writebacks
system.l2.writebacks::total                   8028542                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 99                       # number of ReadReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         1579                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst         2698                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst         1170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         2458                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7905                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data          985                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          813                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3699                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1579                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          985                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         2698                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         1190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         1170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          711                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               11703                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1579                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          985                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         2698                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         1190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         1170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          813                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          711                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              11703                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker         2088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker         4732                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker         1545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker         5932                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker         1964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          968                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17924                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks        36346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36346                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          422                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          370                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1112                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          209                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       122773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        84180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      6791833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        45088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7043874                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst        30200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst        76851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst        50330                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst        46646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       204027                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3707174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        72619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       223779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        53464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4057036                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker         2088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        30200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3829947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        76851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       156799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         5932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        50330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      7015612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         1964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        46646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        98552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11322861                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker         2088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        30200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3829947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        76851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       156799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         5932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        50330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      7015612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         1964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        46646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        98552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11322861                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3200                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          557                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          311                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          298                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4366                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4082                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          599                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          292                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          295                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5268                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7282                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1156                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          603                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          593                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9634                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker    218925000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     33857500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    497338500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    158957001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker    561798000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     35709000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    203858000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     98847500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1809290501                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3096000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      3190500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      8462000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      7266500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     22015000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       281500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       459000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      3021000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       510500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4272000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  11977832506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   8731565506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 600841348064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   4533224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 626083970576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst   2982939010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst   7671151512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   4437170000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst   4703350011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19794610533                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 372144488559                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   7584163509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  18312014504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   5924555998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 403965222570                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker    218925000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     33857500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   2982939010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 384122321065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    497338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    158957001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   7671151512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  16315729015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    561798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     35709000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   4437170000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 619153362568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    203858000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     98847500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   4703350011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  10457780498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1051653094180                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker    218925000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     33857500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   2982939010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 384122321065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    497338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    158957001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   7671151512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  16315729015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    561798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     35709000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   4437170000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 619153362568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    203858000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     98847500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   4703350011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  10457780498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1051653094180                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    430177500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     52852500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     20343000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     17277500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    520650500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    430177500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     52852500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     20343000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     17277500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    520650500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.026719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.027096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.001363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.038656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.054251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.002145                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.065560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000749                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.047156                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.040994                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.003771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.104965                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009062                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.025180                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.052632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.071429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.085809                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.062857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.416370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.632942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.988881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.669786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.042413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.040902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.026275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.004662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.327541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.329218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.534794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.446352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.335931                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.000097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.026719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.042413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.329797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.027096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.001363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.040902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.443464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.038656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.054251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.026275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.962805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.002145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.065560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.004662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.526743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.000097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.026719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.042413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.329797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.027096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.001363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.040902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.443464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.038656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.054251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.026275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.962805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.002145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.065560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.004662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.526743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195603                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 104849.137931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 104821.981424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 105101.120034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 102884.790291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 94706.338503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 95991.935484                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 103797.352342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 102115.185950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 100942.339935                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        19350                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19940.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 20052.132701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19639.189189                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19797.661871                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 20107.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        22950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 20275.167785                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19634.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20440.191388                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 97560.803320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 103724.940675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 88465.271167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 100541.707328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88883.471024                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 98772.814901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 99818.499590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 88161.533876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 100830.725271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97019.563749                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 100384.953217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 104437.729919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 81830.799601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 110813.930832                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99571.515404                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 104849.137931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 104821.981424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98772.814901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 100294.422107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 105101.120034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 102884.790291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99818.499590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104055.057845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 94706.338503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 95991.935484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88161.533876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 88253.649513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 103797.352342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 102115.185950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100830.725271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106114.340632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92878.742765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 104849.137931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 104821.981424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98772.814901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 100294.422107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 105101.120034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 102884.790291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99818.499590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104055.057845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 94706.338503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 95991.935484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88161.533876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 88253.649513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 103797.352342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 102115.185950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100830.725271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106114.340632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92878.742765                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 134430.468750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 94887.791741                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 65411.575563                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 57978.187919                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 119251.145213                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 59074.086789                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 45720.155709                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 33736.318408                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 29135.750422                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 54043.024704                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      22897952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     11474183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4366                       # Transaction distribution
system.membus.trans_dist::ReadResp            4284354                       # Transaction distribution
system.membus.trans_dist::WriteReq               5268                       # Transaction distribution
system.membus.trans_dist::WriteResp              5268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8168521                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3237036                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13455                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          14079                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7044302                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7043682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4279989                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140000                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       281983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       281983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        14528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33937780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     33957048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34239031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8958656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8958656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1238459072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1238478181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1247436837                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            27931                       # Total snoops (count)
system.membus.snoopTraffic                      82496                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11501459                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000651                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025511                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11493969     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    7490      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11501459                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13439466                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3934921                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         56866391230                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              11.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5493452                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        59991297004                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             11.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      155349472                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    126642248                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5558078                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     83737356                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       71260810                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    85.100382                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6190565                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       306978                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3076490                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3001736                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        74754                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        16902                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         33222254                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     33222254                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        15066                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     10758948                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore     22448240                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     10774014                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean 43862.466022                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 41702.525376                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535      7681550     71.30%     71.30% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071      2762987     25.64%     96.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607       322681      2.99%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         4682      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         1290      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215          587      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          219      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     10774014                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     23755654                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 64295.595924                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean 50845.871946                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 41516.082787                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535     13365262     56.26%     56.26% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071      8606394     36.23%     92.49% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607      1762515      7.42%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143        18171      0.08%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679         2025      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215          841      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751          371      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287           55      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823           18      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     23755654                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 502759424000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     4.066535                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     4.815049                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-3 299194248500     59.51%     59.51% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-7  69338661500     13.79%     73.30% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-11  75857329000     15.09%     88.39% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-15  52636992000     10.47%     98.86% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-19   3794991000      0.75%     99.61% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-23   1631365500      0.32%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-27    261765000      0.05%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-31     35074000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::32-35      7925000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::36-39      1004000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::40-43        66500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::44-47         2000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 502759424000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     10645547     99.86%     99.86% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        14579      0.14%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     10660126                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     33222254                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     33222254                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     10660126                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     10660126                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     43882380                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           135781359                       # DTB read hits
system.switch_cpus0.dtb.read_misses          32948276                       # DTB read misses
system.switch_cpus0.dtb.write_hits           52060288                       # DTB write hits
system.switch_cpus0.dtb.write_misses           273978                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9953                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              261                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         10210                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             7994                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       168729635                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       52334266                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                187841647                       # DTB hits
system.switch_cpus0.dtb.misses               33222254                       # DTB misses
system.switch_cpus0.dtb.accesses            221063901                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks             8473                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort         8473                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          645                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         7062                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          766                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples         7707                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean  1938.367718                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 12043.618950                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767         7626     98.95%     98.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535           27      0.35%     99.30% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           20      0.26%     99.56% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071           22      0.29%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            2      0.03%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607            7      0.09%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-360447            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         7707                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4224                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 21884.943182                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean 17505.065900                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 23597.712187                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767         4035     95.53%     95.53% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535           55      1.30%     96.83% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303           30      0.71%     97.54% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071           62      1.47%     99.01% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839           16      0.38%     99.38% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           10      0.24%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375            5      0.12%     99.74% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            5      0.12%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-294911            2      0.05%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            3      0.07%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-425983            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4224                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  21641709848                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.914334                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.280747                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   1858427132      8.59%      8.59% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  19779496716     91.40%     99.98% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      3259000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       367500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4       159500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  21641709848                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2865     82.85%     82.85% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          593     17.15%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3458                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         8473                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         8473                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3458                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3458                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        11931                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           118224428                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              8473                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2937                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            14179                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       118232901                       # ITB inst accesses
system.switch_cpus0.itb.hits                118224428                       # DTB hits
system.switch_cpus0.itb.misses                   8473                       # DTB misses
system.switch_cpus0.itb.accesses            118232901                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          412                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          206                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 2150194.747573                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 10206244.727785                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          119     57.77%     57.77% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10           87     42.23%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    114615000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          206                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 502429060381                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    442940118                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1004633471                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    137309148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             752044327                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          155349472                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     80453111                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            855495352                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11758308                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            203091                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        48041                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       479738                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        84014                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          795                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        118208909                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1956273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           4125                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    999499333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.799538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.054292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       832736966     83.32%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        16476261      1.65%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        20953587      2.10%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        24026902      2.40%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        25488226      2.55%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        13432834      1.34%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        10486099      1.05%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        10548174      1.06%     95.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        45350284      4.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    999499333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154633                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.748576                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       105625677                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    756226871                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        112951430                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     18947843                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5747512                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19190203                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       132143                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     716336942                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       143735                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5747512                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       113017150                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      643991090                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     26508242                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        120987033                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     89248306                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     696060616                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       894082                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      47200918                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      37096225                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12087873                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    769339597                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   3094533292                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    753280308                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4097                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    512347736                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       256991866                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       650572                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       609297                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        102121276                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    160089422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     62170409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      9172418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     11341466                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         667326325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       868755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        599913477                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued     11206318                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    198061951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    512900721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        40661                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    999499333                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.600214                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.289673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    744847456     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    101184242     10.12%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     61011928      6.10%     90.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     39629027      3.96%     94.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     26109474      2.61%     97.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13670321      1.37%     98.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8146020      0.82%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3054243      0.31%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1846622      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    999499333                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         344994      5.39%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2562191     40.01%     45.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3496492     54.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           55      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    371774684     61.97%     61.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1160660      0.19%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            2      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          508      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    170529387     28.43%     90.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     56448181      9.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     599913477                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.597147                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            6403686                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010674                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2216925459                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    866287578                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    547987867                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        10834                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5680                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4208                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     606311264                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           5844                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      4213339                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     51264127                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        12886                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        39378                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     12261460                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       931120                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      2710875                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5747512                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      549639595                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     61555509                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    668222205                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      2907989                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    160089422                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     62170409                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       358048                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       6696330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     50866871                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        39378                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3560671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2535698                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6096369                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    559372597                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    135472658                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      7319230                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                27125                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           190609131                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       107414796                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          55136473                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556793                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             549570014                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            547992075                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        317082831                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        557252686                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.545465                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.569011                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    198316642                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       828093                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5426436                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    970841374                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.484262                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.452193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    801974973     82.61%     82.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     80916925      8.33%     90.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     28207173      2.91%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     10758053      1.11%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     14595055      1.50%     96.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5184718      0.53%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      6652989      0.69%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      4097774      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     18453714      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    970841374                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    437457344                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     470141304                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             158734244                       # Number of memory references committed
system.switch_cpus0.commit.loads            108825296                       # Number of loads committed
system.switch_cpus0.commit.membars             467981                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          92410981                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4208                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        387881286                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4179064                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    310294830     66.00%     66.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1111722      0.24%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          508      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    108825296     23.15%     89.38% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     49908948     10.62%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    470141304                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     18453714                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1617326073                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1365615302                       # The number of ROB writes
system.switch_cpus0.timesIdled                 300705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5134138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              885792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          437449174                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            470133134                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.296572                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.296572                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435432                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435432                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       617946991                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      303658257                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3033                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1680                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2152116988                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       292659215                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1890307052                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        604750                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      360339279                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    263706254                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     15787330                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    185195246                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      148575954                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.226657                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       49232352                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      6831950                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2995855                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2587761                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       408094                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       314794                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           264339                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       264339                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1        66951                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        64592                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore       132796                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples       131543                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   629.968908                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev  7313.338702                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767       131009     99.59%     99.59% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535          188      0.14%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303          139      0.11%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071          103      0.08%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839           38      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607           37      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375           13      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::229376-262143            6      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::294912-327679            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total       131543                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        44294                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 31548.911816                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 17782.600427                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 47082.290114                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        38201     86.24%     86.24% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4213      9.51%     95.76% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607         1047      2.36%     98.12% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          518      1.17%     99.29% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          200      0.45%     99.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215           79      0.18%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           23      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           10      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        44294                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 494353439408                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.343363                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.498863                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 493856019408     99.90%     99.90% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3    368996000      0.07%     99.97% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     65937000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7     29002000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9     10464500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      5213500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      1853000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15      5326000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17      3084000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::18-19      1680500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::20-21       601500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::22-23       389500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::24-25      1252000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::26-27       175000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::28-29       788000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::30-31      2657500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 494353439408                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        16352     74.39%     74.39% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         5630     25.61%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        21982                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       264339                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       264339                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        21982                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        21982                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       286321                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           171171315                       # DTB read hits
system.switch_cpus1.dtb.read_misses            236163                       # DTB read misses
system.switch_cpus1.dtb.write_hits          135139703                       # DTB write hits
system.switch_cpus1.dtb.write_misses            28176                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            7696                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults           141613                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1641                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             4181                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       171407478                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      135167879                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                306311018                       # DTB hits
system.switch_cpus1.dtb.misses                 264339                       # DTB misses
system.switch_cpus1.dtb.accesses            306575357                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks          1117950                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort      1117950                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1      1088286                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        26771                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         2893                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples      1115057                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean    30.308764                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev  1589.148251                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-32767      1114838     99.98%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-65535           66      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-98303           52      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::98304-131071           59      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-163839           17      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::163840-196607           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-229375            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::229376-262143            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total      1115057                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        12720                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 30253.026730                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 19053.721119                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 41229.446710                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535        11300     88.84%     88.84% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071         1041      8.18%     97.02% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          219      1.72%     98.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143           97      0.76%     99.50% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           38      0.30%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           17      0.13%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751            5      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        12720                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  99217525676                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.913009                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.282760                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   8653294500      8.72%      8.72% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  90545685676     91.26%     99.98% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2     15110000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      3153000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       282500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  99217525676                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         8931     90.88%     90.88% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          896      9.12%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         9827                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst      1117950                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total      1117950                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         9827                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         9827                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total      1127777                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           301153921                       # ITB inst hits
system.switch_cpus1.itb.inst_misses           1117950                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5659                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults            53052                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       302271871                       # ITB inst accesses
system.switch_cpus1.itb.hits                301153921                       # DTB hits
system.switch_cpus1.itb.misses                1117950                       # DTB misses
system.switch_cpus1.itb.accesses            302271871                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          529                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          265                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 20208399.690566                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 64946425.597762                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          154     58.11%     58.11% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          111     41.89%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    423387500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          265                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 497586726582                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   5355225918                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               995173564                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    345335604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            2375574247                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          360339279                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    200396067                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            616276357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       32523272                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles           3707011                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        52855                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       366362                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        78338                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         2858                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        301095996                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      6069670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes        1102310                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    982081021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.770522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.282282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       484538408     49.34%     49.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        40774291      4.15%     53.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        63284984      6.44%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        33252159      3.39%     63.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        51767166      5.27%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        28781100      2.93%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        48901819      4.98%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        36857472      3.75%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       193923622     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    982081021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362087                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.387095                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       233439273                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    329513520                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        319917045                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     83434375                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      15776808                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     55586065                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       493682                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    2568538874                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      1237872                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      15776808                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       271545442                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       94306255                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     37914103                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        363864813                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    198673600                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    2516706207                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13436                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     179819537                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        653990                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       6644253                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   3686042249                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups  12072106020                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   3698438374                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        10523                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2539297938                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps      1146744309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      2015533                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       737109                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        390568816                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    195731010                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    170247054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     26547767                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     84048663                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        2423478834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1141739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1964753821                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       943947                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    700808984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined   2487842292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        69988                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    982081021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.000603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897520                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    249369911     25.39%     25.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    260793593     26.56%     51.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    143504251     14.61%     66.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    101739963     10.36%     76.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    112192345     11.42%     88.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     49192130      5.01%     93.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     46275972      4.71%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12756873      1.30%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      6255983      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    982081021                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12524715     53.98%     53.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         56425      0.24%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     54.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       7084835     30.53%     84.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      3537103     15.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          149      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1612132183     82.05%     82.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     25348771      1.29%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            6      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            1      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1500212      0.08%     83.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            4      0.00%     83.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     83.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    186459292      9.49%     92.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    139313202      7.09%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1964753821                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.974283                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           23203078                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.011810                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4935711846                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   3125528474                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1921051080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        23841                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        13636                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        10134                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1987944131                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          12619                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      5239843                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     60839670                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        12867                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       115585                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     44834298                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     22762608                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        81377                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      15776808                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       89498605                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      1279277                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   2424710096                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      3194675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    195731010                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    170247054                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       660933                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        319279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       918014                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       115585                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     12333738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      5093788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     17427526                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1951312932                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    182382352                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     13184688                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                89523                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           318475331                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       247449710                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         136092979                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.960776                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1924010064                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1921061214                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1406148248                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       3832330879                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.930378                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.366917                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    700844430                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1071751                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     15302502                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    884318848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.949357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.181709                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    216318771     24.46%     24.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    330895847     37.42%     61.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    100166994     11.33%     73.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     60837089      6.88%     80.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     67634265      7.65%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     24033421      2.72%     90.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     22327493      2.52%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     11396901      1.29%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     50708067      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    884318848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1522857574                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1723853068                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             260304093                       # Number of memory references committed
system.switch_cpus1.commit.loads            134891339                       # Number of loads committed
system.switch_cpus1.commit.membars             425842                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         221355927                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              9888                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1578543964                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     40232194                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1440873567     83.58%     83.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     21175250      1.23%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1500158      0.09%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    134891339      7.82%     92.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    125412754      7.28%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1723853068                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     50708067                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          3256818402                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4947157321                       # The number of ROB writes
system.switch_cpus1.timesIdled                 701654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13092543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10710341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1522816091                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1723811585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.653509                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.653509                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.530202                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.530202                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2612491325                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1538722499                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             7508                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            3180                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       6383920632                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes      1243669623                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1905220044                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        873183                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       62719344                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     43445155                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1442215                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     43167366                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       30003186                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    69.504324                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        7867286                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       834833                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      3158674                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1973016                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      1185658                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       133875                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          6444979                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      6444979                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         9284                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       446445                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      5989250                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       455729                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  4476.966574                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev 11091.311935                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-32767       452279     99.24%     99.24% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::32768-65535          207      0.05%     99.29% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-98303         1085      0.24%     99.53% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::98304-131071         1790      0.39%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-163839          104      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::163840-196607           66      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-229375           67      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::229376-262143           43      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-294911           38      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::294912-327679           26      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-360447           16      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::360448-393215            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-425983            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       455729                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      3058779                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  9782.322947                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  8022.605298                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9828.898818                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      3041690     99.44%     99.44% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        14455      0.47%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1600      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          573      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          232      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          168      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           21      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823           32      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      3058779                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 502904494000                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.310581                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     2.309918                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-3 498374899000     99.10%     99.10% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-7    440657500      0.09%     99.19% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-11    413518000      0.08%     99.27% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-15    423150500      0.08%     99.35% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-19    405861500      0.08%     99.43% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-23    342745000      0.07%     99.50% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-27    271935000      0.05%     99.56% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::28-31   2229574500      0.44%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::32-35      2077000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::36-39        76000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 502904494000                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       136721     95.22%     95.22% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         6856      4.78%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       143577                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      6444979                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      6444979                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       143577                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       143577                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      6588556                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            47061032                       # DTB read hits
system.switch_cpus2.dtb.read_misses             69091                       # DTB read misses
system.switch_cpus2.dtb.write_hits          199208241                       # DTB write hits
system.switch_cpus2.dtb.write_misses          6375888                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22172                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              348                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2091                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults             1183                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        47130123                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      205584129                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                246269273                       # DTB hits
system.switch_cpus2.dtb.misses                6444979                       # DTB misses
system.switch_cpus2.dtb.accesses            252714252                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             9045                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         9045                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1         1167                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         6695                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore         1183                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         7862                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1882.599847                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 12212.685235                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         7762     98.73%     98.73% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           43      0.55%     99.27% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           27      0.34%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071           12      0.15%     99.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            9      0.11%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            3      0.04%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            3      0.04%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            2      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::294912-327679            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         7862                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         4920                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 22166.158537                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 11907.713278                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 37809.325753                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         4472     90.89%     90.89% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535           47      0.96%     91.85% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303          126      2.56%     94.41% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071          147      2.99%     97.40% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           31      0.63%     98.03% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           34      0.69%     98.72% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           31      0.63%     99.35% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143           13      0.26%     99.61% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            7      0.14%     99.76% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            8      0.16%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            4      0.08%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         4920                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  60553293512                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.727373                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.446055                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  16522863008     27.29%     27.29% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  44019889504     72.70%     99.98% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      8139000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3      1312000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       846500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5       146500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::6        97000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  60553293512                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2971     79.50%     79.50% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          766     20.50%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3737                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         9045                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         9045                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3737                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3737                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        12782                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits            54042207                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              9045                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3281                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             4995                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        54051252                       # ITB inst accesses
system.switch_cpus2.itb.hits                 54042207                       # DTB hits
system.switch_cpus2.itb.misses                   9045                       # DTB misses
system.switch_cpus2.itb.accesses             54051252                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          912                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          457                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 4275269.781182                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 25506214.011656                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          290     63.46%     63.46% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          167     36.54%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    328240000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          457                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500954279210                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1953798290                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1001908734                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     97635302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             402743105                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           62719344                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     39843488                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            891296117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5451658                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            140281                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        20761                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       150630                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        48376                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         2214                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         54035560                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       838604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           3973                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    992019510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.566820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.866246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       889436946     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         8883606      0.90%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        12940144      1.30%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         7842411      0.79%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         9350902      0.94%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5247120      0.53%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        11057129      1.11%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         4066370      0.41%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        43194882      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    992019510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.062600                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.401976                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        57716242                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    857489529                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         50747214                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     23437076                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2629449                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      9107615                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       102854                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     500848238                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       424139                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2629449                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        67084187                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       10930929                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    145657591                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         65157307                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    700560047                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     485832830                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12845                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        596110                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        340031                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     691004232                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    331408922                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   2513090295                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    752765616                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        10836                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    290865668                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40543253                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      5099594                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      4256395                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        120653227                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     48540945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    205171505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     11257768                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      9807199                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         461215469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      7615892                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        461400718                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      3292653                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     29223041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     86899508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       330516                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    992019510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.465113                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.282873                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    825528016     83.22%     83.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     61353503      6.18%     89.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     27310406      2.75%     92.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     24626108      2.48%     94.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     20382498      2.05%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17104161      1.72%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6924787      0.70%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7371688      0.74%     99.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1418343      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    992019510                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         558975      3.77%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3042128     20.51%     24.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     11233808     75.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          389      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    207348167     44.94%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        24796      0.01%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd           10      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            6      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            4      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1011      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult           10      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            9      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     47278981     10.25%     55.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    206747335     44.81%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     461400718                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.460522                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           14834919                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032152                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1932926270                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    498203540                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    449309851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        22248                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        13181                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         9971                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     476223472                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          11776                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2892555                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5297363                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        20728                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       164044                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      7363933                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads      1578499                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       125756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2629449                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4851770                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      5776496                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    469057122                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      7320079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     48540945                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    205171505                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      4202546                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      5674011                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       164044                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1175415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       215771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1391186                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    452541138                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     47041072                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2414802                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               225761                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           247195674                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        46774306                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         200154602                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.451679                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             450352244                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            449319822                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        153375242                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        341808518                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.448464                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.448717                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     29315475                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      7285376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1345835                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    986950830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.445600                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362654                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    835342853     84.64%     84.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     64035675      6.49%     91.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     20414081      2.07%     93.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     17827229      1.81%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14961772      1.52%     96.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     12973413      1.31%     97.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2989347      0.30%     98.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      8461668      0.86%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      9944792      1.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    986950830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    300704211                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     439785771                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             241051154                       # Number of memory references committed
system.switch_cpus2.commit.loads             43243582                       # Number of loads committed
system.switch_cpus2.commit.membars            2971087                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          45338486                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              9565                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        401932394                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      4715144                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    198710049     45.18%     45.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        23551      0.01%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            2      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            5      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            4      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1004      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            2      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     43243582      9.83%     55.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    197807572     44.98%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    439785771                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      9944792                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1438430098                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          943061927                       # The number of ROB writes
system.switch_cpus2.timesIdled                 541397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                9889224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             3906887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          300526760                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            439608320                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.333842                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.333842                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.299954                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.299954                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       690883470                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186836148                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             8220                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2044                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1516838674                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       106666037                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1670676045                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       6755849                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      381674725                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    263292716                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     13585292                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    246615388                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      170456093                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    69.118190                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       42809003                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      7147362                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     25391052                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     21111892                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      4279160                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       836733                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           751146                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       751146                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        51806                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       440523                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       258817                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       492329                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   205.622663                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  5896.836439                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       491998     99.93%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          174      0.04%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           53      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           33      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           28      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215           19      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       492329                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        35123                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 38152.037127                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 20016.865765                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 57631.315066                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        28349     80.71%     80.71% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         4660     13.27%     93.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607         1047      2.98%     96.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          653      1.86%     98.82% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          217      0.62%     99.44% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215           83      0.24%     99.68% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           77      0.22%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           11      0.03%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           12      0.03%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359            4      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            6      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        35123                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 502764164500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.554882                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.529015                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-3 502674148500     99.98%     99.98% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-7     43760000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-11     12345500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-15     14367500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-19     12632500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::20-23      2002000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::24-27      1007000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::28-31      3521500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::32-35       380000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 502764164500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9108     67.50%     67.50% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         4385     32.50%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        13493                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       751146                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       751146                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        13493                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        13493                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       764639                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           321010544                       # DTB read hits
system.switch_cpus3.dtb.read_misses            610549                       # DTB read misses
system.switch_cpus3.dtb.write_hits          286774498                       # DTB write hits
system.switch_cpus3.dtb.write_misses           140597                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            9068                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults            43482                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          3048                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults           171838                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       321621093                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      286915095                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                607785042                       # DTB hits
system.switch_cpus3.dtb.misses                 751146                       # DTB misses
system.switch_cpus3.dtb.accesses            608536188                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            11972                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        11972                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          890                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         9693                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1389                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        10583                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  2942.691108                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 17840.953220                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535        10412     98.38%     98.38% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071          129      1.22%     99.60% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           27      0.26%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143           10      0.09%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679            2      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        10583                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8285                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 29115.509958                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean 19080.156981                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 39957.451805                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7512     90.67%     90.67% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          510      6.16%     96.83% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607          136      1.64%     98.47% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143          102      1.23%     99.70% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           11      0.13%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215            7      0.08%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            3      0.04%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            1      0.01%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8285                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  68968564604                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.969734                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.172534                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   2099239204      3.04%      3.04% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  66859343900     96.94%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      8719500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       867000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       216000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       179000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  68968564604                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6173     89.52%     89.52% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          723     10.48%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6896                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        11972                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        11972                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6896                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6896                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        18868                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           283182084                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             11972                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 167                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2619                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14715                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6465                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            63138                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       283194056                       # ITB inst accesses
system.switch_cpus3.itb.hits                283182084                       # DTB hits
system.switch_cpus3.itb.misses                  11972                       # DTB misses
system.switch_cpus3.itb.accesses            283194056                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2206                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1103                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 3604389.948323                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 25562096.347440                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          641     58.11%     58.11% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          462     41.89%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    330035000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1103                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 498785383886                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   3975642113                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               997568501                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    485363155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1693365511                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          381674725                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    234376988                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            475676899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       27424420                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            318118                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         9322                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       804908                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        74811                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1254                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        283116312                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      7039469                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           4326                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    975960677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.152020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.965588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       552015926     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        37759723      3.87%     60.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        52147230      5.34%     65.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        69349135      7.11%     72.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        46365112      4.75%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        28284533      2.90%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        38178678      3.91%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        20652381      2.12%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       131207959     13.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    975960677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.382605                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.697493                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       447917409                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    120971408                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        381671333                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     13021416                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      12379111                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     58579919                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1412455                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    2023406028                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      1359499                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      12379111                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       457118376                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       16750456                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     87638770                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        385420893                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     16653071                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1980400310                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         7439                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1175854                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        246094                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11230034                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   2286095773                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   9238619858                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   2365764950                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         5827                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1996035872                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       290060035                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      3411726                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      3369120                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         37941309                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    344128366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    329226383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     21868121                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     34878982                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1883250980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      9049378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1822136083                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1997737                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    173903844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    470664475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       546863                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    975960677                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.867018                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.970246                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    358480864     36.73%     36.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    159676803     16.36%     53.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    126763563     12.99%     66.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    117269812     12.02%     78.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     91869922      9.41%     87.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     68463560      7.01%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     34696304      3.56%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10771386      1.10%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7968463      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    975960677                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         850224      3.15%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      3.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      12688367     47.06%     50.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     13421570     49.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          195      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1164442393     63.91%     63.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2421486      0.13%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            3      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            1      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          828      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    340640430     18.69%     82.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    314630747     17.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1822136083                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.826577                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           26960167                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014796                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   4649174613                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   2066279836                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1778054363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        16134                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         8828                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         6099                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1849087508                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           8547                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     20389730                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     38908477                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        41713                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        84968                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     28360379                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      9103219                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       110245                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      12379111                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       15222032                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      1406751                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1892537405                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts     22563782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    344128366                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    329226383                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      3179565                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         19958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      1378914                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        84968                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect     10127686                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3155988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     13283674                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1797221897                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    334564089                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     24163185                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               237047                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           645340668                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       318238285                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         310776579                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.801602                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1781035567                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1778060462                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        957179165                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1993793273                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.782394                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.480079                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    174105234                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      8502515                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     12252193                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    949216327                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.810358                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.450654                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    418016066     44.04%     44.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    201807137     21.26%     65.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     81573809      8.59%     73.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     44576099      4.70%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     60856320      6.41%     85.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     31075206      3.27%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     25600655      2.70%     90.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     18355057      1.93%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     67355978      7.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    949216327                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1380200074                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1718421515                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             606085942                       # Number of memory references committed
system.switch_cpus3.commit.loads            305219914                       # Number of loads committed
system.switch_cpus3.commit.membars            5584866                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         307826838                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              6000                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1482968125                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     29811671                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu   1109925748     64.59%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      2409001      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          824      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    305219914     17.76%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    300866028     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1718421515                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     67355978                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2773848927                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         3811819921                       # The number of ROB writes
system.switch_cpus3.timesIdled                4978109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21607824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             7950821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1380175211                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1718396652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.722784                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.722784                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.383539                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.383539                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      2022715220                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     1037669291                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             4221                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2470                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       6320493730                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       989847369                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2556634940                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5719654                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     69070900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34812041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1849227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         243917                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       221999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        21918                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3739148452000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq           24759919                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          51389979                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5268                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20104978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     14511878                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10809517                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          134865                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         17195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         152060                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7368448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7368448                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14512025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12118057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2136135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34886698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        26858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side     43056773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      5636687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1086353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side      2275074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       370776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5746558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22113135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        21414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1055629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     30016436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       582321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        35041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1848633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             150894521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     91141184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1035022810                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        48356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side     86095244                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    240497088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     38331160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side      4532984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       698564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    245184000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    925066904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        27428                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       613820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   1280700352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     18736475                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        59060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      3663124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970418553                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12370712                       # Total snoops (count)
system.tol2bus.snoopTraffic                 520073520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         70392389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045613                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.239565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67562447     95.98%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2537961      3.61%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 215037      0.31%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  69548      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4281      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2025      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    784      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    306      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           70392389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73026536856                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1571048                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1071582736                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17551772393                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14847336                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21561883138                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2825139857                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         557217246                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1143893686                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         196937832                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2878198037                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11203216096                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14619371                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        902736342                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      15021289328                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        301975061                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         20362823                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        934266083                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
