[0m[[0m[0minfo[0m] [0m[0mLoading settings from plugins.sbt ...[0m
[0m[[0m[0minfo[0m] [0m[0mLoading project definition from /home/rjridle/risc-v-chisel/MyChiselProject/project[0m
[0m[[0m[0minfo[0m] [0m[0mLoading settings from build.sbt ...[0m
[0m[[0m[0minfo[0m] [0m[0mSet current project to RISCV_Single_Cycle (in build file:/home/rjridle/risc-v-chisel/MyChiselProject/)[0m
[0m[[0m[0minfo[0m] [0m[0mRunning riscvSingle.top [0m
[[35minfo[0m] [0.003] Elaborating design...
[[35minfo[0m] [1.354] Done elaborating.
Total FIRRTL Compile Time: 874.1 ms
Total FIRRTL Compile Time: 332.9 ms
file loaded in 0.577601416 seconds, 392 symbols, 357 statements
[[35minfo[0m] [0.002] SEED 1598041799490
[[35minfo[0m] [0.002] **********STARTING riscvSingleTest*******
[[35minfo[0m] [0.003] CYCLE: 1
[[35minfo[0m] [0.004] STARTING NEXT CYCLE: 1
[[35minfo[0m] [0.004] valid = 1
[[35minfo[0m] [0.005] STARTING NEXT CYCLE: 2
[[35minfo[0m] [0.005] valid = 1
[[35minfo[0m] [0.005] STARTING NEXT CYCLE: 3
[[35minfo[0m] [0.005] valid = 1
[[35minfo[0m] [0.006] STARTING NEXT CYCLE: 4
[[35minfo[0m] [0.006] valid = 1
[[35minfo[0m] [0.006] STARTING NEXT CYCLE: 5
[[35minfo[0m] [0.006] valid = 1
[[35minfo[0m] [0.007] STARTING NEXT CYCLE: 6
[[35minfo[0m] [0.007] valid = 1
[[35minfo[0m] [0.007] STARTING NEXT CYCLE: 7
[[35minfo[0m] [0.007] valid = 1
[[35minfo[0m] [0.008] STARTING NEXT CYCLE: 8
[[35minfo[0m] [0.008] valid = 1
[[35minfo[0m] [0.008] STARTING NEXT CYCLE: 9
[[35minfo[0m] [0.008] valid = 1
[[35minfo[0m] [0.009] STARTING NEXT CYCLE: 10
[[35minfo[0m] [0.009] valid = 1
[[35minfo[0m] [0.009] STARTING NEXT CYCLE: 11
[[35minfo[0m] [0.009] valid = 1
[[35minfo[0m] [0.009] STARTING NEXT CYCLE: 12
[[35minfo[0m] [0.010] valid = 1
[[35minfo[0m] [0.010] STARTING NEXT CYCLE: 13
[[35minfo[0m] [0.010] valid = 1
[[35minfo[0m] [0.011] STARTING NEXT CYCLE: 14
[[35minfo[0m] [0.011] valid = 1
[[35minfo[0m] [0.011] STARTING NEXT CYCLE: 15
[[35minfo[0m] [0.011] valid = 1
[[35minfo[0m] [0.012] STARTING NEXT CYCLE: 16
[[35minfo[0m] [0.012] valid = 1
[[35minfo[0m] [0.012] STARTING NEXT CYCLE: 17
[[35minfo[0m] [0.012] valid = 1
[[35minfo[0m] [0.013] STARTING NEXT CYCLE: 18
[[35minfo[0m] [0.013] valid = 1
[[35minfo[0m] [0.013] STARTING NEXT CYCLE: 19
[[35minfo[0m] [0.013] valid = 1
[[35minfo[0m] [0.014] STARTING NEXT CYCLE: 20
[[35minfo[0m] [0.014] valid = 1
[[35minfo[0m] [0.014] STARTING NEXT CYCLE: 21
[[35minfo[0m] [0.014] valid = 1
[[35minfo[0m] [0.015] STARTING NEXT CYCLE: 22
[[35minfo[0m] [0.015] valid = 1
[[35minfo[0m] [0.015] STARTING NEXT CYCLE: 23
[[35minfo[0m] [0.015] valid = 1
[[35minfo[0m] [0.015] STARTING NEXT CYCLE: 24
[[35minfo[0m] [0.015] valid = 1
[[35minfo[0m] [0.016] STARTING NEXT CYCLE: 25
[[35minfo[0m] [0.016] valid = 1
[[35minfo[0m] [0.016] STARTING NEXT CYCLE: 26
[[35minfo[0m] [0.016] valid = 1
[[35minfo[0m] [0.017] STARTING NEXT CYCLE: 27
[[35minfo[0m] [0.017] valid = 1
[[35minfo[0m] [0.017] STARTING NEXT CYCLE: 28
[[35minfo[0m] [0.017] valid = 1
[[35minfo[0m] [0.018] STARTING NEXT CYCLE: 29
[[35minfo[0m] [0.018] valid = 1
[[35minfo[0m] [0.018] STARTING NEXT CYCLE: 30
[[35minfo[0m] [0.018] valid = 1
[[35minfo[0m] [0.018] STARTING NEXT CYCLE: 31
[[35minfo[0m] [0.018] valid = 1
[[35minfo[0m] [0.019] Program completed in 32 cycles. Exiting.
test top Success: 0 tests passed in 37 cycles in 0.043965 seconds 841.58 Hz
[[35minfo[0m] [0.020] RAN 32 CYCLES PASSED
[[35minfo[0m] [0.000] Elaborating design...
[[35minfo[0m] [0.037] Done elaborating.
Total FIRRTL Compile Time: 328.1 ms
[0m[[0m[32msuccess[0m] [0m[0mTotal time: 5 s, completed Aug 21, 2020 3:30:03 PM[0m
