

================================================================
== Vitis HLS Report for 'processPseudoHeader_512_s'
================================================================
* Date:           Sat Mar 18 14:39:03 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.924 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2631|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      151|    -|
|Register             |        -|     -|     1642|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1642|     2910|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln229_fu_873_p2               |         +|   0|  0|   12|           4|           4|
    |add_ln67_fu_465_p2                |         +|   0|  0|   23|          16|           1|
    |meta_length_V_1_fu_734_p2         |         -|   0|  0|   23|          16|          16|
    |and_ln414_22_fu_441_p2            |       and|   0|  0|  256|         256|         256|
    |and_ln414_23_fu_447_p2            |       and|   0|  0|  256|         256|         256|
    |and_ln414_fu_429_p2               |       and|   0|  0|  256|         256|         256|
    |ap_condition_278                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_285                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_62                   |       and|   0|  0|    2|           1|           1|
    |tmp_i_325_nbreadreq_fu_192_p3     |       and|   0|  0|  256|           1|           0|
    |tmp_i_nbreadreq_fu_184_p3         |       and|   0|  0|  256|           1|           0|
    |icmp_ln1068_4_fu_855_p2           |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln1068_fu_566_p2             |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln1080_4_fu_861_p2           |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln1080_fu_572_p2             |      icmp|   0|  0|    9|           4|           3|
    |icmp_ln414_fu_370_p2              |      icmp|   0|  0|   16|          24|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|    2|           1|           1|
    |ap_condition_259                  |        or|   0|  0|    2|           1|           1|
    |ap_condition_289                  |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op130_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op141_write_state4   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op146_write_state4   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op40_read_state1     |        or|   0|  0|    2|           1|           1|
    |or_ln457_fu_578_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln478_fu_867_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln492_1_fu_476_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln492_2_fu_493_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln492_fu_331_p2                |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_453_p2              |        or|   0|  0|  256|         256|         256|
    |select_ln414_18_fu_405_p3         |    select|   0|  0|  221|           1|         256|
    |select_ln414_19_fu_413_p3         |    select|   0|  0|  221|           1|         257|
    |select_ln414_20_fu_421_p3         |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_387_p3            |    select|   0|  0|  221|           1|         256|
    |select_ln492_fu_486_p3            |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_435_p2               |       xor|   0|  0|  256|           2|         256|
    |xor_ln492_fu_481_p2               |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 2631|        1153|        2133|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4        |  14|          3|    1|          3|
    |ap_phi_mux_header_idx_6_new_0_i_phi_fu_272_p4      |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4   |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4    |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279      |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300  |  14|          3|  256|        768|
    |rxEng2portTable_check_req_blk_n                    |   9|          2|    1|          2|
    |rxEng_checksumValidFifo_blk_n                      |   9|          2|    1|          2|
    |rxEng_dataBuffer2_blk_n                            |   9|          2|    1|          2|
    |rxEng_dataBuffer3a_blk_n                           |   9|          2|    1|          2|
    |rxEng_headerMetaFifo_blk_n                         |   9|          2|    1|          2|
    |rxEng_optionalFieldsMetaFifo_blk_n                 |   9|          2|    1|          2|
    |rxEng_tupleBuffer_blk_n                            |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 151|         33|  284|        828|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                          |    1|   0|    1|          0|
    |ap_done_reg                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_300  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279      |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300  |  256|   0|  256|          0|
    |firstWord                                          |    1|   0|    1|          0|
    |firstWord_load_reg_896                             |    1|   0|    1|          0|
    |header_header_V_2                                  |  256|   0|  256|          0|
    |header_idx_2                                       |   16|   0|   16|          0|
    |header_ready_1                                     |    1|   0|    1|          0|
    |metaWritten_1                                      |    1|   0|    1|          0|
    |metaWritten_1_load_reg_945                         |    1|   0|    1|          0|
    |metaWritten_1_load_reg_945_pp0_iter2_reg           |    1|   0|    1|          0|
    |meta_dataOffset_V_1_reg_959                        |    4|   0|    4|          0|
    |or_ln457_reg_955                                   |    1|   0|    1|          0|
    |or_ln478_reg_969                                   |    1|   0|    1|          0|
    |pkgValid                                           |    1|   0|    1|          0|
    |pkgValid_loc_0_i_reg_279                           |    1|   0|    1|          0|
    |pkgValid_loc_0_i_reg_279_pp0_iter2_reg             |    1|   0|    1|          0|
    |rxEng_dataBuffer2_read_reg_904                     |  577|   0|  577|          0|
    |tmp_285_reg_964                                    |    1|   0|    1|          0|
    |tmp_i_325_reg_900                                  |    1|   0|    1|          0|
    |tmp_i_reg_892                                      |    1|   0|    1|          0|
    |tmp_last_V_reg_911                                 |    1|   0|    1|          0|
    |firstWord_load_reg_896                             |   64|  32|    1|          0|
    |rxEng_dataBuffer2_read_reg_904                     |   64|  32|  577|          0|
    |tmp_i_325_reg_900                                  |   64|  32|    1|          0|
    |tmp_i_reg_892                                      |   64|  32|    1|          0|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              | 1642| 128| 1966|          0|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|      processPseudoHeader<512>|  return value|
|rxEng_dataBuffer2_dout               |   in|  577|     ap_fifo|             rxEng_dataBuffer2|       pointer|
|rxEng_dataBuffer2_empty_n            |   in|    1|     ap_fifo|             rxEng_dataBuffer2|       pointer|
|rxEng_dataBuffer2_read               |  out|    1|     ap_fifo|             rxEng_dataBuffer2|       pointer|
|rxEng_checksumValidFifo_dout         |   in|    1|     ap_fifo|       rxEng_checksumValidFifo|       pointer|
|rxEng_checksumValidFifo_empty_n      |   in|    1|     ap_fifo|       rxEng_checksumValidFifo|       pointer|
|rxEng_checksumValidFifo_read         |  out|    1|     ap_fifo|       rxEng_checksumValidFifo|       pointer|
|rxEng_headerMetaFifo_din             |  out|  160|     ap_fifo|          rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_full_n          |   in|    1|     ap_fifo|          rxEng_headerMetaFifo|       pointer|
|rxEng_headerMetaFifo_write           |  out|    1|     ap_fifo|          rxEng_headerMetaFifo|       pointer|
|rxEng2portTable_check_req_din        |  out|   16|     ap_fifo|     rxEng2portTable_check_req|       pointer|
|rxEng2portTable_check_req_full_n     |   in|    1|     ap_fifo|     rxEng2portTable_check_req|       pointer|
|rxEng2portTable_check_req_write      |  out|    1|     ap_fifo|     rxEng2portTable_check_req|       pointer|
|rxEng_tupleBuffer_din                |  out|   96|     ap_fifo|             rxEng_tupleBuffer|       pointer|
|rxEng_tupleBuffer_full_n             |   in|    1|     ap_fifo|             rxEng_tupleBuffer|       pointer|
|rxEng_tupleBuffer_write              |  out|    1|     ap_fifo|             rxEng_tupleBuffer|       pointer|
|rxEng_dataBuffer3a_din               |  out|  577|     ap_fifo|            rxEng_dataBuffer3a|       pointer|
|rxEng_dataBuffer3a_full_n            |   in|    1|     ap_fifo|            rxEng_dataBuffer3a|       pointer|
|rxEng_dataBuffer3a_write             |  out|    1|     ap_fifo|            rxEng_dataBuffer3a|       pointer|
|rxEng_optionalFieldsMetaFifo_din     |  out|   16|     ap_fifo|  rxEng_optionalFieldsMetaFifo|       pointer|
|rxEng_optionalFieldsMetaFifo_full_n  |   in|    1|     ap_fifo|  rxEng_optionalFieldsMetaFifo|       pointer|
|rxEng_optionalFieldsMetaFifo_write   |  out|    1|     ap_fifo|  rxEng_optionalFieldsMetaFifo|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

