
****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source build.tcl
# open_project project_noc.xpr
INFO: [Project 1-313] Project file moved from 'D:/mygit/NocProject/hw/Vivado' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/NocProject/hw/Vivado/project_noc.ip_user_files', nor could it be found using path 'D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files'.
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory 'D:/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic', nor could it be found using path 'D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/NocProject/hw/Vivado/project_noc.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'myFifo' is locked:
* Current project part 'xc7vx690tffg1761-2' and the part 'xc7vx485tffg1157-1' used to customize the IP 'myFifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# synth_design -name synth_2 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn
Command: synth_design -name synth_2 -part xc7vx690tffg1761-2 -mode out_of_context -constrset constrs_1 -top nbyn
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 298.086 ; gain = 126.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nbyn' [D:/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:5]
	Parameter x_coord bound to: 0 - type: integer 
	Parameter y_coord bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nbyn' (1#1) [D:/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v:5]
WARNING: [Synth 8-3917] design nbyn has port o_ready_l driven by constant 1
WARNING: [Synth 8-3917] design nbyn has port o_ready_b driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 335.277 ; gain = 164.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 335.277 ; gain = 164.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NocProject/hw/Vivado/project_noc.srcs/constrs_1/new/noc.xdc]
Finished Parsing XDC File [D:/NocProject/hw/Vivado/project_noc.srcs/constrs_1/new/noc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 804.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nbyn 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design nbyn has port o_ready_l driven by constant 1
WARNING: [Synth 8-3917] design nbyn has port o_ready_b driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 804.703 ; gain = 633.469

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 804.703 ; gain = 633.469

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 804.703 ; gain = 633.469

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |    17|
|3     |LUT4 |     9|
|4     |LUT5 |    20|
|5     |LUT6 |    23|
|6     |FDRE |    39|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   112|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 804.703 ; gain = 633.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 804.703 ; gain = 93.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 804.703 ; gain = 633.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-491] No black box instances found for design checkpoint 'd:/NocProject/hw/Vivado/project_noc.srcs/sources_1/ip/myFifo/myFifo.dcp'.
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'myFifo'. The XDC file d:/NocProject/hw/Vivado/project_noc.srcs/sources_1/ip/myFifo/myFifo_ooc.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'myFifo'. The XDC file d:/NocProject/hw/Vivado/project_noc.srcs/sources_1/ip/myFifo/myFifo/myFifo.xdc will not be read for any cell of this module.
Parsing XDC File [D:/NocProject/hw/Vivado/project_noc.srcs/constrs_1/new/noc.xdc]
Finished Parsing XDC File [D:/NocProject/hw/Vivado/project_noc.srcs/constrs_1/new/noc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 804.703 ; gain = 562.496
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 804.703 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: e033b6bc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e033b6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1375.801 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: e033b6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1375.801 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: e033b6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1375.801 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.801 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e033b6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1375.801 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e033b6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1375.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1375.801 ; gain = 571.098
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.801 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1375.801 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 309d9846

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1015792f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141
Phase 1.2.1 Place Init Design | Checksum: 10b827dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141
Phase 1.2 Build Placer Netlist Model | Checksum: 10b827dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 10b827dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141
Phase 1.3 Constrain Clocks/Macros | Checksum: 10b827dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141
Phase 1 Placer Initialization | Checksum: 10b827dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 8b376066

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8b376066

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 4dd9e72c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102901e00

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.941 ; gain = 27.141

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 15746376f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1409.449 ; gain = 33.648
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 15746376f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1409.449 ; gain = 33.648

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15746376f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15746376f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953
Phase 3.4 Small Shape Detail Placement | Checksum: 15746376f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1d9043940

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953
Phase 3 Detail Placement | Checksum: 1d9043940

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d9043940

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1d9043940

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1d9043940

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1d9043940

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 24efe4337

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24efe4337

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953
Ending Placer Task | Checksum: 175fd74be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.754 ; gain = 34.953
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1410.754 ; gain = 34.953
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cf65d281 ConstDB: 0 ShapeSum: a697a23d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_data_b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid_b" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid_b". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_l[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_l[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid_pe" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid_pe". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ready_r" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready_r". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ready_t" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready_t". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid_l" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid_l". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_pe[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_pe[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: c674709e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 1862.848 ; gain = 452.094

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c674709e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 1862.848 ; gain = 452.094

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c674709e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 1869.641 ; gain = 458.887
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 217f39284

Time (s): cpu = 00:02:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1897.246 ; gain = 486.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.059  | TNS=0.000  | WHS=-0.031 | THS=-0.031 |

Phase 2 Router Initialization | Checksum: 1e25e54f8

Time (s): cpu = 00:02:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1991a68ae

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1fb6ff001

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fb6ff001

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492
Phase 4 Rip-up And Reroute | Checksum: 1fb6ff001

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23bc856a5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.425  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23bc856a5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23bc856a5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492
Phase 5 Delay and Skew Optimization | Checksum: 23bc856a5

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a6aec820

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.425  | TNS=0.000  | WHS=0.183  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1a6aec820

Time (s): cpu = 00:02:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000222816 %
  Global Horizontal Routing Utilization  = 0.000324394 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a6aec820

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a6aec820

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17feb758a

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 1897.246 ; gain = 486.492

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.425  | TNS=0.000  | WHS=0.183  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17feb758a

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 1897.246 ; gain = 486.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 1897.246 ; gain = 486.492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1897.246 ; gain = 486.492
# report_utilization
Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Aug 29 02:45:46 2017
| Host         : Sai-PC running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : nbyn
| Device       : 7vx690tffg1761-2
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   57 |     0 |    433200 |  0.01 |
|   LUT as Logic          |   57 |     0 |    433200 |  0.01 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |   39 |     0 |    866400 | <0.01 |
|   Register as Flip Flop |   39 |     0 |    866400 | <0.01 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 39    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------------------------+----------+-------+-----------+-------+
|                          Site Type                          |   Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+----------+-------+-----------+-------+
| Slice                                                       |       17 |     0 |    108300 |  0.02 |
|   SLICEL                                                    |        9 |     0 |           |       |
|   SLICEM                                                    |        8 |     0 |           |       |
| LUT as Logic                                                |       57 |     0 |    433200 |  0.01 |
|   using O5 output only                                      |        0 |       |           |       |
|   using O6 output only                                      |       41 |       |           |       |
|   using O5 and O6                                           |       16 |       |           |       |
| LUT as Memory                                               |        0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                                    |        0 |     0 |           |       |
|   LUT as Shift Register                                     |        0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |       57 |     0 |    433200 |  0.01 |
|   fully used LUT-FF pairs                                   |       32 |       |           |       |
|   LUT-FF pairs with unused LUT                              |        0 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |       25 |       |           |       |
| Unique Control Sets                                         |        4 |       |           |       |
| Minimum number of registers lost to control set restriction | 17(Lost) |       |           |       |
+-------------------------------------------------------------+----------+-------+-----------+-------+


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       850 |  0.00 |
| Bonded IPADs                |    0 |     0 |       110 |  0.00 |
| Bonded OPADs                |    0 |     0 |        72 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFGDS                     |    0 |     0 |       816 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        36 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        40 |  0.00 |
| ILOGIC                      |    0 |     0 |       850 |  0.00 |
| OLOGIC                      |    0 |     0 |       850 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   39 |        Flop & Latch |
| LUT6     |   23 |                 LUT |
| LUT5     |   20 |                 LUT |
| LUT3     |   17 |                 LUT |
| LUT4     |    9 |                 LUT |
| LUT2     |    4 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1897.246 ; gain = 0.000
# report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Aug 29 02:45:46 2017
| Host         : Sai-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : nbyn
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.425        0.000                      0                    1        0.184        0.000                      0                    1        1.600        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
Clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 3.425        0.000                      0                    1        0.184        0.000                      0                    1        1.600        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        3.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 o_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            o_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk rise@4.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.302ns (52.111%)  route 0.278ns (47.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 5.107 - 4.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=38, unset)           1.239     1.239    clk
    SLICE_X100Y210       FDRE                                         r  o_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y210       FDRE (Prop_fdre_C_Q)         0.259     1.498 r  o_data_r_reg[0]/Q
                         net (fo=1, routed)           0.278     1.776    o_data_r[0]
    SLICE_X100Y210       LUT6 (Prop_lut6_I0_O)        0.043     1.819 r  o_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    o_data_r[0]_i_1_n_0
    SLICE_X100Y210       FDRE                                         r  o_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=38, unset)           1.107     5.107    clk
    SLICE_X100Y210       FDRE                                         r  o_data_r_reg[0]/C
                         clock pessimism              0.108     5.215    
                         clock uncertainty           -0.035     5.180    
    SLICE_X100Y210       FDRE (Setup_fdre_C_D)        0.064     5.244    o_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 o_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            o_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=38, unset)           0.548     0.548    clk
    SLICE_X100Y210       FDRE                                         r  o_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y210       FDRE (Prop_fdre_C_Q)         0.118     0.666 r  o_data_r_reg[0]/Q
                         net (fo=1, routed)           0.139     0.805    o_data_r[0]
    SLICE_X100Y210       LUT6 (Prop_lut6_I0_O)        0.028     0.833 r  o_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.833    o_data_r[0]_i_1_n_0
    SLICE_X100Y210       FDRE                                         r  o_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=38, unset)           0.749     0.749    clk
    SLICE_X100Y210       FDRE                                         r  o_data_r_reg[0]/C
                         clock pessimism             -0.187     0.562    
    SLICE_X100Y210       FDRE (Hold_fdre_C_D)         0.087     0.649    o_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X0Y15  o_data_pe_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X0Y15  o_data_pe_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X0Y15  o_data_pe_reg[0]/C



Vivado% Vivado% Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 03:44:59 2017...
