/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire [17:0] celloutsig_0_24z;
  wire [24:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [9:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_7z[13] ? celloutsig_1_9z[5] : celloutsig_1_5z;
  assign celloutsig_1_17z = celloutsig_1_10z ? celloutsig_1_12z : celloutsig_1_1z[1];
  assign celloutsig_0_0z = !(in_data[19] ? in_data[70] : in_data[54]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_3z[9]);
  assign celloutsig_0_7z = !(in_data[15] ? celloutsig_0_6z[5] : celloutsig_0_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[183]);
  assign celloutsig_0_2z = ~((in_data[80] | in_data[26]) & celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[168] | in_data[183];
  assign celloutsig_0_8z = celloutsig_0_2z | in_data[66];
  assign celloutsig_0_17z = celloutsig_0_12z | celloutsig_0_15z[0];
  assign celloutsig_0_31z = celloutsig_0_30z[2] ^ celloutsig_0_19z;
  assign celloutsig_0_33z = celloutsig_0_21z[4] ^ celloutsig_0_24z[13];
  assign celloutsig_0_48z = ~(celloutsig_0_3z ^ celloutsig_0_33z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[8] ^ celloutsig_0_12z);
  assign celloutsig_0_19z = ~(celloutsig_0_8z ^ _01_);
  reg [2:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 3'h0;
    else _18_ <= celloutsig_0_5z[8:6];
  assign { _00_, _01_, _02_[0] } = _18_;
  assign celloutsig_0_21z = { celloutsig_0_4z[1], celloutsig_0_4z[2], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_15z } & { celloutsig_0_18z[8:0], _00_, _01_, _02_[0], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_21z[8:2], _00_, _01_, _02_[0], _00_, _01_, _02_[0], celloutsig_0_2z, celloutsig_0_10z } & { celloutsig_0_11z[16:1], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_1_18z = { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_17z } == { celloutsig_1_16z[4:2], celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[170:162], celloutsig_1_0z } % { 1'h1, in_data[132:124] };
  assign celloutsig_0_18z = { celloutsig_0_10z[3:1], _00_, _01_, _02_[0], celloutsig_0_14z, celloutsig_0_17z } % { 1'h1, celloutsig_0_6z[3:2], _00_, _01_, _02_[0], celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_0z ? { in_data[87:76], celloutsig_0_23z, celloutsig_0_12z } : { celloutsig_0_10z[3:2], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_6z = - { celloutsig_0_5z[7:1], celloutsig_0_5z[2], celloutsig_0_1z };
  assign celloutsig_0_10z = - { celloutsig_0_6z[0], celloutsig_0_4z[2:1], celloutsig_0_4z[2] };
  assign celloutsig_0_14z = - { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_30z = - celloutsig_0_10z;
  assign celloutsig_1_9z = ~ in_data[137:130];
  assign celloutsig_0_15z = ~ in_data[22:16];
  assign celloutsig_0_28z = ~ celloutsig_0_26z[24:11];
  assign celloutsig_0_32z = ~ in_data[4:1];
  assign celloutsig_0_11z = { in_data[68:58], celloutsig_0_3z, _00_, _01_, _02_[0], celloutsig_0_10z } | { celloutsig_0_4z[2:1], _00_, _01_, _02_[0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z[2:1], celloutsig_0_4z[2], celloutsig_0_1z };
  assign celloutsig_0_52z = | { celloutsig_0_48z, celloutsig_0_32z, celloutsig_0_28z[8:7], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_14z = | { celloutsig_1_12z, celloutsig_1_7z[3:0], celloutsig_1_4z };
  assign celloutsig_0_12z = | celloutsig_0_10z;
  assign celloutsig_1_12z = ~^ { celloutsig_1_3z[19:7], celloutsig_1_1z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_1z = ^ in_data[67:52];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } << { celloutsig_1_1z[9:5], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[179:155] <<< { in_data[134:113], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[152:146] <<< celloutsig_1_16z;
  assign celloutsig_1_16z = in_data[152:146] ^ { celloutsig_1_9z[5:1], celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_23z = in_data[33:22] ^ in_data[94:83];
  assign celloutsig_0_53z = ~((celloutsig_0_19z & celloutsig_0_31z) | celloutsig_0_24z[11]);
  assign celloutsig_0_3z = ~((in_data[53] & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_2z));
  assign { celloutsig_0_4z[1], celloutsig_0_4z[2] } = ~ { celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_5z[1], celloutsig_0_5z[2], celloutsig_0_5z[9:3] } = ~ { celloutsig_0_3z, celloutsig_0_2z, in_data[82:76] };
  assign _02_[2:1] = { _00_, _01_ };
  assign celloutsig_0_4z[0] = celloutsig_0_4z[2];
  assign celloutsig_0_5z[0] = celloutsig_0_5z[2];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
