// Seed: 317525712
module module_0;
  always id_1 = #1 id_1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3,
    output uwire id_4,
    output uwire id_5
);
  always @(negedge (1)) begin
    wait (id_1);
  end
  tri id_7;
  module_0();
  always @(posedge id_7 or posedge id_7) begin
    $display(id_7);
    wait (1);
  end
  assign id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4[1-1] = 1;
  assign id_2 = 1;
  module_0();
endmodule
