5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd multi_exp2.vcd -o multi_exp2.cdd -v multi_exp2.v
3 0 $root $root NA 0 0
3 0 main main multi_exp2.v 1 26
2 1 8 2d002d 2 1 c 0 0 g
2 2 8 250028 1 0 20008 0 0 1 4 1001
2 3 8 200020 1 1 4 0 0 f
2 4 8 200028 2 11 20084 2 3 1 2 102
2 5 8 1b001b 1 1 4 0 0 e
2 6 8 1b0029 2 9 20044 4 5 1 2 2
2 7 8 1b002d 3 9 200cc 1 6 1 2 1002
2 8 8 150015 2 1 c 0 0 d
2 9 8 110011 1 1 4 0 0 c
2 10 8 110015 2 2 200cc 8 9 1 2 1102
2 11 8 c000c 1 1 4 0 0 b
2 12 8 b000b 1 1b 20008 11 0 1 2 1002
2 13 8 b0016 2 8 2030c 10 12 1 2 1002
2 14 8 b002e 3 8 2024c 7 13 1 2 1102
2 15 8 70007 0 1 400 0 0 a
2 16 8 7002e 3 35 f00e 14 15
1 b 0 3 30005 1 1 2
1 c 0 3 30008 1 1 2
1 d 0 3 3000b 1 1 102
1 e 0 3 3000e 1 1 2
1 f 0 3 30011 1 1 2
1 g 0 3 30014 1 1 102
1 a 0 4 30005 1 1 102
4 16 16 16
3 0 foobar main.bar multi_exp2.v 28 36
2 17 34 19001c 0 0 20010 0 0 1 4 1
2 18 34 140014 0 1 400 0 0 a
2 19 34 14001c 0 38 6022 17 18
2 20 34 110011 1 1 4 0 0 c
2 21 34 9000f 0 2a 20000 0 0 1 2 2
2 22 34 90011 2 27 21002 20 21 1 2 2
1 c 0 30 6 1 1 2
1 a 0 32 30006 1 1 2
4 19 22 22
4 22 19 0
