<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>AMD Vivado™ Design Suite Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado Development Environment on xilinx.com</br></a>
    </td>
 </tr>
</table>

# UltraScale+ Architecture-Specific Tutorials

## Dynamic Function eXchange (DFX)

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./Abstract_Shell_Per_SLR_Compilation/"> Parallel Compilation of SLRs using Abstract Shell Technology </a></td>
 <td>This tutorial demonstrates a methodology to hierarchically arrange your design to achieve maximum QoR with minimal 
   compile time for designs targeting multi SLR devices in Ultrascale+.</td>
 </tr>
 <td align="center"><a href="./DFX_Decoupler/"> Using the DFX Decoupler and DFX AXI Shutdown Manager IP </a></td>
 <td>This tutorial demonstrates the use of the two Xilinx IP -- the DFX Decoupler IP and the DFX AXI Shutdown Manager IP -- that
   help isolate dynamic regions during reconfiguration.  This example shows the IP used in Zynq Ultrascale+ but the concepts
   apply to all architectures that support DFX.</td>
 </tr>
 </table>


<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
