
---------- Begin Simulation Statistics ----------
final_tick                                34311598500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730932                       # Number of bytes of host memory used
host_op_rate                                   120261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   142.52                       # Real time elapsed on the host
host_tick_rate                              240753281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17130130                       # Number of instructions simulated
sim_ops                                      17139357                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034312                       # Number of seconds simulated
sim_ticks                                 34311598500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.981855                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6226405                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              6227535                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1447                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6230936                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              270                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6237981                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2755                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           80                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  17061867                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17062299                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1136                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4166877                       # Number of branches committed
system.cpu.commit.bw_lim_events                 49767                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5643427                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             17130180                       # Number of instructions committed
system.cpu.commit.committedOps               17139407                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     67860455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.252568                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.875381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     61296472     90.33%     90.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2338606      3.45%     93.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13808      0.02%     93.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2300665      3.39%     97.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1836505      2.71%     99.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21928      0.03%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1534      0.00%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1170      0.00%     99.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        49767      0.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     67860455                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2355                       # Number of function calls committed.
system.cpu.commit.int_insts                  12980941                       # Number of committed integer instructions.
system.cpu.commit.loads                        164024                       # Number of loads committed
system.cpu.commit.membars                          34                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12725227     74.25%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             709      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              31      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              30      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             43      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          164024      0.96%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4249302     24.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17139407                       # Class of committed instruction
system.cpu.commit.refs                        4413326                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       758                       # Number of committed Vector instructions.
system.cpu.committedInsts                    17130130                       # Number of Instructions Simulated
system.cpu.committedOps                      17139357                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.005994                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.005994                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              64255212                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   317                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              5786831                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               23669856                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   857675                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1251310                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  45118                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1051                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2157255                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     6237981                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     70028                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      68434774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   723                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       25425040                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   90858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.090902                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              86289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6229172                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.370502                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           68566570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.370991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.171295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 62251107     90.79%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3633      0.01%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    26553      0.04%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1766      0.00%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6214706      9.06%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5554      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6834      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3388      0.00%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    53029      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             68566570                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           56628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1290                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5618588                       # Number of branches executed
system.cpu.iew.exec_nop                            81                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.334468                       # Inst execution rate
system.cpu.iew.exec_refs                      5867927                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5700224                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  662646                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                167049                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               360                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5701626                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22958629                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                167703                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1480                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22952235                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2358071                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  45118                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2358096                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       3476882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3776                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3025                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1452322                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          878                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            412                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23853805                       # num instructions consuming a value
system.cpu.iew.wb_count                      21586735                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.339131                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8089561                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.314569                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22949567                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 17918169                       # number of integer regfile reads
system.cpu.int_regfile_writes                11633352                       # number of integer regfile writes
system.cpu.ipc                               0.249626                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.249626                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17084246     74.43%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  716      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   42      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   38      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  47      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               167990      0.73%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5700585     24.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22953719                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23622                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001029                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     929      3.93%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      3.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21843     92.47%     96.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   845      3.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22976147                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          114495496                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21585771                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28775778                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22958468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22953719                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5819182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               293                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             28                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6829674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      68566570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.334765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.959794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            59274316     86.45%     86.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3562820      5.20%     91.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               34066      0.05%     91.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3541035      5.16%     96.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2101082      3.06%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28704      0.04%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               21015      0.03%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2532      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1000      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        68566570                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.334489                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1183                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2423                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          964                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1966                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2492                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2613                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               167049                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5701626                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                56188029                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    137                       # number of misc regfile writes
system.cpu.numCycles                         68623198                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3022707                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21434116                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8656                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1607327                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    49                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              57306919                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               22963978                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            28712195                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2614876                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               61173720                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  45118                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              61259257                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7278064                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17934723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          17285                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                386                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  14478609                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1493                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     90021925                       # The number of ROB reads
system.cpu.rob.rob_writes                    46271818                       # The number of ROB writes
system.cpu.timesIdled                             544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1044                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     193                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4096668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8224743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4126898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8255079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            421                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4093448                       # Transaction distribution
system.membus.trans_dist::CleanEvict              575                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2809                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           865                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       4124401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8225772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8225772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    262215808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               262215808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4128075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4128075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4128075                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25111918750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              73.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19563500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8219703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          443                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      4124405                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      4124402                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12381417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12383256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        73024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    264277120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              264350144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4094447                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261980864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8222628                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8222206     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    422      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8222628                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8254234999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2066818000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1047000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   35                       # number of demand (read+write) hits
system.l2.demand_hits::total                      102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.data                  35                       # number of overall hits
system.l2.overall_hits::total                     102                       # number of overall hits
system.l2.demand_misses::.cpu.inst                631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3043                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3674                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               631                       # number of overall misses
system.l2.overall_misses::.cpu.data              3043                       # number of overall misses
system.l2.overall_misses::total                  3674                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    250156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        304861500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54705500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    250156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       304861500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.904011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972987                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.904011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972987                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86696.513471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82207.032534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82978.089276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86696.513471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82207.032534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82978.089276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093451                       # number of writebacks
system.l2.writebacks::total                   4093451                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3674                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3674                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    219725501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    268121001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    219725501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    268121001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.904011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.904011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972987                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76696.513471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72206.868551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72977.953457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76696.513471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72206.868551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72977.953457                       # average overall mshr miss latency
system.l2.replacements                        4094447                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4126252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4126252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4126252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4126252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          443                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              443                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          443                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2809                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    228134000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     228134000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81215.379138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81215.379138                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    200043501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    200043501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71215.201495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71215.201495                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54705500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54705500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.904011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86696.513471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86696.513471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48395500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48395500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.904011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76696.513471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76696.513471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.936000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.936000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94111.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94111.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.936000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.936000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84111.111111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84111.111111                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      4124404                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         4124404                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      4124405                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       4124405                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      4124404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      4124404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data  80510201750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  80510201750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19520.445075                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19520.445075                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32492.660440                       # Cycle average of tags in use
system.l2.tags.total_refs                     4130673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4127216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   32454.887455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.375037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        31.397948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        11216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20302                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70167832                       # Number of tag accesses
system.l2.tags.data_accesses                 70167832                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          40384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         194752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             235136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        40384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    261980672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       261980672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4093448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4093448                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1176978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5675982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6852960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1176978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1176978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     7635338587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           7635338587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     7635338587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1176978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5675982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7642191546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4093448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000067575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32745                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              540177                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4209612                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4093448                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4093448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            255882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            255863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            255722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            255827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            255858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            255870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            255920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            255936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            255915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           255744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           255744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           255750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           255861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           255868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     47296000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               116183500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12873.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31623.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2645                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3832178                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4093448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  62824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 202038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 293174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 235579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 303752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 317346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 293096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 217552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 191471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 148768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 103824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 114170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  59068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  52260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  22797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  15918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  17194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  19952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  17427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  20985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  16582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  18301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  15623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7259                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       261808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean   1001.543727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   975.944557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.402606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2450      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1121      0.43%      1.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1172      0.45%      1.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          772      0.29%      2.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1025      0.39%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          843      0.32%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1053      0.40%      3.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2473      0.94%      4.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       250899     95.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       261808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.112197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.023483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         32745    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     125.006627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    114.779211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     53.786824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            95      0.29%      0.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            48      0.15%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63          3146      9.61%     10.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           350      1.07%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95          4907     14.99%     26.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          568      1.73%     27.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127         5234     15.98%     43.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143        13646     41.67%     85.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159          436      1.33%     86.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          629      1.92%     88.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191          720      2.20%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207          673      2.06%     93.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           19      0.06%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239          325      0.99%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255          360      1.10%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271          216      0.66%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287          551      1.68%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303          419      1.28%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319          229      0.70%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.01%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           51      0.16%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           97      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           13      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32745                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 235136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               261978880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  235136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            261980672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      7635.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   7635.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   59.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34311583500                       # Total gap between requests
system.mem_ctrls.avgGap                       8374.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        40384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       194752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    261978880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1176978.099694189383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5675981.548921423964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7635286359.509016036987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4093448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22356000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     93827500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1134761432500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35429.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30833.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    277214.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            934297560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            496587135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13773060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10683199800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2708103840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11260374510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3693233280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29789569185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        868.206976                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8886785250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1145560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24279253250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            935025840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            496974225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12459300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10684421280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2708103840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11257992480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3695239200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29790216165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        868.225832                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8892563750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1145560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24273474750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        69132                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            69132                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        69132                       # number of overall hits
system.cpu.icache.overall_hits::total           69132                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          896                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            896                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          896                       # number of overall misses
system.cpu.icache.overall_misses::total           896                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69121997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69121997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69121997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69121997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        70028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        70028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        70028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        70028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012795                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012795                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012795                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012795                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77145.085938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77145.085938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77145.085938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77145.085938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.615385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          443                       # number of writebacks
system.cpu.icache.writebacks::total               443                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          198                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          198                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          698                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56482497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56482497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56482497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56482497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009967                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009967                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009967                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80920.482808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80920.482808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80920.482808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80920.482808                       # average overall mshr miss latency
system.cpu.icache.replacements                    443                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        69132                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           69132                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          896                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           896                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69121997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69121997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        70028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        70028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77145.085938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77145.085938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56482497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56482497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009967                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80920.482808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80920.482808                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.767745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               69830                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.042980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.767745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.979562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            140754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           140754                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       263872                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           263872                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       263879                       # number of overall hits
system.cpu.dcache.overall_hits::total          263879                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147432                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147432                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 137964610681                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 137964610681                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 137964610681                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 137964610681                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4411301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4411301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4411311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4411311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.940183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.940183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.940181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.940181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33265.092828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33265.092828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33265.068766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33265.068766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     62569086                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3993036                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.669552                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4126254                       # number of writebacks
system.cpu.dcache.writebacks::total           4126254                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19949                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19949                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      4127480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4127480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      4127483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4127483                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 132635833558                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132635833558                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 132636095058                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132636095058                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.935660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.935660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.935659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.935659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32134.821624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32134.821624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32134.861623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32134.861623                       # average overall mshr miss latency
system.cpu.dcache.replacements                4126456                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     43355500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43355500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78259.025271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78259.025271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22242500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22242500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1416535587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1416535587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       124840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       124840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.180054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.180054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63018.755539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63018.755539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    233264464                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    233264464                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82222.229115                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82222.229115                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            7                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             7                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      4124397                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      4124397                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 136504719594                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 136504719594                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      4124403                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      4124403                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33096.891399                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33096.891399                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      4124397                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      4124397                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 132380326594                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 132380326594                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32096.892369                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32096.892369                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       418000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       418000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 139333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 139333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.022222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.934085                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4391435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4127480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.063951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.934085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12950260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12950260                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34311598500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  34311598500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
