      No|     000      157      258 |      WNS |  WCorner | PathGroup                                | InstancePin
--------+xxxxxxxx+--------+---------+----------+----------+------------------------------------------+----------------------------------------
       1|      .     -1.05       .  |    -1.05 @      157 | **clock_gating_default**                 : u_core/u_spi/u_spi_txrx/clk_gate_buf_rxd_reg/latch/E
       2|      .        .    -31.41 |   -31.41 @      258 | CLK_DDR_PHY_pub_ctl_0                    : u_ddr_phy/dfi_address[1]
       3|      .        .    -33.09 |   -33.09 @      258 | CLK_DDR_PHY_pub_ctl_0                    : u_ddr_phy/dfi_address[4]
       4|      .        .    -50.81 |   -50.81 @      258 | CLK_DDR_PHY_pub_ctl_0                    : u_ddr_phy/dfi_address[8]
       5|      .     -0.76       .  |    -0.76 @      157 | CLK_DI_ISP                               : u_core/u_isp_top/u_isp_exp_v2_sram_wrapper/gen_rf_128x19_u_rf_128x19/A[2]
       6|      .     -0.72       .  |    -0.72 @      157 | CLK_DI_ISP                               : u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]
       7|      .     -0.82       .  |    -0.82 @      157 | CLK_DI_ISP                               : u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]
       8|      .     -0.07       .  |    -0.07 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D
       9|      .     -0.33       .  |    -0.33 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D
      10|      .     -0.24       .  |    -0.24 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D
      11|      .     -1.00       .  |    -1.00 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D
      12|      .     -0.87       .  |    -0.87 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D
      13|      .     -0.55       .  |    -0.55 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D
      14|      .     -0.13       .  |    -0.13 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D
      15|      .     -0.61       .  |    -0.61 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D
      16|      .     -1.47       .  |    -1.47 @      157 | CLK_MCU                                  : u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D
      17|      .     -0.08       .  |    -0.08 @      157 | CLK_MCU                                  : u_core/u_rev_regd_slice/payload_reg_reg_36_/D
      18|      .     -0.48       .  |    -0.48 @      157 | CLK_VAE                                  : u_core/u_fb_ctrl/gen_sram_8kx64_m8_u_sram_8kx64_m8/D[35]
      19|      .     -0.76       .  |    -0.76 @      157 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/gen_rf_128x19_u_rf_128x19/A[2]
      20|      .     -0.72       .  |    -0.72 @      157 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]
      21|      .     -0.82       .  |    -0.82 @      157 | CLK_VIDEO_DIV2_ISP                       : u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]
      22|      .     -0.76       .  |    -0.76 @      157 | CLK_VIDEO_ISP                            : u_core/u_isp_top/gen_rf_128x19_u_rf_128x19/A[2]
      23|      .     -0.72       .  |    -0.72 @      157 | CLK_VIDEO_ISP                            : u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]
      24|      .     -0.82       .  |    -0.82 @      157 | CLK_VIDEO_ISP                            : u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]
      25|      .     -0.50       .  |    -0.50 @      157 | CLK_VIP                                  : u_core/u_vip/rdDataAfifo/wrDataReg/out_reg_297_/D
      26|      .     -0.07       .  |    -0.07 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D
      27|      .     -0.33       .  |    -0.33 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D
      28|      .     -0.24       .  |    -0.24 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D
      29|      .     -1.00       .  |    -1.00 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D
      30|      .     -0.87       .  |    -0.87 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D
      31|      .     -0.55       .  |    -0.55 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D
      32|      .     -0.13       .  |    -0.13 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D
      33|      .     -0.61       .  |    -0.61 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D
      34|      .     -1.48       .  |    -1.48 @      157 | CLK_XTAL_MCU                             : u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D
      35|      .     -0.08       .  |    -0.08 @      157 | CLK_XTAL_MCU                             : u_core/u_rev_regd_slice/payload_reg_reg_36_/D
