/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [38:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z[1]) & celloutsig_0_1z);
  assign celloutsig_0_83z = ~((celloutsig_0_8z | celloutsig_0_1z) & celloutsig_0_6z);
  assign celloutsig_0_87z = ~((celloutsig_0_20z[19] | celloutsig_0_32z) & celloutsig_0_17z);
  assign celloutsig_1_2z = ~((in_data[124] | celloutsig_1_0z[3]) & in_data[107]);
  assign celloutsig_1_5z = ~((in_data[172] | celloutsig_1_0z[4]) & celloutsig_1_1z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[1] | celloutsig_0_4z[1]) & celloutsig_0_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_7z | celloutsig_1_13z) & celloutsig_1_3z[5]);
  assign celloutsig_1_19z = ~((celloutsig_1_0z[0] | in_data[173]) & celloutsig_1_7z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[63]) & celloutsig_0_0z);
  reg [2:0] _11_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 3'h0;
    else _11_ <= celloutsig_0_2z[4:2];
  assign { _01_[2:1], _00_ } = _11_;
  assign celloutsig_0_32z = ^ { in_data[45], celloutsig_0_6z, _01_[2:1], _00_, celloutsig_0_19z };
  assign celloutsig_0_6z = ^ { celloutsig_0_4z[3:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_8z = ^ { in_data[37:32], celloutsig_0_7z };
  assign celloutsig_1_6z = ^ { celloutsig_1_0z[3:0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = ^ { celloutsig_1_3z[14:5], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_13z = ^ { celloutsig_1_3z[18:14], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_17z = ^ { celloutsig_0_9z[14], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[82:79] >>> { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[141:136] >>> in_data[115:110];
  assign celloutsig_1_1z = { celloutsig_1_0z[0], celloutsig_1_0z } >>> in_data[170:164];
  assign celloutsig_1_3z = in_data[144:118] >>> { in_data[184:165], celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[88], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } >>> { celloutsig_0_2z[4:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_12z = celloutsig_0_9z[4:1] >>> { in_data[33:32], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_20z = { in_data[62:35], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z } >>> in_data[78:40];
  assign celloutsig_0_2z = { in_data[45:42], celloutsig_0_0z } >>> { in_data[92], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[64] & in_data[56]) | in_data[88]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_4z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[3] & celloutsig_0_1z) | celloutsig_0_2z[0]);
  assign celloutsig_0_86z = ~((celloutsig_0_17z & celloutsig_0_83z) | _00_);
  assign celloutsig_1_7z = ~((celloutsig_1_1z[6] & celloutsig_1_6z) | celloutsig_1_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_3z) | celloutsig_0_8z);
  assign celloutsig_0_16z = ~((celloutsig_0_3z & celloutsig_0_8z) | celloutsig_0_3z);
  assign celloutsig_0_19z = ~((celloutsig_0_0z & celloutsig_0_16z) | celloutsig_0_2z[3]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
