INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.gen/sources_1/ip/Inst_Rom/sim/Inst_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/Inst_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Reg
INFO: [VRFC 10-2458] undeclared symbol VF, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/Inst_Reg.v:35]
INFO: [VRFC 10-2458] undeclared symbol CF, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/Inst_Reg.v:36]
INFO: [VRFC 10-2458] undeclared symbol ZF, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/Inst_Reg.v:37]
INFO: [VRFC 10-2458] undeclared symbol NF, assumed default net type wire [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/Inst_Reg.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/7.getInsBus/getInsBus.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_normal
