<dec f='llvm/llvm/include/llvm/Analysis/DDG.h' l='226' type='3'/>
<use f='llvm/llvm/include/llvm/Analysis/DDG.h' l='227'/>
<use f='llvm/llvm/include/llvm/Analysis/DDG.h' l='257' u='r' c='_ZNK4llvm7DDGEdge8isRootedEv'/>
<use f='llvm/llvm/include/llvm/Analysis/DDG.h' l='392' u='r' c='_ZN4llvm10DDGBuilder16createRootedEdgeERNS_7DDGNodeES2_'/>
<use f='llvm/llvm/lib/Analysis/DDG.cpp' l='166' c='_ZN4llvmlsERNS_11raw_ostreamENS_7DDGEdge8EdgeKindE'/>
