# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do mainboard_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/23.1std/quartus/kelompok2 {C:/intelFPGA_lite/23.1std/quartus/kelompok2/mainboard.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:17:05 on Jan 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/23.1std/quartus/kelompok2" C:/intelFPGA_lite/23.1std/quartus/kelompok2/mainboard.v 
# -- Compiling module mainboard
# 
# Top level modules:
# 	mainboard
# End time: 09:17:05 on Jan 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.mainboard
# vsim -voptargs="+acc" work.mainboard 
# Start time: 09:17:16 on Jan 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.mainboard(fast)
add wave -position insertpoint  \
sim:/mainboard/THRESHOLD \
sim:/mainboard/TIME_DELAY \
sim:/mainboard/clk \
sim:/mainboard/reset \
sim:/mainboard/temp_data \
sim:/mainboard/alarm \
sim:/mainboard/display \
sim:/mainboard/clk_divider \
sim:/mainboard/one_sec_clk \
sim:/mainboard/timer_counter
force -freeze sim:/mainboard/clk 1'h0 0
force -freeze sim:/mainboard/reset 1'h0 0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/23.1std/quartus/kelompok2/simulation/questa/wave.do
# End time: 09:25:47 on Jan 07,2025, Elapsed time: 0:08:31
# Errors: 0, Warnings: 1
