#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  4 18:02:28 2022
# Process ID: 9968
# Current directory: D:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.runs/design_Combine_step_StepMotorController_0_0_synth_1
# Command line: vivado.exe -log design_Combine_step_StepMotorController_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_Combine_step_StepMotorController_0_0.tcl
# Log file: D:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.runs/design_Combine_step_StepMotorController_0_0_synth_1/design_Combine_step_StepMotorController_0_0.vds
# Journal file: D:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.runs/design_Combine_step_StepMotorController_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_Combine_step_StepMotorController_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_2020/IP_Repository/AXI4_BCD_to_FND'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_2020/IP_Repository/AXI4_PWM_Buzzer_chi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_2020/IP_Repository/AXI4Generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_2020/IP_Repository/prj_stepmotor_controller'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx2020/Vivado/2020.1/data/ip'.
Command: synth_design -top design_Combine_step_StepMotorController_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5252
WARNING: [Synth 8-992] w_clk1 is already implicitly declared earlier [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/TOP.v:21]
WARNING: [Synth 8-992] w_clk2 is already implicitly declared earlier [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/TOP.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_Combine_step_StepMotorController_0_0' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ip/design_Combine_step_StepMotorController_0_0/synth/design_Combine_step_StepMotorController_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'StepMotorController_IP' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/AXI4_Template_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4_TEMPLATE_v1_0_S00_AXI' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/AXI4_Template_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/AXI4_Template_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/AXI4_Template_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_TEMPLATE_v1_0_S00_AXI' (1#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/AXI4_Template_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'TOP' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'Prescaler' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/Prescaler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Prescaler' (2#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/Prescaler.v:3]
INFO: [Synth 8-6157] synthesizing module 'Prescaler2' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/Prescaler2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Prescaler2' (3#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/Prescaler2.v:3]
INFO: [Synth 8-6157] synthesizing module 'FSM' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter FULL_STEP bound to: 2'b01 
	Parameter HALF_STEP bound to: 2'b10 
	Parameter F_STEP1 bound to: 2'b00 
	Parameter F_STEP2 bound to: 2'b01 
	Parameter F_STEP3 bound to: 2'b10 
	Parameter F_STEP4 bound to: 2'b11 
	Parameter H_STEP1 bound to: 3'b000 
	Parameter H_STEP2 bound to: 3'b001 
	Parameter H_STEP3 bound to: 3'b010 
	Parameter H_STEP4 bound to: 3'b011 
	Parameter H_STEP5 bound to: 3'b100 
	Parameter H_STEP6 bound to: 3'b101 
	Parameter H_STEP7 bound to: 3'b110 
	Parameter H_STEP8 bound to: 3'b111 
WARNING: [Synth 8-6090] variable 'r_step' is written by both blocking and non-blocking assignments, entire logic could be removed [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (4#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (5#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/TOP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'StepMotorController_IP' (6#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/AXI4_Template_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_Combine_step_StepMotorController_0_0' (7#1) [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ip/design_Combine_step_StepMotorController_0_0/synth/design_Combine_step_StepMotorController_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.078 ; gain = 17.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.078 ; gain = 17.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.078 ; gain = 17.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1097.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1200.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               HALF_STEP |                               01 |                               10
               FULL_STEP |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[13]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[12]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[11]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[10]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[9]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[8]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[7]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[6]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[5]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[4]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[3]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[2]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[1]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/U0/U2/r_counter_reg[0]__0/Q' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.srcs/sources_1/bd/design_Combine_step/ipshared/ec06/src/FSM.v:28]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1200.867 ; gain = 121.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1209.832 ; gain = 130.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   297|
|2     |LUT1   |   120|
|3     |LUT2   |    71|
|4     |LUT3   |   785|
|5     |LUT4   |    57|
|6     |LUT5   |    11|
|7     |LUT6   |   194|
|8     |FDCE   |   132|
|9     |FDRE   |   192|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 42 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1215.039 ; gain = 31.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1215.039 ; gain = 135.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1227.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1227.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 3 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1227.145 ; gain = 147.742
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.runs/design_Combine_step_StepMotorController_0_0_synth_1/design_Combine_step_StepMotorController_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_2020/MB_Peripheral_step_driver/MB_Peripheral_step_driver.runs/design_Combine_step_StepMotorController_0_0_synth_1/design_Combine_step_StepMotorController_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_Combine_step_StepMotorController_0_0_utilization_synth.rpt -pb design_Combine_step_StepMotorController_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 18:03:33 2022...
