{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1621933781692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621933781697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621933781697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 14:39:38 2021 " "Processing started: Tue May 25 14:39:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621933781697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933781697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933781697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621933782911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621933782912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip " "Found entity 1: memory_ip" {  } { { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/memory_ip_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/memory_ip_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip_tb " "Found entity 1: memory_ip_tb" {  } { { "tb/memory_ip_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/memory_ip_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_tb " "Found entity 1: BUS_tb" {  } { { "tb/BUS_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/BUS_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac_tb " "Found entity 1: ac_tb" {  } { { "tb/ac_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/ac_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "tb/ALU_tb.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Control_Unit.v(66) " "Verilog HDL Expression warning at Control_Unit.v(66): truncated literal to match 16 bits" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1621933815273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Control_Unit.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Processor_datapath.v(11) " "Verilog HDL Declaration information at Processor_datapath.v(11): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu ALU Processor_datapath.v(9) " "Verilog HDL Declaration information at Processor_datapath.v(9): object \"alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621933815277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Processor_datapath.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/Processor_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/state_machine.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_layer " "Found entity 1: top_layer" {  } { { "top_layer.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/top_layer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_ip " "Elaborating entity \"memory_ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621933815439 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsyncram db/altsyncram.tdf " "Entity \"altsyncram\" obtained from \"db/altsyncram.tdf\" instead of from Quartus Prime megafunction library" {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 437 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1621933815525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Found entity 1: altsyncram" {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 437 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621933815532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "memory_ip.v" "altsyncram_component" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621933815533 ""}
{ "Error" "ETDFX_ASSERTION" "The current megafunction is configured for use with the clear box feature and cannot be used when the clear box feature is disabled " "Assertion error: The current megafunction is configured for use with the clear box feature and cannot be used when the clear box feature is disabled" {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 2878 4 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815547 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_a " "Variable or input pin \"wren_a\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 439 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815548 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "rden_a " "Variable or input pin \"rden_a\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 440 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815548 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_b " "Variable or input pin \"wren_b\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 441 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815549 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "rden_b " "Variable or input pin \"rden_b\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 442 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815549 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_a " "Variable or input pin \"data_a\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 443 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815549 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 444 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815549 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "address_a " "Variable or input pin \"address_a\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 445 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815550 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "address_b " "Variable or input pin \"address_b\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 446 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815550 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "addressstall_a " "Variable or input pin \"addressstall_a\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 447 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815550 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "addressstall_b " "Variable or input pin \"addressstall_b\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 448 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815550 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock0 " "Variable or input pin \"clock0\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 450 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815550 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock1 " "Variable or input pin \"clock1\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 451 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815550 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 452 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815551 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 453 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815551 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken2 " "Variable or input pin \"clocken2\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 454 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815552 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken3 " "Variable or input pin \"clocken3\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 455 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815552 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr0 " "Variable or input pin \"aclr0\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 456 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815553 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr1 " "Variable or input pin \"aclr1\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 457 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815553 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "byteena_a " "Variable or input pin \"byteena_a\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 458 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815553 "|memory_ip|altsyncram:altsyncram_component"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "byteena_b " "Variable or input pin \"byteena_b\" is defined but never used." {  } { { "db/altsyncram.tdf" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/db/altsyncram.tdf" 459 2 0 } } { "memory_ip.v" "" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1621933815553 "|memory_ip|altsyncram:altsyncram_component"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "altsyncram:altsyncram_component " "Can't elaborate user hierarchy \"altsyncram:altsyncram_component\"" {  } { { "memory_ip.v" "altsyncram_component" { Text "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v" 89 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621933815556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/output_files/Processor.map.smsg " "Generated suppressed messages file D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933815628 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621933816161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 25 14:40:16 2021 " "Processing ended: Tue May 25 14:40:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621933816161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621933816161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621933816161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933816161 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621933816932 ""}
