<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>axipcie: XAxiPcie_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">axipcie
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_axi_pcie___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAxiPcie_Config Struct Reference<div class="ingroups"><a class="el" href="group__axipcie__v3__3.html">Axipcie_v3_3</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains IP hardware configuration information.  
 <a href="struct_x_axi_pcie___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7fa7646a84832e59c778204a1e5b8403"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a7fa7646a84832e59c778204a1e5b8403">DeviceId</a></td></tr>
<tr class="memdesc:a7fa7646a84832e59c778204a1e5b8403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID of PCIe IP.  <a href="#a7fa7646a84832e59c778204a1e5b8403">More...</a><br/></td></tr>
<tr class="separator:a7fa7646a84832e59c778204a1e5b8403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bdcba67cfa7c75179ae1b0b7b6415f"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a98bdcba67cfa7c75179ae1b0b7b6415f">BaseAddress</a></td></tr>
<tr class="memdesc:a98bdcba67cfa7c75179ae1b0b7b6415f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register base address.  <a href="#a98bdcba67cfa7c75179ae1b0b7b6415f">More...</a><br/></td></tr>
<tr class="separator:a98bdcba67cfa7c75179ae1b0b7b6415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ad5737694668f53134af341ccf9428"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a57ad5737694668f53134af341ccf9428">IncludeBarOffsetReg</a></td></tr>
<tr class="memdesc:a57ad5737694668f53134af341ccf9428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Are BAR Offset registers built in hardware.  <a href="#a57ad5737694668f53134af341ccf9428">More...</a><br/></td></tr>
<tr class="separator:a57ad5737694668f53134af341ccf9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf8eebd3200725c2102ea9c1a5aea28"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___config.html#a9cf8eebd3200725c2102ea9c1a5aea28">IncludeRootComplex</a></td></tr>
<tr class="memdesc:a9cf8eebd3200725c2102ea9c1a5aea28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is IP built as root complex.  <a href="#a9cf8eebd3200725c2102ea9c1a5aea28">More...</a><br/></td></tr>
<tr class="separator:a9cf8eebd3200725c2102ea9c1a5aea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains IP hardware configuration information. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a98bdcba67cfa7c75179ae1b0b7b6415f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XAxiPcie_Config::BaseAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register base address. </p>

<p>Referenced by <a class="el" href="xaxipcie__ep__cdma__example_8c.html#a0305d38f6ee9ba0d3e2e545b96201ce3">PCIeEndPointInitialize()</a>, <a class="el" href="xaxipcie__rc__cdma__example_8c.html#ae4d64f629bd35e874ac76b2e7159b73f">PcieInitRootComplex()</a>, <a class="el" href="group__axipcie__v3__3.html#ga6eaa13c68af6eb2ca12ae556f9e0769b">XAxiPcie_CfgInitialize()</a>, <a class="el" href="group__axipcie__v3__3.html#gabdf66d0cb481a5eea62e1f98e71d9520">XAxiPcie_ClearPendingInterrupts()</a>, <a class="el" href="group__axipcie__v3__3.html#ga225811fdbd9b22b8208a83ca4d3818ce">XAxiPcie_ClearRootPortErrFIFOMsg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga4b043d41a5668f97f83518327023ea0d">XAxiPcie_ClearRootPortIntFIFOReg()</a>, <a class="el" href="group__axipcie__v3__3.html#gaace3ba2f6c70cd207c9c65d92c634ee8">XAxiPcie_DisableGlobalInterrupt()</a>, <a class="el" href="group__axipcie__v3__3.html#gae238cf115bd039e0f7228e385c893aad">XAxiPcie_DisableInterrupts()</a>, <a class="el" href="group__axipcie__v3__3.html#ga062809d176f81251886d5372c0714f7a">XAxiPcie_EnableGlobalInterrupt()</a>, <a class="el" href="group__axipcie__v3__3.html#ga22a95261655e78a944d1a2462031da57">XAxiPcie_EnableInterrupts()</a>, <a class="el" href="group__axipcie__v3__3.html#ga75ca6a068024666c0199ea90d3ce4276">XAxiPcie_GetBridgeInfo()</a>, <a class="el" href="group__axipcie__v3__3.html#gae118e9d7fd6b78ca0b8d4fd6694f9808">XAxiPcie_GetEnabledInterrupts()</a>, <a class="el" href="group__axipcie__v3__3.html#ga19d8a1973231160bdd518b1c62bda3d4">XAxiPcie_GetLocalBusBar2PcieBar()</a>, <a class="el" href="group__axipcie__v3__3.html#gaec39c65db1aeac38798a250a25298208">XAxiPcie_GetPendingInterrupts()</a>, <a class="el" href="group__axipcie__v3__3.html#ga372301905fec6833c06320fb45261cd7">XAxiPcie_GetPhyStatusCtrl()</a>, <a class="el" href="group__axipcie__v3__3.html#ga77063428b5641d07910419770813c148">XAxiPcie_GetRequesterId()</a>, <a class="el" href="group__axipcie__v3__3.html#ga32604cb99f7d35107ee59ff121e0024d">XAxiPcie_GetRootPortErrFIFOMsg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga8b13520d9f4472bc16cfa5a6266f6795">XAxiPcie_GetRootPortIntFIFOReg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga0899628f4ecfb6d3b05671933c375ae5">XAxiPcie_GetRootPortStatusCtrl()</a>, <a class="el" href="group__axipcie__v3__3.html#ga745d2811e366fbe0e5499cfef90adbcc">XAxiPcie_GetVsecCapability()</a>, <a class="el" href="group__axipcie__v3__3.html#gaa26f5255cb42e55351c7cb802f71d56c">XAxiPcie_GetVsecHeader()</a>, <a class="el" href="group__axipcie__v3__3.html#gad9494095b9350f455af9e7da5375d522">XAxiPcie_ReadLocalConfigSpace()</a>, <a class="el" href="group__axipcie__v3__3.html#gae4aafc6b1766352ed5347e40762f0649">XAxiPcie_ReadRemoteConfigSpace()</a>, <a class="el" href="group__axipcie__v3__3.html#ga51ee29d03fbefc82b9208f46a12d5a06">XAxiPcie_SetLocalBusBar2PcieBar()</a>, <a class="el" href="group__axipcie__v3__3.html#ga0ce4f790929f629f225c2ef2fbcc2647">XAxiPcie_SetRootPortMSIBase()</a>, <a class="el" href="group__axipcie__v3__3.html#ga2860cd7b0180a99fb324c085fc8fa746">XAxiPcie_SetRootPortStatusCtrl()</a>, <a class="el" href="group__axipcie__v3__3.html#gafbdf9a7e71effb96353079d1c177888b">XAxiPcie_WriteLocalConfigSpace()</a>, and <a class="el" href="group__axipcie__v3__3.html#gadb4d67df95f1c7b0010e370312283f22">XAxiPcie_WriteRemoteConfigSpace()</a>.</p>

</div>
</div>
<a class="anchor" id="a7fa7646a84832e59c778204a1e5b8403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAxiPcie_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID of PCIe IP. </p>

</div>
</div>
<a class="anchor" id="a57ad5737694668f53134af341ccf9428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAxiPcie_Config::IncludeBarOffsetReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Are BAR Offset registers built in hardware. </p>

<p>Referenced by <a class="el" href="group__axipcie__v3__3.html#ga19d8a1973231160bdd518b1c62bda3d4">XAxiPcie_GetLocalBusBar2PcieBar()</a>, and <a class="el" href="group__axipcie__v3__3.html#ga51ee29d03fbefc82b9208f46a12d5a06">XAxiPcie_SetLocalBusBar2PcieBar()</a>.</p>

</div>
</div>
<a class="anchor" id="a9cf8eebd3200725c2102ea9c1a5aea28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAxiPcie_Config::IncludeRootComplex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is IP built as root complex. </p>

<p>Referenced by <a class="el" href="xaxipcie__rc__cdma__example_8c.html#ae4d64f629bd35e874ac76b2e7159b73f">PcieInitRootComplex()</a>, <a class="el" href="group__axipcie__v3__3.html#ga225811fdbd9b22b8208a83ca4d3818ce">XAxiPcie_ClearRootPortErrFIFOMsg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga4b043d41a5668f97f83518327023ea0d">XAxiPcie_ClearRootPortIntFIFOReg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga32604cb99f7d35107ee59ff121e0024d">XAxiPcie_GetRootPortErrFIFOMsg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga8b13520d9f4472bc16cfa5a6266f6795">XAxiPcie_GetRootPortIntFIFOReg()</a>, <a class="el" href="group__axipcie__v3__3.html#ga0899628f4ecfb6d3b05671933c375ae5">XAxiPcie_GetRootPortStatusCtrl()</a>, <a class="el" href="group__axipcie__v3__3.html#gae4aafc6b1766352ed5347e40762f0649">XAxiPcie_ReadRemoteConfigSpace()</a>, <a class="el" href="group__axipcie__v3__3.html#ga0ce4f790929f629f225c2ef2fbcc2647">XAxiPcie_SetRootPortMSIBase()</a>, <a class="el" href="group__axipcie__v3__3.html#ga2860cd7b0180a99fb324c085fc8fa746">XAxiPcie_SetRootPortStatusCtrl()</a>, <a class="el" href="group__axipcie__v3__3.html#gafbdf9a7e71effb96353079d1c177888b">XAxiPcie_WriteLocalConfigSpace()</a>, and <a class="el" href="group__axipcie__v3__3.html#gadb4d67df95f1c7b0010e370312283f22">XAxiPcie_WriteRemoteConfigSpace()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
