<stg><name>dpu_pack.4_Pipeline_VITIS_LOOP_547_14</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:2 %this_5_13_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_13_reload

]]></Node>
<StgValue><ssdm name="this_5_13_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc761

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc761:0 %i_29 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc761:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761:2 %icmp_ln547 = icmp_eq  i8 %i_29, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln547"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc761:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761:4 %add_ln547 = add i8 %i_29, i8 1

]]></Node>
<StgValue><ssdm name="add_ln547"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc761:5 %br_ln547 = br i1 %icmp_ln547, void %for.inc761.split, void %for.inc764.exitStub

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc761.split:0 %specloopname_ln547 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65

]]></Node>
<StgValue><ssdm name="specloopname_ln547"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8">
<![CDATA[
for.inc761.split:1 %trunc_ln549 = trunc i8 %i_29

]]></Node>
<StgValue><ssdm name="trunc_ln549"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.inc761.split:2 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln549, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="13">
<![CDATA[
for.inc761.split:3 %zext_ln549 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln549"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc761.split:4 %lshr_ln549 = lshr i8192 %this_5_13_reload_read, i8192 %zext_ln549

]]></Node>
<StgValue><ssdm name="lshr_ln549"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8192">
<![CDATA[
for.inc761.split:5 %trunc_ln549_1 = trunc i8192 %lshr_ln549

]]></Node>
<StgValue><ssdm name="trunc_ln549_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc761.split:6 %or_ln550 = or i13 %shl_ln, i13 32

]]></Node>
<StgValue><ssdm name="or_ln550"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8192" op_0_bw="13">
<![CDATA[
for.inc761.split:7 %zext_ln550 = zext i13 %or_ln550

]]></Node>
<StgValue><ssdm name="zext_ln550"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc761.split:8 %lshr_ln550 = lshr i8192 %this_5_13_reload_read, i8192 %zext_ln550

]]></Node>
<StgValue><ssdm name="lshr_ln550"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8192">
<![CDATA[
for.inc761.split:9 %trunc_ln551 = trunc i8192 %lshr_ln550

]]></Node>
<StgValue><ssdm name="trunc_ln551"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc761.split:10 %sub_ln551 = sub i4 4, i4 %trunc_ln551

]]></Node>
<StgValue><ssdm name="sub_ln551"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc761.split:11 %shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %sub_ln551, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761.split:12 %sub_ln551_1 = sub i8 4, i8 %trunc_ln549_1

]]></Node>
<StgValue><ssdm name="sub_ln551_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc761.split:13 %or_ln551 = or i8 %shl_ln4, i8 %sub_ln551_1

]]></Node>
<StgValue><ssdm name="or_ln551"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc761.split:14 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
for.inc761.split:15 %zext_ln551 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln551"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc761.split:16 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln551

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc761.split:17 %store_ln551 = store i8 %or_ln551, i12 %sk_addr

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc761.split:18 %add_ln552 = add i32 %ptr_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln552"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc761.split:19 %store_ln552 = store i32 %add_ln552, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc761.split:20 %store_ln547 = store i8 %add_ln547, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc761.split:21 %br_ln547 = br void %for.inc761

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.inc764.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
