"subj"	"time"	"leg"	"site"	"SOL1 Noraxon"	"SOL1 US"	"SOL1 frame"	"SOL2 Noraxon"	"SOL2 US"	"SOL2 frame"	"GMMTJ1 Noraxon"	"GMMTJ1 US"	"GMMTJ1 US frame"	"GMMTJ2 Noraxon"	"GMMTJ2 US"	"GMMTJ2 US frame"	"GMfas1 Noraxon"	"GMfas1 US"	"GMfas1 frame"	"GMfas2 Noraxon"	"GMfas2 US"	"GMfas2 frame"	"GMfas1 Licht"	"GMfas2 Licht"	"PF MVC Noraxon"	"DF MVC Noraxon"	"calc CPM Noraxon"	"calc CPM US"	"calc CPM US frame"	"SOL CPM Noraxon"	"SOL CPM US"	"SOL CPM US frame"	"leg length"	"AT SOL length"	"AT GM length"
102	POST	L	PAS	02_POST_ROM_2L_trial1.tsv	02_POST_ROM_SOL_5L_0016	2	02_POST_ROM_2L_trial3.tsv	02_POST_ROM_SOL_5L_0019	3	02_POST_ROM_2L_trial4.tsv	02_POST_ROM_GMmtj_5L_0020	2	02_POST_ROM_2L_trial5.tsv	02_POST_ROM_GMmtj_5L_0021	9	02_POST_ROM_2L_trial6.tsv	02_POST_ROM_GMfas_5L_0022sup	8	02_POST_ROM_2L_trial7.tsv	02_POST_ROM_GMfas_5L_0023sup	4	null	null	02_POST_MVC_PF_2L_trial3.tsv	02_POST_MVC_DF_2L_trial3.tsv	02_POST_CPM_2L_trial1.tsv	02_POST_ROM_CPM_5L_0015	1	02_POST_CPM_2L_trial2.tsv	null	null	45.5	65.409	211.583
103	POST	R	PAS	03_POST_ROM_2L_trial1.tsv	03_POST_ROM_SOL_5L_0015	15	03_POST_ROM_2L_trial2.tsv	03_POST_ROM_SOL_5L_0016	4	03_POST_ROM_2L_trial3.tsv	03_POST_ROM_GMmtj_5L_0018	3	03_POST_ROM_2L_trial4.tsv	03_POST_ROM_GMmtj_5L_0017	6	03_POST_ROM_2L_trial5.tsv	03_POST_ROM_GMfas_5L_0019sup	9	03_POST_ROM_2L_trial6.tsv	03_POST_ROM_GMfas_5L_0020sup	1	null	null	03_POST_MVC_PF_2R_trial1.tsv	03_POST_MVC_DF_2R_trial2.tsv	03_POST_CPM_2R_trial2.tsv	03_POST_ROM_CPM_5L_0014	0	03_POST_CPM_2R_trial1.tsv	null	null	46.0	158.454	240.519
104	POST	L	PAS	04_POST_ROM_2L_part1_trial1.tsv	04_POST_ROM_SOL_5L_0023	1	04_POST_ROM_2L_part2_trial2.tsv	04_POST_ROM_SOL_5L_0024	5	04_POST_ROM_2L_part2_trial3.tsv	04_POST_ROM_GMmtj_5L_0027	2	04_POST_ROM_2L_part2_trial4.tsv	04_POST_ROM_GMmtj_5L_0026	2	04_POST_ROM_2L_part3_trial1.tsv	04_POST_ROM_GMfas_5L_0029sup	5	04_POST_ROM_2L_part3_trial2.tsv	04_POST_ROM_GMfas_5L_0030sup	3	null	null	04_POST_MVC_PF_2L_trial1.tsv	04_POST_MVC_DF_2L_trial1.tsv	04_POST_CPM_2L_trial5.tsv	04_POST_ROM_CPM_5L_0018	8	04_POST_CPM_2L_trial3.tsv	null	null	47.5	86.480	247.261
106	POST	L	PAS	null	null	null	06_POST_ROM_2L_part2_trial1.tsv	06_POST_ROM_SOL_5L_0017	8	06_POST_ROM_2L_part2_trial3.tsv	06_POST_ROM_GMmtj_5L_0020	0	06_POST_ROM_2L_part2_trial5.tsv	06_POST_ROM_GMmtj_5L_0019	22	06_POST_ROM_2L_part3_trial1.tsv	06_POST_ROM_GMfas_5L_0023sup	7	null	null	null	null	null	06_POST_MVC_PF_2L_part2_trial1.tsv	06_POST_MVC_DF_2L_part1_trial1.tsv	06_POST_CPM_2L_trial2.tsv	06_POST_ROM_CPM_5L_0013	37	06_POST_CPM_2L_trial2.tsv	null	null	44.5	97.672	272.636
107	POST	L	PAS	07_POST_ROM_2L_part1_trial4.tsv	07_POST_ROM_SOL_5L_0017	3	07_POST_ROM_2L_part2_trial6.tsv	07_POST_ROM_SOL_5L_0019	8	07_POST_ROM_2L_part2_trial7.tsv	07_POST_ROM_GMmtj_5L_0021	5	07_POST_ROM_2L_part2_trial3.tsv	07_POST_ROM_GMmtj_5L_0022	1	07_POST_ROM_2L_part3_trial1.tsv	07_POST_ROM_GMfas_5L_0024sup	4	07_POST_ROM_2L_part3_trial2.tsv	07_POST_ROM_GMfas_5L_0023sup	5	null	null	07_POST_MVC_PF_2L_trial1.tsv	07_POST_MVC_DF_2L_trial1.tsv	07_POST_CPM_2L_trial3.tsv	07_POST_ROM_CPM_5L_0013	11	07_POST_CPM_2L_trial2.tsv	null	null	42.0	80.777	196.352
109	POST	L	PAS	09_POST_ROM_2L_trial3.tsv	09_POST_ROM_SOL_5L_0014	10	09_POST_ROM_2L_trial4.tsv	09_POST_ROM_SOL_5L_0013	2	null	null	null	09_POST_ROM_2L_trial6.tsv	09_POST_ROM_GMmtj_5L_0017	3	09_POST_ROM_2L_trial7.tsv	09_POST_ROM_GMfas_5L_0019sup	1	null	null	null	null	null	09_POST_MVC_PF_2L_trial2.tsv	09_POST_MVC_DF_2L_trial2.tsv	09_POST_CPM_2L__trial1.tsv	09_POST_ROM_CPM_5L_0010	3	09_POST_CPM_2L__trial3.tsv	null	null	43.0	65.353	222.419
110	POST	L	PAS	10_POST_ROM_2L_trial2.tsv	10_POST_ROM_SOL_5L_0015	8	10_POST_ROM_2L_trial3.tsv	10_POST_ROM_SOL_5L_0016	7	null	null	null	10_POST_ROM_2L_trial6.tsv	10_POST_ROM_GMmtj_5L_0019	3	10_POST_ROM_2L_trial7.tsv	10_POST_ROM_GMfas_5L_0022sup	5	10_POST_ROM_2L_trial8.tsv	10_POST_ROM_GMfas_5L_0021sup	3	null	null	10_POST_MVC_PF_2L_trial1.tsv	10_POST_MVC_DF_2L_trial1.tsv	10_POST_CPM_2L_trial2.tsv	10_POST_ROM_CPM_5L_0014	5	10_POST_CPM_2L_trial1.tsv	null	null	40,5	81,503	212,159
111	POST	L	PAS	11_POST_ROM_2L_trial1.tsv	11_POST_ROM_SOL_5L_0014	5	null	null	null	11_POST_ROM_2L_trial3.tsv	11_POST_ROM_GMmtj_5L_0016	6	11_POST_ROM_2L_trial4.tsv	11_POST_ROM_GMmtj_5L_0017	3	11_POST_ROM_2L_trial5.tsv	11_POST_ROM_GMfas_5L_0019sup	6	11_POST_ROM_2L_trial7.tsv	11_POST_ROM_GMfas_5L_0018sup	10	null	null	11_POST_MVC_PF_2L_trial1.tsv	11_POST_MVC_DF_2L_trial1.tsv	11_POST_CPM_2L_trial2.tsv	11_POST_ROM_CPM_5L_0013	5	11_POST_CPM_2L_trial1.tsv	null	null	46,5	44,744	163,222
112	POST	L	PAS	12_POST_ROM_2L_trial1.tsv	12_POST_ROM_SOL_5L_0017	3	12_POST_ROM_2L_trial2.tsv	12_POST_ROM_SOL_5L_0019	3	12_POST_ROM_2L_trial3.tsv	12_POST_ROM_GMmtj_5L_0018	2	12_POST_ROM_2L_trial4.tsv	12_POST_ROM_GMmtj_5L_0021	1	12_POST_ROM_2L_trial5.tsv	12_POST_ROM_GMfas_5L_0023sup	7	12_POST_ROM_2L_trial6.tsv	12_POST_ROM_GMfas_5L_0024sup	1	null	null	12_POST_MVC_PF_2L_trial2.tsv	12_POST_MVC_DF_2L_trial2.tsv	12_POST_CPM_2L_part2_trial2.tsv	12_POST_ROM_CPM_5L_0013	0	12_POST_CPM_2L_part2_trial1.tsv	null	null	42.5	38.400	187.621
