{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5420, "design__instance__area": 101267, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 14, "power__internal__total": 0.009602515026926994, "power__switching__total": 0.004434170667082071, "power__leakage__total": 1.8212045915788622e-06, "power__total": 0.014038506895303726, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5696970834107251, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6305606215650392, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5885790910137547, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.18510549172945, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.588579, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 28, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8212262213813639, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9162451057204354, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3162526996461386, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.19108026812775, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.316253, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.805737, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4572674313068913, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5025290326104708, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2671515306811807, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.73147412419777, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.267152, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 28, "design__max_fanout_violation__count": 174, "design__max_cap_violation__count": 19, "clock__skew__worst_hold": -0.45270713459311823, "clock__skew__worst_setup": 0.4939505611011814, "timing__hold__ws": 0.26465608231815463, "timing__setup__ws": 41.57737738446769, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264656, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.313137, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7555, "design__instance__area__stdcell": 110640, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.388465, "design__instance__utilization__stdcell": 0.388465, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 92.1984, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2054.71, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25727.7, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50513.7, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 44844.8, "design__instance__displacement__mean": 5.9355, "design__instance__displacement__max": 86.24, "route__wirelength__estimated": 146208, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 270, "design__instance__area__class:timing_repair_buffer": 6164.12, "design__instance__count__class:clock_buffer": 142, "design__instance__area__class:clock_buffer": 7367.09, "design__instance__count__class:clock_inverter": 50, "design__instance__area__class:clock_inverter": 1242.48, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1842, "design__instance__area__class:antenna_cell": 8087.12, "route__net": 3523, "route__net__special": 2, "route__drc_errors__iter:0": 800, "route__wirelength__iter:0": 178875, "route__drc_errors__iter:1": 172, "route__wirelength__iter:1": 176635, "route__drc_errors__iter:2": 122, "route__wirelength__iter:2": 176303, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 176175, "route__drc_errors": 0, "route__wirelength": 176175, "route__vias": 27192, "route__vias__singlecut": 27192, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1082.55, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 12, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5630471803720557, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6187567300333877, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5848570682184329, "timing__setup__ws__corner:min_tt_025C_5v00": 50.4789397902722, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.584857, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 16, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8110266021656677, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.897361099715905, "timing__hold__ws__corner:min_ss_125C_4v50": 1.309937972948083, "timing__setup__ws__corner:min_ss_125C_4v50": 42.703587652498854, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.309938, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.224049, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.45270713459311823, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4939505611011814, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26465608231815463, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.924350955274775, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.264656, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 17, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5777025688008003, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6445155702677381, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5930492931265313, "timing__setup__ws__corner:max_tt_025C_5v00": 49.8321042979066, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.593049, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 28, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 19, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8346634730730386, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9386967024931946, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3238339688065068, "timing__setup__ws__corner:max_ss_125C_4v50": 41.57737738446769, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.323834, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.313137, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 17, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.462730117320601, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5125767733121029, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27014646839711215, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.49913374846054, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.270146, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99979, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000213244, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000224814, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.96912e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000224814, "design_powergrid__voltage__worst": 0.000224814, "design_powergrid__voltage__worst__net:VDD": 4.99979, "design_powergrid__drop__worst": 0.000224814, "design_powergrid__drop__worst__net:VDD": 0.000213244, "design_powergrid__voltage__worst__net:VSS": 0.000224814, "design_powergrid__drop__worst__net:VSS": 0.000224814, "ir__voltage__worst": 5, "ir__drop__avg": 3.87e-05, "ir__drop__worst": 0.000213, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}