INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Divyanshu Vaishnav/R_1/R_1.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Divyanshu Vaishnav/R_1/R_1.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Divyanshu Vaishnav/R_1/R_1.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Divyanshu Vaishnav/R_1/R_1.srcs/sim_1/new/tb_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
