
*** Running vivado
    with args -log mp3player.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mp3player.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mp3player.tcl -notrace
Command: synth_design -top mp3player -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 266.512 ; gain = 86.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mp3player' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:23]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_center' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:139]
INFO: [Synth 8-638] synthesizing module 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'detect_impulsion' (1#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:12]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_down' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:146]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_up' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:153]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_left' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:160]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_right' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:167]
INFO: [Synth 8-3491] module 'fsm_mp3' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/fsm_mp3.vhd:34' bound to instance 'Ifsm_mp3' of component 'fsm_mp3' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fsm_mp3' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/fsm_mp3.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'fsm_mp3' (2#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/fsm_mp3.vhd:49]
INFO: [Synth 8-3491] module 'gestion_freq' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/gestion_freq.vhd:34' bound to instance 'Igestion_freq' of component 'gestion_freq' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:190]
INFO: [Synth 8-638] synthesizing module 'gestion_freq' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/gestion_freq.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestion_freq' (3#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/gestion_freq.vhd:41]
INFO: [Synth 8-3491] module 'cpt_1_9' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cpt_1_9.vhd:34' bound to instance 'Icpt_1_9' of component 'cpt_1_9' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:198]
INFO: [Synth 8-638] synthesizing module 'cpt_1_9' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cpt_1_9.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'cpt_1_9' (4#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cpt_1_9.vhd:42]
INFO: [Synth 8-3491] module 'cpt_1_599' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cpt_1_599.vhd:34' bound to instance 'Icpt_1_599' of component 'cpt_1_599' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:207]
INFO: [Synth 8-638] synthesizing module 'cpt_1_599' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cpt_1_599.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cpt_1_599' (5#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cpt_1_599.vhd:44]
INFO: [Synth 8-3491] module 'transcodeur' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/transcodeur.vhd:53' bound to instance 'trans' of component 'transcodeur' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:218]
INFO: [Synth 8-638] synthesizing module 'transcodeur' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/transcodeur.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'transcodeur' (6#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/transcodeur.vhd:69]
INFO: [Synth 8-3491] module 'mod8' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mod8.vhd:5' bound to instance 'Imod8' of component 'mod8' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:235]
INFO: [Synth 8-638] synthesizing module 'mod8' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mod8.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mod8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mod8' (7#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mod8.vhd:15]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mux8.vhd:5' bound to instance 'Imux8' of component 'mux8' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:244]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mux8.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mux8.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'mux8' (8#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mux8.vhd:21]
INFO: [Synth 8-3491] module 'synthese_totale' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:49' bound to instance 'lecteur' of component 'synthese_totale' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:259]
INFO: [Synth 8-638] synthesizing module 'synthese_totale' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:61]
INFO: [Synth 8-3491] module 'wav_rom' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/ROM_Sinus.vhd:20' bound to instance 'Iwav_rom' of component 'wav_rom' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:124]
INFO: [Synth 8-638] synthesizing module 'wav_rom' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wav_rom' (9#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/ROM_Sinus.vhd:31]
INFO: [Synth 8-3491] module 'cmp_addr' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cmp_addr.vhd:5' bound to instance 'Icmp_addr' of component 'cmp_addr' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:133]
INFO: [Synth 8-638] synthesizing module 'cmp_addr' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cmp_addr.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'cmp_addr' (10#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/cmp_addr.vhd:17]
INFO: [Synth 8-3491] module 'horloge_44100Hz' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/horloge_44100Hz.vhd:34' bound to instance 'Ihorloge_44100' of component 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:144]
INFO: [Synth 8-638] synthesizing module 'horloge_44100Hz' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'horloge_44100Hz' (11#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/horloge_44100Hz.vhd:40]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/pwm.vhd:34' bound to instance 'Ipwm' of component 'pwm' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:150]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/pwm.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pwm' (12#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/pwm.vhd:43]
INFO: [Synth 8-3491] module 'full_UART_recv' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/full_uart_recv.vhd:27' bound to instance 'Ifull_UART_recv' of component 'full_UART_recv' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:159]
INFO: [Synth 8-638] synthesizing module 'full_UART_recv' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/full_uart_recv.vhd:43]
	Parameter RAM_ADDR_BITS bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_recv' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (13#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/uart_recv.vhd:35]
INFO: [Synth 8-638] synthesizing module 'merger_8b_to_16b' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merger_8b_to_16b' (14#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/merger_8b_to_16b.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stop_counter' [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/stop_counter.vhd:17]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stop_counter' (15#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/stop_counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'full_UART_recv' (16#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/full_uart_recv.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'synthese_totale' (17#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/synthese_totale.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'mp3player' (18#1) [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/sources_1/new/mp3player.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 347.043 ; gain = 167.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 347.043 ; gain = 167.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/constrs_1/new/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/constrs_1/new/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 612.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fsm_mp3'
INFO: [Synth 8-5544] ROM "RESTART" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PLAY_PAUSE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FORWARD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "CE_AFFICHAGE" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "CE_PERCEPTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_44100" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_recv'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nbbits" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbbits" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                play_fwd |                              001 |                              001
                   pause |                              010 |                              011
                    stop |                              011 |                              100
                play_bwd |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'fsm_mp3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           zero_as_input |                              001 |                              001
           wait_next_bit |                              010 |                              010
              bit_sample |                              011 |                              011
            bit_received |                              100 |                              100
           wait_stop_bit |                              101 |                              101
        last_bit_is_zero |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_recv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	            2816K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module detect_impulsion 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm_mp3 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module gestion_freq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module cpt_1_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cpt_1_599 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module transcodeur 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mod8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module mux8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module wav_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	            2816K Bit         RAMs := 1     
Module cmp_addr 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module horloge_44100Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UART_recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module merger_8b_to_16b 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module stop_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CE_AFFICHAGE" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "CE_PERCEPTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ihorloge_44100/CLK_44100" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ifull_UART_recv/receiver/state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 612.828 ; gain = 433.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+---------------------+------------------------+---+---+-------------------------+---+---+--------------+--------+--------+-------------------------------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                   | 
+------------+---------------------+------------------------+---+---+-------------------------+---+---+--------------+--------+--------+-------------------------------------+
|mp3player   | Iwav_rom/memory_reg | 256 K x 11(READ_FIRST) | W |   | 256 K x 11(WRITE_FIRST) |   | R | Port A and B | 0      | 88     | mp3player/synthese_totale/extram__2 | 
+------------+---------------------+------------------------+---+---+-------------------------+---+---+--------------+--------+--------+-------------------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__0 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__1 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__2 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__3 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__4 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__5 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__6 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__7 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__8 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__10 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__11 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__12 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__13 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__14 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__15 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__16 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__17 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__18 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__19 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__20 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__21 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__22 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__23 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__24 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__25 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__26 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__27 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__28 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__29 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__30 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__32 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__33 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__34 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__35 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__36 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__37 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__38 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__39 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__40 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__41 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__42 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__43 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__44 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__45 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__46 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__47 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__48 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__49 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__50 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__51 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__52 ) is unused and will be removed from module synthese_totale.
WARNING: [Synth 8-3332] Sequential element (\Iwav_rom/memory_reg_mux_sel__53 ) is unused and will be removed from module synthese_totale.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 612.828 ; gain = 433.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 612.828 ; gain = 433.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_1_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_3_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_5_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \lecteur/Iwav_rom/memory_reg_7_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   109|
|3     |LUT1       |   136|
|4     |LUT2       |   111|
|5     |LUT3       |   172|
|6     |LUT4       |   118|
|7     |LUT5       |   184|
|8     |LUT6       |   288|
|9     |MUXF7      |     8|
|10    |RAMB36E1   |    44|
|11    |RAMB36E1_1 |    44|
|12    |FDCE       |    55|
|13    |FDRE       |   149|
|14    |FDSE       |     4|
|15    |IBUF       |     8|
|16    |OBUF       |    18|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |  1449|
|2     |  Icpt_1_599        |cpt_1_599          |   101|
|3     |  Icpt_1_9          |cpt_1_9            |    15|
|4     |  Ifsm_mp3          |fsm_mp3            |    42|
|5     |  Igestion_freq     |gestion_freq       |   139|
|6     |  Imod8             |mod8               |    22|
|7     |  Reg_B_center      |detect_impulsion   |     2|
|8     |  Reg_B_down        |detect_impulsion_0 |     1|
|9     |  Reg_B_left        |detect_impulsion_1 |     1|
|10    |  Reg_B_right       |detect_impulsion_2 |     1|
|11    |  Reg_B_up          |detect_impulsion_3 |     1|
|12    |  lecteur           |synthese_totale    |   472|
|13    |    Icmp_addr       |cmp_addr           |    42|
|14    |    Ifull_UART_recv |full_UART_recv     |   244|
|15    |      counter       |stop_counter       |   123|
|16    |      merger        |merger_8b_to_16b   |    20|
|17    |      receiver      |UART_recv          |   101|
|18    |    Ihorloge_44100  |horloge_44100Hz    |    44|
|19    |    Ipwm            |pwm                |    35|
|20    |    Iwav_rom        |wav_rom            |   107|
|21    |  trans             |transcodeur        |   456|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 644.164 ; gain = 162.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 464.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 36 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 644.164 ; gain = 431.605
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 644.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 12:15:06 2017...
