
f401_blackPillLabs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016dc  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001870  08001870  00002870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800188c  0800188c  00003004  2**0
                  CONTENTS
  4 .ARM          00000000  0800188c  0800188c  00003004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800188c  0800188c  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800188c  0800188c  0000288c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001890  08001890  00002890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001894  00003000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000004  08001898  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08001898  00003034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000033a7  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d44  00000000  00000000  000063db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002a0  00000000  00000000  00007120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001dc  00000000  00000000  000073c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e00d  00000000  00000000  0000759c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003873  00000000  00000000  000155a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004e457  00000000  00000000  00018e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00067273  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000007b4  00000000  00000000  000672b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00067a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001858 	.word	0x08001858

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08001858 	.word	0x08001858

080001d4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	f003 021f 	and.w	r2, r3, #31
 80001e4:	4907      	ldr	r1, [pc, #28]	@ (8000204 <NVIC_EnableIRQ+0x30>)
 80001e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ea:	095b      	lsrs	r3, r3, #5
 80001ec:	2001      	movs	r0, #1
 80001ee:	fa00 f202 	lsl.w	r2, r0, r2
 80001f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001f6:	bf00      	nop
 80001f8:	370c      	adds	r7, #12
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	e000e100 	.word	0xe000e100

08000208 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800020c:	f3bf 8f4f 	dsb	sy
}
 8000210:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000212:	4b06      	ldr	r3, [pc, #24]	@ (800022c <NVIC_SystemReset+0x24>)
 8000214:	68db      	ldr	r3, [r3, #12]
 8000216:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800021a:	4904      	ldr	r1, [pc, #16]	@ (800022c <NVIC_SystemReset+0x24>)
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <NVIC_SystemReset+0x28>)
 800021e:	4313      	orrs	r3, r2
 8000220:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000222:	f3bf 8f4f 	dsb	sy
}
 8000226:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000228:	bf00      	nop
 800022a:	e7fd      	b.n	8000228 <NVIC_SystemReset+0x20>
 800022c:	e000ed00 	.word	0xe000ed00
 8000230:	05fa0004 	.word	0x05fa0004

08000234 <changeLabButtonInit>:
	NVIC_DisableIRQ(TIM2_IRQn);

	changeLabButtonInitDone = false;
}

void changeLabButtonInit(void) {
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= (1 << RCC_AHB1ENR_GPIOAEN_Pos);
 8000238:	4b36      	ldr	r3, [pc, #216]	@ (8000314 <changeLabButtonInit+0xe0>)
 800023a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800023c:	4a35      	ldr	r2, [pc, #212]	@ (8000314 <changeLabButtonInit+0xe0>)
 800023e:	f043 0301 	orr.w	r3, r3, #1
 8000242:	6313      	str	r3, [r2, #48]	@ 0x30
	//configure external interrupt
	GPIOA->MODER &= ~(3 << GPIO_MODER_MODE0_Pos); // pin PA0 - input
 8000244:	4b34      	ldr	r3, [pc, #208]	@ (8000318 <changeLabButtonInit+0xe4>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a33      	ldr	r2, [pc, #204]	@ (8000318 <changeLabButtonInit+0xe4>)
 800024a:	f023 0303 	bic.w	r3, r3, #3
 800024e:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR |= (1 << GPIO_PUPDR_PUPD0_Pos); // pull-up on PA0
 8000250:	4b31      	ldr	r3, [pc, #196]	@ (8000318 <changeLabButtonInit+0xe4>)
 8000252:	68db      	ldr	r3, [r3, #12]
 8000254:	4a30      	ldr	r2, [pc, #192]	@ (8000318 <changeLabButtonInit+0xe4>)
 8000256:	f043 0301 	orr.w	r3, r3, #1
 800025a:	60d3      	str	r3, [r2, #12]
	RCC->APB2ENR |= (1 << RCC_APB2ENR_SYSCFGEN_Pos); // clocking for SYSCFG
 800025c:	4b2d      	ldr	r3, [pc, #180]	@ (8000314 <changeLabButtonInit+0xe0>)
 800025e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000260:	4a2c      	ldr	r2, [pc, #176]	@ (8000314 <changeLabButtonInit+0xe0>)
 8000262:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000266:	6453      	str	r3, [r2, #68]	@ 0x44
	SYSCFG->EXTICR[0] |= (0 << SYSCFG_EXTICR1_EXTI0_Pos); // choose PA
 8000268:	4b2c      	ldr	r3, [pc, #176]	@ (800031c <changeLabButtonInit+0xe8>)
 800026a:	4a2c      	ldr	r2, [pc, #176]	@ (800031c <changeLabButtonInit+0xe8>)
 800026c:	689b      	ldr	r3, [r3, #8]
 800026e:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= (1 << EXTI_IMR_MR0_Pos); // choose 0 pin
 8000270:	4b2b      	ldr	r3, [pc, #172]	@ (8000320 <changeLabButtonInit+0xec>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a2a      	ldr	r2, [pc, #168]	@ (8000320 <changeLabButtonInit+0xec>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1 << EXTI_FTSR_TR0_Pos); // falling trigger
 800027c:	4b28      	ldr	r3, [pc, #160]	@ (8000320 <changeLabButtonInit+0xec>)
 800027e:	68db      	ldr	r3, [r3, #12]
 8000280:	4a27      	ldr	r2, [pc, #156]	@ (8000320 <changeLabButtonInit+0xec>)
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	60d3      	str	r3, [r2, #12]
	EXTI->PR = EXTI_PR_PR0; // clear pending
 8000288:	4b25      	ldr	r3, [pc, #148]	@ (8000320 <changeLabButtonInit+0xec>)
 800028a:	2201      	movs	r2, #1
 800028c:	615a      	str	r2, [r3, #20]
	NVIC_EnableIRQ(EXTI0_IRQn);
 800028e:	2006      	movs	r0, #6
 8000290:	f7ff ffa0 	bl	80001d4 <NVIC_EnableIRQ>
	// configure timer 2 for debouncing
	RCC->APB1ENR |= (1 << RCC_APB1ENR_TIM2EN_Pos);
 8000294:	4b1f      	ldr	r3, [pc, #124]	@ (8000314 <changeLabButtonInit+0xe0>)
 8000296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000298:	4a1e      	ldr	r2, [pc, #120]	@ (8000314 <changeLabButtonInit+0xe0>)
 800029a:	f043 0301 	orr.w	r3, r3, #1
 800029e:	6413      	str	r3, [r2, #64]	@ 0x40
	switch (clockSourceChoosen) {
 80002a0:	4b20      	ldr	r3, [pc, #128]	@ (8000324 <changeLabButtonInit+0xf0>)
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	2b02      	cmp	r3, #2
 80002a6:	d012      	beq.n	80002ce <changeLabButtonInit+0x9a>
 80002a8:	2b02      	cmp	r3, #2
 80002aa:	dc16      	bgt.n	80002da <changeLabButtonInit+0xa6>
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d002      	beq.n	80002b6 <changeLabButtonInit+0x82>
 80002b0:	2b01      	cmp	r3, #1
 80002b2:	d006      	beq.n	80002c2 <changeLabButtonInit+0x8e>
 80002b4:	e011      	b.n	80002da <changeLabButtonInit+0xa6>
	case HSI_SOURCE:
		TIM2->PSC = 16000 - 1; // 1 kHz freq
 80002b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002ba:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80002be:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80002c0:	e00b      	b.n	80002da <changeLabButtonInit+0xa6>
	case HSE_SOURCE:
		TIM2->PSC = 25000 - 1; // 1 kHz freq
 80002c2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002c6:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80002ca:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80002cc:	e005      	b.n	80002da <changeLabButtonInit+0xa6>
	case PLL_SOURCE:
		TIM2->PSC = 42000 - 1; // 1 kHz freq
 80002ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002d2:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80002d6:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80002d8:	bf00      	nop
	}
	TIM2->ARR = 15; // 15 ms debouncing period
 80002da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002de:	220f      	movs	r2, #15
 80002e0:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->CR1 |= (1 << TIM_CR1_URS_Pos); // overflow generates IRQ
 80002e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002ec:	f043 0304 	orr.w	r3, r3, #4
 80002f0:	6013      	str	r3, [r2, #0]
	TIM2->DIER |= (1 << TIM_DIER_UIE_Pos); // enable update interrupt
 80002f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002f6:	68db      	ldr	r3, [r3, #12]
 80002f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM2_IRQn); // enable timer 2 NVIC
 8000302:	201c      	movs	r0, #28
 8000304:	f7ff ff66 	bl	80001d4 <NVIC_EnableIRQ>

	changeLabButtonInitDone = true;
 8000308:	4b07      	ldr	r3, [pc, #28]	@ (8000328 <changeLabButtonInit+0xf4>)
 800030a:	2201      	movs	r2, #1
 800030c:	701a      	strb	r2, [r3, #0]
}
 800030e:	bf00      	nop
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	40023800 	.word	0x40023800
 8000318:	40020000 	.word	0x40020000
 800031c:	40013800 	.word	0x40013800
 8000320:	40013c00 	.word	0x40013c00
 8000324:	20000022 	.word	0x20000022
 8000328:	20000020 	.word	0x20000020

0800032c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void) {
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0

	EXTI->IMR &= ~(1 << EXTI_IMR_MR0_Pos); // запретить прерывание на выводе 0
 8000330:	4b0a      	ldr	r3, [pc, #40]	@ (800035c <EXTI0_IRQHandler+0x30>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	4a09      	ldr	r2, [pc, #36]	@ (800035c <EXTI0_IRQHandler+0x30>)
 8000336:	f023 0301 	bic.w	r3, r3, #1
 800033a:	6013      	str	r3, [r2, #0]
	EXTI->PR = (1 << EXTI_PR_PR0_Pos); // сбросить флаг Pending события
 800033c:	4b07      	ldr	r3, [pc, #28]	@ (800035c <EXTI0_IRQHandler+0x30>)
 800033e:	2201      	movs	r2, #1
 8000340:	615a      	str	r2, [r3, #20]
	TIM2->CR1 |= (1 << TIM_CR1_CEN_Pos); // start timer 2 counting
 8000342:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800034c:	f043 0301 	orr.w	r3, r3, #1
 8000350:	6013      	str	r3, [r2, #0]
}
 8000352:	bf00      	nop
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr
 800035c:	40013c00 	.word	0x40013c00

08000360 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0

	TIM2->CR1 &= ~(1 << TIM_CR1_CEN_Pos); // stop timer 2
 8000364:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800036e:	f023 0301 	bic.w	r3, r3, #1
 8000372:	6013      	str	r3, [r2, #0]
	TIM2->SR &= ~(1 << TIM_SR_UIF_Pos); // clear timer 2 interrupt flag
 8000374:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000378:	691b      	ldr	r3, [r3, #16]
 800037a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800037e:	f023 0301 	bic.w	r3, r3, #1
 8000382:	6113      	str	r3, [r2, #16]
	if (!(GPIOA->IDR & (1 << GPIO_IDR_ID0_Pos))) { // check voltage on PA0
 8000384:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <TIM2_IRQHandler+0x64>)
 8000386:	691b      	ldr	r3, [r3, #16]
 8000388:	f003 0301 	and.w	r3, r3, #1
 800038c:	2b00      	cmp	r3, #0
 800038e:	d111      	bne.n	80003b4 <TIM2_IRQHandler+0x54>

		changeLabButtonPressed = true;
 8000390:	4b0d      	ldr	r3, [pc, #52]	@ (80003c8 <TIM2_IRQHandler+0x68>)
 8000392:	2201      	movs	r2, #1
 8000394:	701a      	strb	r2, [r3, #0]
		if (++changeLabButtonPressCounter > NUM_OF_LABS) {
 8000396:	4b0d      	ldr	r3, [pc, #52]	@ (80003cc <TIM2_IRQHandler+0x6c>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	3301      	adds	r3, #1
 800039c:	b2da      	uxtb	r2, r3
 800039e:	4b0b      	ldr	r3, [pc, #44]	@ (80003cc <TIM2_IRQHandler+0x6c>)
 80003a0:	701a      	strb	r2, [r3, #0]
 80003a2:	4b0a      	ldr	r3, [pc, #40]	@ (80003cc <TIM2_IRQHandler+0x6c>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	2b03      	cmp	r3, #3
 80003a8:	d904      	bls.n	80003b4 <TIM2_IRQHandler+0x54>

			changeLabButtonPressCounter = 1;
 80003aa:	4b08      	ldr	r3, [pc, #32]	@ (80003cc <TIM2_IRQHandler+0x6c>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	701a      	strb	r2, [r3, #0]
			NVIC_SystemReset();
 80003b0:	f7ff ff2a 	bl	8000208 <NVIC_SystemReset>
		}
	}
	EXTI->IMR |= (1 << EXTI_IMR_MR0_Pos); // разрешить прерывание на выводе 0
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <TIM2_IRQHandler+0x70>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a05      	ldr	r2, [pc, #20]	@ (80003d0 <TIM2_IRQHandler+0x70>)
 80003ba:	f043 0301 	orr.w	r3, r3, #1
 80003be:	6013      	str	r3, [r2, #0]
}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40020000 	.word	0x40020000
 80003c8:	20000021 	.word	0x20000021
 80003cc:	20000000 	.word	0x20000000
 80003d0:	40013c00 	.word	0x40013c00

080003d4 <cpuFreqInit>:
#include "../Inc/common.h"

uint8_t clockSourceChoosen;

void cpuFreqInit(uint8_t clockSource) {
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	4603      	mov	r3, r0
 80003dc:	71fb      	strb	r3, [r7, #7]

	// setup clock
	switch (clockSource) {
 80003de:	79fb      	ldrb	r3, [r7, #7]
 80003e0:	2b02      	cmp	r3, #2
 80003e2:	d02b      	beq.n	800043c <cpuFreqInit+0x68>
 80003e4:	2b02      	cmp	r3, #2
 80003e6:	dc60      	bgt.n	80004aa <cpuFreqInit+0xd6>
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d002      	beq.n	80003f2 <cpuFreqInit+0x1e>
 80003ec:	2b01      	cmp	r3, #1
 80003ee:	d012      	beq.n	8000416 <cpuFreqInit+0x42>
		RCC->CFGR = RCC_CFGR_PPRE1_DIV2 | RCC_CFGR_SW_PLL;
		clockSourceChoosen = PLL_SOURCE;
		break;

	}
}
 80003f0:	e05b      	b.n	80004aa <cpuFreqInit+0xd6>
		RCC->CR = (1 << RCC_CR_HSION_Pos);
 80003f2:	4b31      	ldr	r3, [pc, #196]	@ (80004b8 <cpuFreqInit+0xe4>)
 80003f4:	2201      	movs	r2, #1
 80003f6:	601a      	str	r2, [r3, #0]
		while (!(RCC->CR & (1 << RCC_CR_HSIRDY_Pos))) {
 80003f8:	e000      	b.n	80003fc <cpuFreqInit+0x28>
			__NOP();
 80003fa:	bf00      	nop
		while (!(RCC->CR & (1 << RCC_CR_HSIRDY_Pos))) {
 80003fc:	4b2e      	ldr	r3, [pc, #184]	@ (80004b8 <cpuFreqInit+0xe4>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f003 0302 	and.w	r3, r3, #2
 8000404:	2b00      	cmp	r3, #0
 8000406:	d0f8      	beq.n	80003fa <cpuFreqInit+0x26>
		RCC->CFGR = RCC_CFGR_SW_HSI;
 8000408:	4b2b      	ldr	r3, [pc, #172]	@ (80004b8 <cpuFreqInit+0xe4>)
 800040a:	2200      	movs	r2, #0
 800040c:	609a      	str	r2, [r3, #8]
		clockSourceChoosen = HSI_SOURCE;
 800040e:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <cpuFreqInit+0xe8>)
 8000410:	2200      	movs	r2, #0
 8000412:	701a      	strb	r2, [r3, #0]
		break;
 8000414:	e049      	b.n	80004aa <cpuFreqInit+0xd6>
		RCC->CR = (1 << RCC_CR_HSEON_Pos);
 8000416:	4b28      	ldr	r3, [pc, #160]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000418:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800041c:	601a      	str	r2, [r3, #0]
		while (!(RCC->CR & (1 << RCC_CR_HSERDY_Pos))) {
 800041e:	e000      	b.n	8000422 <cpuFreqInit+0x4e>
			__NOP();
 8000420:	bf00      	nop
		while (!(RCC->CR & (1 << RCC_CR_HSERDY_Pos))) {
 8000422:	4b25      	ldr	r3, [pc, #148]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800042a:	2b00      	cmp	r3, #0
 800042c:	d0f8      	beq.n	8000420 <cpuFreqInit+0x4c>
		RCC->CFGR = RCC_CFGR_SW_HSE;
 800042e:	4b22      	ldr	r3, [pc, #136]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000430:	2201      	movs	r2, #1
 8000432:	609a      	str	r2, [r3, #8]
		clockSourceChoosen = HSE_SOURCE;
 8000434:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <cpuFreqInit+0xe8>)
 8000436:	2201      	movs	r2, #1
 8000438:	701a      	strb	r2, [r3, #0]
		break;
 800043a:	e036      	b.n	80004aa <cpuFreqInit+0xd6>
		RCC->CR = (1 << RCC_CR_HSEON_Pos);
 800043c:	4b1e      	ldr	r3, [pc, #120]	@ (80004b8 <cpuFreqInit+0xe4>)
 800043e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000442:	601a      	str	r2, [r3, #0]
		while (!(RCC->CR & (1 << RCC_CR_HSERDY_Pos))) {
 8000444:	e000      	b.n	8000448 <cpuFreqInit+0x74>
			__NOP();
 8000446:	bf00      	nop
		while (!(RCC->CR & (1 << RCC_CR_HSERDY_Pos))) {
 8000448:	4b1b      	ldr	r3, [pc, #108]	@ (80004b8 <cpuFreqInit+0xe4>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000450:	2b00      	cmp	r3, #0
 8000452:	d0f8      	beq.n	8000446 <cpuFreqInit+0x72>
		RCC->CR &= ~(1 << RCC_CR_PLLON_Pos);
 8000454:	4b18      	ldr	r3, [pc, #96]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a17      	ldr	r2, [pc, #92]	@ (80004b8 <cpuFreqInit+0xe4>)
 800045a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800045e:	6013      	str	r3, [r2, #0]
		RCC->PLLCFGR = (1 << RCC_PLLCFGR_PLLSRC_Pos)
 8000460:	4b15      	ldr	r3, [pc, #84]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000462:	4a17      	ldr	r2, [pc, #92]	@ (80004c0 <cpuFreqInit+0xec>)
 8000464:	605a      	str	r2, [r3, #4]
		RCC->CR |= (1 << RCC_CR_PLLON_Pos);
 8000466:	4b14      	ldr	r3, [pc, #80]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a13      	ldr	r2, [pc, #76]	@ (80004b8 <cpuFreqInit+0xe4>)
 800046c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000470:	6013      	str	r3, [r2, #0]
		while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 8000472:	e000      	b.n	8000476 <cpuFreqInit+0xa2>
			__NOP();
 8000474:	bf00      	nop
		while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 8000476:	4b10      	ldr	r3, [pc, #64]	@ (80004b8 <cpuFreqInit+0xe4>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800047e:	2b00      	cmp	r3, #0
 8000480:	d0f8      	beq.n	8000474 <cpuFreqInit+0xa0>
			FLASH->ACR |= 2;
 8000482:	4b10      	ldr	r3, [pc, #64]	@ (80004c4 <cpuFreqInit+0xf0>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a0f      	ldr	r2, [pc, #60]	@ (80004c4 <cpuFreqInit+0xf0>)
 8000488:	f043 0302 	orr.w	r3, r3, #2
 800048c:	6013      	str	r3, [r2, #0]
		} while ((FLASH->ACR & FLASH_ACR_LATENCY) != 2);
 800048e:	4b0d      	ldr	r3, [pc, #52]	@ (80004c4 <cpuFreqInit+0xf0>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	f003 0307 	and.w	r3, r3, #7
 8000496:	2b02      	cmp	r3, #2
 8000498:	d1f3      	bne.n	8000482 <cpuFreqInit+0xae>
		RCC->CFGR = RCC_CFGR_PPRE1_DIV2 | RCC_CFGR_SW_PLL;
 800049a:	4b07      	ldr	r3, [pc, #28]	@ (80004b8 <cpuFreqInit+0xe4>)
 800049c:	f241 0202 	movw	r2, #4098	@ 0x1002
 80004a0:	609a      	str	r2, [r3, #8]
		clockSourceChoosen = PLL_SOURCE;
 80004a2:	4b06      	ldr	r3, [pc, #24]	@ (80004bc <cpuFreqInit+0xe8>)
 80004a4:	2202      	movs	r2, #2
 80004a6:	701a      	strb	r2, [r3, #0]
		break;
 80004a8:	bf00      	nop
}
 80004aa:	bf00      	nop
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	40023800 	.word	0x40023800
 80004bc:	20000022 	.word	0x20000022
 80004c0:	00415419 	.word	0x00415419
 80004c4:	40023c00 	.word	0x40023c00

080004c8 <sysTickInit>:

void sysTickInit(void) {
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0

	// configure SysTick
	SysTick->CTRL |= (1 << SysTick_CTRL_CLKSOURCE_Pos) // AHB
 80004cc:	4b11      	ldr	r3, [pc, #68]	@ (8000514 <sysTickInit+0x4c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a10      	ldr	r2, [pc, #64]	@ (8000514 <sysTickInit+0x4c>)
 80004d2:	f043 0305 	orr.w	r3, r3, #5
 80004d6:	6013      	str	r3, [r2, #0]
	| (1 << SysTick_CTRL_ENABLE_Pos);
	switch (clockSourceChoosen) {
 80004d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000518 <sysTickInit+0x50>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b02      	cmp	r3, #2
 80004de:	d010      	beq.n	8000502 <sysTickInit+0x3a>
 80004e0:	2b02      	cmp	r3, #2
 80004e2:	dc12      	bgt.n	800050a <sysTickInit+0x42>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d002      	beq.n	80004ee <sysTickInit+0x26>
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d005      	beq.n	80004f8 <sysTickInit+0x30>
		break;
	case PLL_SOURCE:
		SysTick->LOAD = 84000 - 1;
		break;
	}
}
 80004ec:	e00d      	b.n	800050a <sysTickInit+0x42>
		SysTick->LOAD = 16000 - 1;
 80004ee:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <sysTickInit+0x4c>)
 80004f0:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80004f4:	605a      	str	r2, [r3, #4]
		break;
 80004f6:	e008      	b.n	800050a <sysTickInit+0x42>
		SysTick->LOAD = 25000 - 1;
 80004f8:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <sysTickInit+0x4c>)
 80004fa:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80004fe:	605a      	str	r2, [r3, #4]
		break;
 8000500:	e003      	b.n	800050a <sysTickInit+0x42>
		SysTick->LOAD = 84000 - 1;
 8000502:	4b04      	ldr	r3, [pc, #16]	@ (8000514 <sysTickInit+0x4c>)
 8000504:	4a05      	ldr	r2, [pc, #20]	@ (800051c <sysTickInit+0x54>)
 8000506:	605a      	str	r2, [r3, #4]
		break;
 8000508:	bf00      	nop
}
 800050a:	bf00      	nop
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr
 8000514:	e000e010 	.word	0xe000e010
 8000518:	20000022 	.word	0x20000022
 800051c:	0001481f 	.word	0x0001481f

08000520 <delayMs>:

void delayMs(uint32_t msTime) {
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]

	SysTick->VAL = 0;
 8000528:	4b0d      	ldr	r3, [pc, #52]	@ (8000560 <delayMs+0x40>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
	for (uint32_t i = 0; i < msTime; i++) {
 800052e:	2300      	movs	r3, #0
 8000530:	60fb      	str	r3, [r7, #12]
 8000532:	e009      	b.n	8000548 <delayMs+0x28>

		while (!(SysTick->CTRL & (1 << SysTick_CTRL_COUNTFLAG_Pos))) {

			__NOP();
 8000534:	bf00      	nop
		while (!(SysTick->CTRL & (1 << SysTick_CTRL_COUNTFLAG_Pos))) {
 8000536:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <delayMs+0x40>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800053e:	2b00      	cmp	r3, #0
 8000540:	d0f8      	beq.n	8000534 <delayMs+0x14>
	for (uint32_t i = 0; i < msTime; i++) {
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	3301      	adds	r3, #1
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fa      	ldr	r2, [r7, #12]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	429a      	cmp	r2, r3
 800054e:	d3f2      	bcc.n	8000536 <delayMs+0x16>
		}
	}
}
 8000550:	bf00      	nop
 8000552:	bf00      	nop
 8000554:	3714      	adds	r7, #20
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	e000e010 	.word	0xe000e010

08000564 <digitExtractor>:

uint8_t digitExtractor(uint16_t value, uint8_t digit) {
 8000564:	b480      	push	{r7}
 8000566:	b085      	sub	sp, #20
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	460a      	mov	r2, r1
 800056e:	80fb      	strh	r3, [r7, #6]
 8000570:	4613      	mov	r3, r2
 8000572:	717b      	strb	r3, [r7, #5]

	uint8_t tmp = 5, res;
 8000574:	2305      	movs	r3, #5
 8000576:	73fb      	strb	r3, [r7, #15]
	while (tmp) {
 8000578:	e018      	b.n	80005ac <digitExtractor+0x48>

		res = value % 10;
 800057a:	88fa      	ldrh	r2, [r7, #6]
 800057c:	4b11      	ldr	r3, [pc, #68]	@ (80005c4 <digitExtractor+0x60>)
 800057e:	fba3 1302 	umull	r1, r3, r3, r2
 8000582:	08d9      	lsrs	r1, r3, #3
 8000584:	460b      	mov	r3, r1
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	440b      	add	r3, r1
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	b29b      	uxth	r3, r3
 8000590:	73bb      	strb	r3, [r7, #14]
		if (tmp == digit) {
 8000592:	7bfa      	ldrb	r2, [r7, #15]
 8000594:	797b      	ldrb	r3, [r7, #5]
 8000596:	429a      	cmp	r2, r3
 8000598:	d00c      	beq.n	80005b4 <digitExtractor+0x50>

			break;
		}
		tmp--;
 800059a:	7bfb      	ldrb	r3, [r7, #15]
 800059c:	3b01      	subs	r3, #1
 800059e:	73fb      	strb	r3, [r7, #15]
		value /= 10;
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	4a08      	ldr	r2, [pc, #32]	@ (80005c4 <digitExtractor+0x60>)
 80005a4:	fba2 2303 	umull	r2, r3, r2, r3
 80005a8:	08db      	lsrs	r3, r3, #3
 80005aa:	80fb      	strh	r3, [r7, #6]
	while (tmp) {
 80005ac:	7bfb      	ldrb	r3, [r7, #15]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d1e3      	bne.n	800057a <digitExtractor+0x16>
 80005b2:	e000      	b.n	80005b6 <digitExtractor+0x52>
			break;
 80005b4:	bf00      	nop
	}
	return res;
 80005b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	cccccccd 	.word	0xcccccccd

080005c8 <lab1Deinit>:

void lab1LedStripDeinit(void);
void lab1LedStripInit(void);
void lab1LedPosSwitch(uint8_t pos, bool state);

void lab1Deinit(void) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0

	lab1LedStripDeinit();
 80005cc:	f000 f864 	bl	8000698 <lab1LedStripDeinit>
	multiFuncButtonDeinit();
 80005d0:	f000 ff40 	bl	8001454 <multiFuncButtonDeinit>

	lab1InitDone = false;
 80005d4:	4b02      	ldr	r3, [pc, #8]	@ (80005e0 <lab1Deinit+0x18>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	701a      	strb	r2, [r3, #0]
}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000023 	.word	0x20000023

080005e4 <lab1Init>:

void lab1Init(void) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0

	lab1LedStripInit();
 80005e8:	f000 f878 	bl	80006dc <lab1LedStripInit>
	multiFuncButtonInit();
 80005ec:	f000 ff96 	bl	800151c <multiFuncButtonInit>

	lab1InitDone = true;
 80005f0:	4b02      	ldr	r3, [pc, #8]	@ (80005fc <lab1Init+0x18>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000023 	.word	0x20000023

08000600 <lab1Execute>:

void lab1Execute(void) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0

	for (int8_t i = b12ButtonToggle ? 0 : 6;
 8000606:	4b22      	ldr	r3, [pc, #136]	@ (8000690 <lab1Execute+0x90>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <lab1Execute+0x12>
 800060e:	2300      	movs	r3, #0
 8000610:	e000      	b.n	8000614 <lab1Execute+0x14>
 8000612:	2306      	movs	r3, #6
 8000614:	71fb      	strb	r3, [r7, #7]
 8000616:	e025      	b.n	8000664 <lab1Execute+0x64>
			b12ButtonToggle ? (i <= 6) : (i >= 0);
			b12ButtonToggle ? i++ : i--) {

		if (changeLabButtonPressed) {
 8000618:	4b1e      	ldr	r3, [pc, #120]	@ (8000694 <lab1Execute+0x94>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d003      	beq.n	8000628 <lab1Execute+0x28>

			changeLabButtonPressed = false;
 8000620:	4b1c      	ldr	r3, [pc, #112]	@ (8000694 <lab1Execute+0x94>)
 8000622:	2200      	movs	r2, #0
 8000624:	701a      	strb	r2, [r3, #0]
			return;
 8000626:	e030      	b.n	800068a <lab1Execute+0x8a>
		}
		lab1LedPosSwitch(i, true);
 8000628:	79fb      	ldrb	r3, [r7, #7]
 800062a:	2101      	movs	r1, #1
 800062c:	4618      	mov	r0, r3
 800062e:	f000 f885 	bl	800073c <lab1LedPosSwitch>
		delayMs(250);
 8000632:	20fa      	movs	r0, #250	@ 0xfa
 8000634:	f7ff ff74 	bl	8000520 <delayMs>
		lab1LedPosSwitch(i, false);
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f000 f87d 	bl	800073c <lab1LedPosSwitch>
			b12ButtonToggle ? i++ : i--) {
 8000642:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <lab1Execute+0x90>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d006      	beq.n	8000658 <lab1Execute+0x58>
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	3301      	adds	r3, #1
 8000652:	b2db      	uxtb	r3, r3
 8000654:	71fb      	strb	r3, [r7, #7]
 8000656:	e005      	b.n	8000664 <lab1Execute+0x64>
 8000658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065c:	b2db      	uxtb	r3, r3
 800065e:	3b01      	subs	r3, #1
 8000660:	b2db      	uxtb	r3, r3
 8000662:	71fb      	strb	r3, [r7, #7]
			b12ButtonToggle ? (i <= 6) : (i >= 0);
 8000664:	4b0a      	ldr	r3, [pc, #40]	@ (8000690 <lab1Execute+0x90>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d007      	beq.n	800067c <lab1Execute+0x7c>
 800066c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000670:	2b06      	cmp	r3, #6
 8000672:	bfd4      	ite	le
 8000674:	2301      	movle	r3, #1
 8000676:	2300      	movgt	r3, #0
 8000678:	b2db      	uxtb	r3, r3
 800067a:	e004      	b.n	8000686 <lab1Execute+0x86>
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	43db      	mvns	r3, r3
 8000680:	b2db      	uxtb	r3, r3
 8000682:	09db      	lsrs	r3, r3, #7
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1c6      	bne.n	8000618 <lab1Execute+0x18>
	}
}
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000030 	.word	0x20000030
 8000694:	20000021 	.word	0x20000021

08000698 <lab1LedStripDeinit>:

void lab1LedStripDeinit(void) {
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0

	RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOAEN);
 800069c:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <lab1LedStripDeinit+0x38>)
 800069e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a0:	4a0b      	ldr	r2, [pc, #44]	@ (80006d0 <lab1LedStripDeinit+0x38>)
 80006a2:	f023 0303 	bic.w	r3, r3, #3
 80006a6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER &= ~(GPIO_MODER_MODE0);
 80006a8:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <lab1LedStripDeinit+0x3c>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a09      	ldr	r2, [pc, #36]	@ (80006d4 <lab1LedStripDeinit+0x3c>)
 80006ae:	f023 0303 	bic.w	r3, r3, #3
 80006b2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(GPIO_MODER_MODE7 | GPIO_MODER_MODE6 | GPIO_MODER_MODE5
 80006b4:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <lab1LedStripDeinit+0x40>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a07      	ldr	r2, [pc, #28]	@ (80006d8 <lab1LedStripDeinit+0x40>)
 80006ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80006be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80006c2:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODE4 | GPIO_MODER_MODE3 | GPIO_MODER_MODE2);
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40020400 	.word	0x40020400
 80006d8:	40020000 	.word	0x40020000

080006dc <lab1LedStripInit>:

void lab1LedStripInit(void) {
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= (1 << RCC_AHB1ENR_GPIOBEN_Pos)
 80006e0:	4b13      	ldr	r3, [pc, #76]	@ (8000730 <lab1LedStripInit+0x54>)
 80006e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e4:	4a12      	ldr	r2, [pc, #72]	@ (8000730 <lab1LedStripInit+0x54>)
 80006e6:	f043 0303 	orr.w	r3, r3, #3
 80006ea:	6313      	str	r3, [r2, #48]	@ 0x30
			| (1 << RCC_AHB1ENR_GPIOAEN_Pos);
	GPIOB->MODER &= ~(3 << GPIO_MODER_MODE0_Pos);
 80006ec:	4b11      	ldr	r3, [pc, #68]	@ (8000734 <lab1LedStripInit+0x58>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a10      	ldr	r2, [pc, #64]	@ (8000734 <lab1LedStripInit+0x58>)
 80006f2:	f023 0303 	bic.w	r3, r3, #3
 80006f6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1 << GPIO_MODER_MODE0_Pos);
 80006f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <lab1LedStripInit+0x58>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000734 <lab1LedStripInit+0x58>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~((3 << GPIO_MODER_MODE7_Pos) | (3 << GPIO_MODER_MODE6_Pos)
 8000704:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <lab1LedStripInit+0x5c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a0b      	ldr	r2, [pc, #44]	@ (8000738 <lab1LedStripInit+0x5c>)
 800070a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800070e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000712:	6013      	str	r3, [r2, #0]
			| (3 << GPIO_MODER_MODE5_Pos) | (3 << GPIO_MODER_MODE4_Pos)
			| (3 << GPIO_MODER_MODE3_Pos) | (3 << GPIO_MODER_MODE2_Pos));
	GPIOA->MODER |= (1 << GPIO_MODER_MODE7_Pos) | (1 << GPIO_MODER_MODE6_Pos)
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <lab1LedStripInit+0x5c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <lab1LedStripInit+0x5c>)
 800071a:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 800071e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000722:	6013      	str	r3, [r2, #0]
			| (1 << GPIO_MODER_MODE5_Pos) | (1 << GPIO_MODER_MODE4_Pos)
			| (1 << GPIO_MODER_MODE3_Pos) | (1 << GPIO_MODER_MODE2_Pos);
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40020400 	.word	0x40020400
 8000738:	40020000 	.word	0x40020000

0800073c <lab1LedPosSwitch>:

void lab1LedPosSwitch(uint8_t pos, bool state) {
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	4613      	mov	r3, r2
 800074a:	71bb      	strb	r3, [r7, #6]

	switch (pos) {
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	2b06      	cmp	r3, #6
 8000750:	d856      	bhi.n	8000800 <lab1LedPosSwitch+0xc4>
 8000752:	a201      	add	r2, pc, #4	@ (adr r2, 8000758 <lab1LedPosSwitch+0x1c>)
 8000754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000758:	08000775 	.word	0x08000775
 800075c:	08000789 	.word	0x08000789
 8000760:	0800079d 	.word	0x0800079d
 8000764:	080007b1 	.word	0x080007b1
 8000768:	080007c5 	.word	0x080007c5
 800076c:	080007d9 	.word	0x080007d9
 8000770:	080007ed 	.word	0x080007ed
	case 0: {
		GPIOB->BSRR =
				state ? (1 << GPIO_BSRR_BS0_Pos) : (1 << GPIO_BSRR_BR0_Pos);
 8000774:	79bb      	ldrb	r3, [r7, #6]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <lab1LedPosSwitch+0x42>
 800077a:	2301      	movs	r3, #1
 800077c:	e001      	b.n	8000782 <lab1LedPosSwitch+0x46>
 800077e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
		GPIOB->BSRR =
 8000782:	4a23      	ldr	r2, [pc, #140]	@ (8000810 <lab1LedPosSwitch+0xd4>)
 8000784:	6193      	str	r3, [r2, #24]
		break;
 8000786:	e03c      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	case 1: {
		GPIOA->BSRR =
				state ? (1 << GPIO_BSRR_BS7_Pos) : (1 << GPIO_BSRR_BR7_Pos);
 8000788:	79bb      	ldrb	r3, [r7, #6]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <lab1LedPosSwitch+0x56>
 800078e:	2380      	movs	r3, #128	@ 0x80
 8000790:	e001      	b.n	8000796 <lab1LedPosSwitch+0x5a>
 8000792:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
		GPIOA->BSRR =
 8000796:	4a1f      	ldr	r2, [pc, #124]	@ (8000814 <lab1LedPosSwitch+0xd8>)
 8000798:	6193      	str	r3, [r2, #24]
		break;
 800079a:	e032      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	case 2: {
		GPIOA->BSRR =
				state ? (1 << GPIO_BSRR_BS6_Pos) : (1 << GPIO_BSRR_BR6_Pos);
 800079c:	79bb      	ldrb	r3, [r7, #6]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <lab1LedPosSwitch+0x6a>
 80007a2:	2340      	movs	r3, #64	@ 0x40
 80007a4:	e001      	b.n	80007aa <lab1LedPosSwitch+0x6e>
 80007a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
		GPIOA->BSRR =
 80007aa:	4a1a      	ldr	r2, [pc, #104]	@ (8000814 <lab1LedPosSwitch+0xd8>)
 80007ac:	6193      	str	r3, [r2, #24]
		break;
 80007ae:	e028      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	case 3: {
		GPIOA->BSRR =
				state ? (1 << GPIO_BSRR_BS5_Pos) : (1 << GPIO_BSRR_BR5_Pos);
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <lab1LedPosSwitch+0x7e>
 80007b6:	2320      	movs	r3, #32
 80007b8:	e001      	b.n	80007be <lab1LedPosSwitch+0x82>
 80007ba:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
		GPIOA->BSRR =
 80007be:	4a15      	ldr	r2, [pc, #84]	@ (8000814 <lab1LedPosSwitch+0xd8>)
 80007c0:	6193      	str	r3, [r2, #24]
		break;
 80007c2:	e01e      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	case 4: {
		GPIOA->BSRR =
				state ? (1 << GPIO_BSRR_BS4_Pos) : (1 << GPIO_BSRR_BR4_Pos);
 80007c4:	79bb      	ldrb	r3, [r7, #6]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <lab1LedPosSwitch+0x92>
 80007ca:	2310      	movs	r3, #16
 80007cc:	e001      	b.n	80007d2 <lab1LedPosSwitch+0x96>
 80007ce:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
		GPIOA->BSRR =
 80007d2:	4a10      	ldr	r2, [pc, #64]	@ (8000814 <lab1LedPosSwitch+0xd8>)
 80007d4:	6193      	str	r3, [r2, #24]
		break;
 80007d6:	e014      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	case 5: {
		GPIOA->BSRR =
				state ? (1 << GPIO_BSRR_BS3_Pos) : (1 << GPIO_BSRR_BR3_Pos);
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <lab1LedPosSwitch+0xa6>
 80007de:	2308      	movs	r3, #8
 80007e0:	e001      	b.n	80007e6 <lab1LedPosSwitch+0xaa>
 80007e2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
		GPIOA->BSRR =
 80007e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000814 <lab1LedPosSwitch+0xd8>)
 80007e8:	6193      	str	r3, [r2, #24]
		break;
 80007ea:	e00a      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	case 6: {
		GPIOA->BSRR =
				state ? (1 << GPIO_BSRR_BS2_Pos) : (1 << GPIO_BSRR_BR2_Pos);
 80007ec:	79bb      	ldrb	r3, [r7, #6]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <lab1LedPosSwitch+0xba>
 80007f2:	2304      	movs	r3, #4
 80007f4:	e001      	b.n	80007fa <lab1LedPosSwitch+0xbe>
 80007f6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
		GPIOA->BSRR =
 80007fa:	4a06      	ldr	r2, [pc, #24]	@ (8000814 <lab1LedPosSwitch+0xd8>)
 80007fc:	6193      	str	r3, [r2, #24]
		break;
 80007fe:	e000      	b.n	8000802 <lab1LedPosSwitch+0xc6>
	}
	default:
		break;
 8000800:	bf00      	nop
	}
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	40020400 	.word	0x40020400
 8000814:	40020000 	.word	0x40020000

08000818 <NVIC_EnableIRQ>:
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	f003 021f 	and.w	r2, r3, #31
 8000828:	4907      	ldr	r1, [pc, #28]	@ (8000848 <NVIC_EnableIRQ+0x30>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	095b      	lsrs	r3, r3, #5
 8000830:	2001      	movs	r0, #1
 8000832:	fa00 f202 	lsl.w	r2, r0, r2
 8000836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	e000e100 	.word	0xe000e100

0800084c <NVIC_DisableIRQ>:
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	f003 021f 	and.w	r2, r3, #31
 800085c:	4907      	ldr	r1, [pc, #28]	@ (800087c <NVIC_DisableIRQ+0x30>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	095b      	lsrs	r3, r3, #5
 8000864:	2001      	movs	r0, #1
 8000866:	fa00 f202 	lsl.w	r2, r0, r2
 800086a:	3320      	adds	r3, #32
 800086c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	e000e100 	.word	0xe000e100

08000880 <lab2Deinit>:
void lab2Tim3Init(void);
void lab2AdcPotInit(void);
uint16_t lab2PotReadRawValue(void);
uint16_t lab2PotGetAverageValue(void);

void lab2Deinit(void) {
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

	lab2GpioDeinit();
 8000884:	f000 f83e 	bl	8000904 <lab2GpioDeinit>
	multiFuncButtonDeinit();
 8000888:	f000 fde4 	bl	8001454 <multiFuncButtonDeinit>
	lab2Tim3Deinit();
 800088c:	f000 f868 	bl	8000960 <lab2Tim3Deinit>
	lab2AdcPotDeinit();
 8000890:	f000 f8a4 	bl	80009dc <lab2AdcPotDeinit>

	lab2InitDone = false;
 8000894:	4b02      	ldr	r3, [pc, #8]	@ (80008a0 <lab2Deinit+0x20>)
 8000896:	2200      	movs	r2, #0
 8000898:	701a      	strb	r2, [r3, #0]
}
 800089a:	bf00      	nop
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000024 	.word	0x20000024

080008a4 <lab2Init>:

void lab2Init(void) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0

	lab2GpioInit();
 80008a8:	f000 f8d2 	bl	8000a50 <lab2GpioInit>
	multiFuncButtonInit();
 80008ac:	f000 fe36 	bl	800151c <multiFuncButtonInit>
	lab2Tim3Init();
 80008b0:	f000 f90a 	bl	8000ac8 <lab2Tim3Init>
	lab2AdcPotInit();
 80008b4:	f000 f95a 	bl	8000b6c <lab2AdcPotInit>

	b12ButtonPressCounter = 1;
 80008b8:	4b03      	ldr	r3, [pc, #12]	@ (80008c8 <lab2Init+0x24>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	701a      	strb	r2, [r3, #0]
	lab2InitDone = true;
 80008be:	4b03      	ldr	r3, [pc, #12]	@ (80008cc <lab2Init+0x28>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20000001 	.word	0x20000001
 80008cc:	20000024 	.word	0x20000024

080008d0 <lab2Execute>:

void lab2Execute(void) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0

	if (changeLabButtonPressed) {
 80008d4:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <lab2Execute+0x2c>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d003      	beq.n	80008e4 <lab2Execute+0x14>

		changeLabButtonPressed = false;
 80008dc:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <lab2Execute+0x2c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
		return;
 80008e2:	e009      	b.n	80008f8 <lab2Execute+0x28>
	}
	TIM3->CCR4 = (lab2PotGetAverageValue() >> 4);
 80008e4:	f000 f9b4 	bl	8000c50 <lab2PotGetAverageValue>
 80008e8:	4603      	mov	r3, r0
 80008ea:	091b      	lsrs	r3, r3, #4
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	4b04      	ldr	r3, [pc, #16]	@ (8000900 <lab2Execute+0x30>)
 80008f0:	641a      	str	r2, [r3, #64]	@ 0x40
	delayMs(1);
 80008f2:	2001      	movs	r0, #1
 80008f4:	f7ff fe14 	bl	8000520 <delayMs>
}
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000021 	.word	0x20000021
 8000900:	40000400 	.word	0x40000400

08000904 <lab2GpioDeinit>:

void lab2GpioDeinit(void) {
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0

	RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOAEN);
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <lab2GpioDeinit+0x50>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090c:	4a11      	ldr	r2, [pc, #68]	@ (8000954 <lab2GpioDeinit+0x50>)
 800090e:	f023 0303 	bic.w	r3, r3, #3
 8000912:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER &= ~(GPIO_MODER_MODE0);
 8000914:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <lab2GpioDeinit+0x54>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a0f      	ldr	r2, [pc, #60]	@ (8000958 <lab2GpioDeinit+0x54>)
 800091a:	f023 0303 	bic.w	r3, r3, #3
 800091e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(GPIO_MODER_MODE7 | GPIO_MODER_MODE6 | GPIO_MODER_MODE5
 8000920:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <lab2GpioDeinit+0x58>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a0d      	ldr	r2, [pc, #52]	@ (800095c <lab2GpioDeinit+0x58>)
 8000926:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800092a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800092e:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODE4 | GPIO_MODER_MODE3 | GPIO_MODER_MODE2);
	GPIOB->AFR[0] &= ~(GPIO_AFRL_AFSEL0);
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <lab2GpioDeinit+0x54>)
 8000932:	6a1b      	ldr	r3, [r3, #32]
 8000934:	4a08      	ldr	r2, [pc, #32]	@ (8000958 <lab2GpioDeinit+0x54>)
 8000936:	f023 030f 	bic.w	r3, r3, #15
 800093a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL7 | GPIO_AFRL_AFSEL6);
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <lab2GpioDeinit+0x58>)
 800093e:	6a1b      	ldr	r3, [r3, #32]
 8000940:	4a06      	ldr	r2, [pc, #24]	@ (800095c <lab2GpioDeinit+0x58>)
 8000942:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000946:	6213      	str	r3, [r2, #32]
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40023800 	.word	0x40023800
 8000958:	40020400 	.word	0x40020400
 800095c:	40020000 	.word	0x40020000

08000960 <lab2Tim3Deinit>:

void lab2Tim3Deinit(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0

	RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN);
 8000964:	4b1b      	ldr	r3, [pc, #108]	@ (80009d4 <lab2Tim3Deinit+0x74>)
 8000966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000968:	4a1a      	ldr	r2, [pc, #104]	@ (80009d4 <lab2Tim3Deinit+0x74>)
 800096a:	f023 0302 	bic.w	r3, r3, #2
 800096e:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM3->PSC &= ~TIM_PSC_PSC;
 8000970:	4b19      	ldr	r3, [pc, #100]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 8000972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000974:	4a18      	ldr	r2, [pc, #96]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 8000976:	0c1b      	lsrs	r3, r3, #16
 8000978:	041b      	lsls	r3, r3, #16
 800097a:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM3->ARR &= ~TIM_ARR_ARR;
 800097c:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 800097e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000980:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 8000982:	2200      	movs	r2, #0
 8000984:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E);
 8000986:	4b14      	ldr	r3, [pc, #80]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 8000988:	6a1b      	ldr	r3, [r3, #32]
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 800098c:	f423 7388 	bic.w	r3, r3, #272	@ 0x110
 8000990:	f023 0301 	bic.w	r3, r3, #1
 8000994:	6213      	str	r3, [r2, #32]
	TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8000996:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	4a0f      	ldr	r2, [pc, #60]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 800099c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80009a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80009a4:	6193      	str	r3, [r2, #24]
	TIM3->CCMR2 &= ~(TIM_CCMR2_OC3M);
 80009a6:	4b0c      	ldr	r3, [pc, #48]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 80009a8:	69db      	ldr	r3, [r3, #28]
 80009aa:	4a0b      	ldr	r2, [pc, #44]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 80009ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80009b0:	61d3      	str	r3, [r2, #28]
	TIM3->DIER &= ~(TIM_DIER_UIE | TIM_DIER_CC4IE);
 80009b2:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	4a08      	ldr	r2, [pc, #32]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 80009b8:	f023 0311 	bic.w	r3, r3, #17
 80009bc:	60d3      	str	r3, [r2, #12]
	NVIC_DisableIRQ(TIM3_IRQn);
 80009be:	201d      	movs	r0, #29
 80009c0:	f7ff ff44 	bl	800084c <NVIC_DisableIRQ>
	TIM3->CR1 &= ~(TIM_CR1_CEN);
 80009c4:	4b04      	ldr	r3, [pc, #16]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a03      	ldr	r2, [pc, #12]	@ (80009d8 <lab2Tim3Deinit+0x78>)
 80009ca:	f023 0301 	bic.w	r3, r3, #1
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40023800 	.word	0x40023800
 80009d8:	40000400 	.word	0x40000400

080009dc <lab2AdcPotDeinit>:

void lab2AdcPotDeinit(void) {
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0

	RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN);
 80009e0:	4b18      	ldr	r3, [pc, #96]	@ (8000a44 <lab2AdcPotDeinit+0x68>)
 80009e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009e4:	4a17      	ldr	r2, [pc, #92]	@ (8000a44 <lab2AdcPotDeinit+0x68>)
 80009e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80009ea:	6453      	str	r3, [r2, #68]	@ 0x44
	GPIOA->MODER &= ~(GPIO_MODER_MODE1);
 80009ec:	4b16      	ldr	r3, [pc, #88]	@ (8000a48 <lab2AdcPotDeinit+0x6c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a15      	ldr	r2, [pc, #84]	@ (8000a48 <lab2AdcPotDeinit+0x6c>)
 80009f2:	f023 030c 	bic.w	r3, r3, #12
 80009f6:	6013      	str	r3, [r2, #0]
	ADC1->CR2 &= ~(ADC_CR2_ADON);
 80009f8:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	4a13      	ldr	r2, [pc, #76]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 80009fe:	f023 0301 	bic.w	r3, r3, #1
 8000a02:	6093      	str	r3, [r2, #8]
	while (ADC1->CR2 & ADC_CR2_ADON) {
 8000a04:	e000      	b.n	8000a08 <lab2AdcPotDeinit+0x2c>
		__NOP();
 8000a06:	bf00      	nop
	while (ADC1->CR2 & ADC_CR2_ADON) {
 8000a08:	4b10      	ldr	r3, [pc, #64]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	f003 0301 	and.w	r3, r3, #1
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d1f8      	bne.n	8000a06 <lab2AdcPotDeinit+0x2a>
	}
	ADC1->CR2 &= ~(ADC_CR2_SWSTART);
 8000a14:	4b0d      	ldr	r3, [pc, #52]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	4a0c      	ldr	r2, [pc, #48]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000a1e:	6093      	str	r3, [r2, #8]
	ADC1->SR &= ~(ADC_SR_EOC);
 8000a20:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a09      	ldr	r2, [pc, #36]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a26:	f023 0302 	bic.w	r3, r3, #2
 8000a2a:	6013      	str	r3, [r2, #0]
	ADC1->SQR3 &= ~(ADC_SQR3_SQ1);
 8000a2c:	4b07      	ldr	r3, [pc, #28]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a30:	4a06      	ldr	r2, [pc, #24]	@ (8000a4c <lab2AdcPotDeinit+0x70>)
 8000a32:	f023 031f 	bic.w	r3, r3, #31
 8000a36:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40020000 	.word	0x40020000
 8000a4c:	40012000 	.word	0x40012000

08000a50 <lab2GpioInit>:

void lab2GpioInit(void) {
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

	//configure GPIO
	RCC->AHB1ENR |= (1 << RCC_AHB1ENR_GPIOBEN_Pos)
 8000a54:	4b19      	ldr	r3, [pc, #100]	@ (8000abc <lab2GpioInit+0x6c>)
 8000a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a58:	4a18      	ldr	r2, [pc, #96]	@ (8000abc <lab2GpioInit+0x6c>)
 8000a5a:	f043 0303 	orr.w	r3, r3, #3
 8000a5e:	6313      	str	r3, [r2, #48]	@ 0x30
			| (1 << RCC_AHB1ENR_GPIOAEN_Pos);
	GPIOB->MODER &= ~(3 << GPIO_MODER_MODE0_Pos);
 8000a60:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <lab2GpioInit+0x70>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a16      	ldr	r2, [pc, #88]	@ (8000ac0 <lab2GpioInit+0x70>)
 8000a66:	f023 0303 	bic.w	r3, r3, #3
 8000a6a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << GPIO_MODER_MODE0_Pos);
 8000a6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ac0 <lab2GpioInit+0x70>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a13      	ldr	r2, [pc, #76]	@ (8000ac0 <lab2GpioInit+0x70>)
 8000a72:	f043 0302 	orr.w	r3, r3, #2
 8000a76:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~((3 << GPIO_MODER_MODE7_Pos) | (3 << GPIO_MODER_MODE6_Pos)
 8000a78:	4b12      	ldr	r3, [pc, #72]	@ (8000ac4 <lab2GpioInit+0x74>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a11      	ldr	r2, [pc, #68]	@ (8000ac4 <lab2GpioInit+0x74>)
 8000a7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000a82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000a86:	6013      	str	r3, [r2, #0]
			| (3 << GPIO_MODER_MODE5_Pos) | (3 << GPIO_MODER_MODE4_Pos)
			| (3 << GPIO_MODER_MODE3_Pos) | (3 << GPIO_MODER_MODE2_Pos));
	GPIOA->MODER |= (2 << GPIO_MODER_MODE7_Pos) | (2 << GPIO_MODER_MODE6_Pos)
 8000a88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <lab2GpioInit+0x74>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac4 <lab2GpioInit+0x74>)
 8000a8e:	f443 4325 	orr.w	r3, r3, #42240	@ 0xa500
 8000a92:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000a96:	6013      	str	r3, [r2, #0]
			| (1 << GPIO_MODER_MODE5_Pos) | (1 << GPIO_MODER_MODE4_Pos)
			| (1 << GPIO_MODER_MODE3_Pos) | (1 << GPIO_MODER_MODE2_Pos);
	GPIOB->AFR[0] |= (2 << GPIO_AFRL_AFSEL0_Pos);
 8000a98:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <lab2GpioInit+0x70>)
 8000a9a:	6a1b      	ldr	r3, [r3, #32]
 8000a9c:	4a08      	ldr	r2, [pc, #32]	@ (8000ac0 <lab2GpioInit+0x70>)
 8000a9e:	f043 0302 	orr.w	r3, r3, #2
 8000aa2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (2 << GPIO_AFRL_AFSEL7_Pos) | (2 << GPIO_AFRL_AFSEL6_Pos);
 8000aa4:	4b07      	ldr	r3, [pc, #28]	@ (8000ac4 <lab2GpioInit+0x74>)
 8000aa6:	6a1b      	ldr	r3, [r3, #32]
 8000aa8:	4a06      	ldr	r2, [pc, #24]	@ (8000ac4 <lab2GpioInit+0x74>)
 8000aaa:	f043 5308 	orr.w	r3, r3, #570425344	@ 0x22000000
 8000aae:	6213      	str	r3, [r2, #32]
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020400 	.word	0x40020400
 8000ac4:	40020000 	.word	0x40020000

08000ac8 <lab2Tim3Init>:

void lab2Tim3Init(void) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0

	// configure timer 3 for PWM
	RCC->APB1ENR |= (1 << RCC_APB1ENR_TIM3EN_Pos);
 8000acc:	4b24      	ldr	r3, [pc, #144]	@ (8000b60 <lab2Tim3Init+0x98>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad0:	4a23      	ldr	r2, [pc, #140]	@ (8000b60 <lab2Tim3Init+0x98>)
 8000ad2:	f043 0302 	orr.w	r3, r3, #2
 8000ad6:	6413      	str	r3, [r2, #64]	@ 0x40
	switch (clockSourceChoosen) {
 8000ad8:	4b22      	ldr	r3, [pc, #136]	@ (8000b64 <lab2Tim3Init+0x9c>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d010      	beq.n	8000b02 <lab2Tim3Init+0x3a>
 8000ae0:	2b02      	cmp	r3, #2
 8000ae2:	dc13      	bgt.n	8000b0c <lab2Tim3Init+0x44>
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d002      	beq.n	8000aee <lab2Tim3Init+0x26>
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d005      	beq.n	8000af8 <lab2Tim3Init+0x30>
 8000aec:	e00e      	b.n	8000b0c <lab2Tim3Init+0x44>
	case HSI_SOURCE:
		TIM3->PSC = 1600 - 1; // 10 kHz freq
 8000aee:	4b1e      	ldr	r3, [pc, #120]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000af0:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000af4:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8000af6:	e009      	b.n	8000b0c <lab2Tim3Init+0x44>
	case HSE_SOURCE:
		TIM3->PSC = 2500 - 1; // 10 kHz freq
 8000af8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000afa:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000afe:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8000b00:	e004      	b.n	8000b0c <lab2Tim3Init+0x44>
	case PLL_SOURCE:
		TIM3->PSC = 4200 - 1; // 10 kHz freq
 8000b02:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b04:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000b08:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 8000b0a:	bf00      	nop
	}
	TIM3->ARR = 250; // period ms * 0.1
 8000b0c:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b0e:	22fa      	movs	r2, #250	@ 0xfa
 8000b10:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCER |= (1 << TIM_CCER_CC1E_Pos) | (1 << TIM_CCER_CC2E_Pos)
 8000b12:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b14:	6a1b      	ldr	r3, [r3, #32]
 8000b16:	4a14      	ldr	r2, [pc, #80]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b18:	f443 7388 	orr.w	r3, r3, #272	@ 0x110
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	6213      	str	r3, [r2, #32]
			| (1 << TIM_CCER_CC3E_Pos);
	TIM3->CCMR1 |= (0b110 << TIM_CCMR1_OC1M_Pos)
 8000b22:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	4a10      	ldr	r2, [pc, #64]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b28:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000b2c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000b30:	6193      	str	r3, [r2, #24]
			| (0b110 << TIM_CCMR1_OC2M_Pos);
	TIM3->CCMR2 |= (0b110 << TIM_CCMR2_OC3M_Pos);
 8000b32:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b34:	69db      	ldr	r3, [r3, #28]
 8000b36:	4a0c      	ldr	r2, [pc, #48]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b38:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000b3c:	61d3      	str	r3, [r2, #28]
	TIM3->DIER |= (1 << TIM_DIER_UIE_Pos) | (1 << TIM_DIER_CC4IE_Pos);
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	4a09      	ldr	r2, [pc, #36]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b44:	f043 0311 	orr.w	r3, r3, #17
 8000b48:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 8000b4a:	201d      	movs	r0, #29
 8000b4c:	f7ff fe64 	bl	8000818 <NVIC_EnableIRQ>
	TIM3->CR1 |= (1 << TIM_CR1_CEN_Pos);
 8000b50:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a04      	ldr	r2, [pc, #16]	@ (8000b68 <lab2Tim3Init+0xa0>)
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	6013      	str	r3, [r2, #0]
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40023800 	.word	0x40023800
 8000b64:	20000022 	.word	0x20000022
 8000b68:	40000400 	.word	0x40000400

08000b6c <lab2AdcPotInit>:

void lab2AdcPotInit(void) {
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

	// configure potentiometer ADC1_IN1
	RCC->APB2ENR |= (1 << RCC_APB2ENR_ADC1EN_Pos); // adc clocking on
 8000b70:	4b23      	ldr	r3, [pc, #140]	@ (8000c00 <lab2AdcPotInit+0x94>)
 8000b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b74:	4a22      	ldr	r2, [pc, #136]	@ (8000c00 <lab2AdcPotInit+0x94>)
 8000b76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b7a:	6453      	str	r3, [r2, #68]	@ 0x44
	GPIOA->MODER &= ~(3 << GPIO_MODER_MODE1_Pos);
 8000b7c:	4b21      	ldr	r3, [pc, #132]	@ (8000c04 <lab2AdcPotInit+0x98>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a20      	ldr	r2, [pc, #128]	@ (8000c04 <lab2AdcPotInit+0x98>)
 8000b82:	f023 030c 	bic.w	r3, r3, #12
 8000b86:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (3 << GPIO_MODER_MODE1_Pos); // PA1 is in analog mode
 8000b88:	4b1e      	ldr	r3, [pc, #120]	@ (8000c04 <lab2AdcPotInit+0x98>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8000c04 <lab2AdcPotInit+0x98>)
 8000b8e:	f043 030c 	orr.w	r3, r3, #12
 8000b92:	6013      	str	r3, [r2, #0]
	ADC1->CR2 &= ~(ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_SWSTART);
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000b9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000ba2:	6093      	str	r3, [r2, #8]
	ADC1->CR1 &= ~(ADC_CR1_SCAN); // clear scan
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	4a17      	ldr	r2, [pc, #92]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000baa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000bae:	6053      	str	r3, [r2, #4]
	DMA2->LIFCR = DMA_LIFCR_CTCIF0;
 8000bb0:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <lab2AdcPotInit+0xa0>)
 8000bb2:	2220      	movs	r2, #32
 8000bb4:	609a      	str	r2, [r3, #8]
	ADC1->CR2 |= (1 << ADC_CR2_ADON_Pos); // turn on ADC1
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bb8:	689b      	ldr	r3, [r3, #8]
 8000bba:	4a13      	ldr	r2, [pc, #76]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6093      	str	r3, [r2, #8]
	ADC1->SMPR1 &= ~(ADC_SMPR1_SMP16);
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bc4:	68db      	ldr	r3, [r3, #12]
 8000bc6:	4a10      	ldr	r2, [pc, #64]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bc8:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8000bcc:	60d3      	str	r3, [r2, #12]
	ADC1->SQR1 &= ~(ADC_SQR1_L); // clear L
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bd2:	4a0d      	ldr	r2, [pc, #52]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bd4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000bd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
	ADC1->SQR3 &= ~(ADC_SQR3_SQ2 | ADC_SQR3_SQ1); // clear SQ2 and SQ1
 8000bda:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000be0:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000be4:	f023 0303 	bic.w	r3, r3, #3
 8000be8:	6353      	str	r3, [r2, #52]	@ 0x34
	ADC1->SQR3 |= (1 << ADC_SQR3_SQ1_Pos); // put ADC_IN1 to SQ1
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bee:	4a06      	ldr	r2, [pc, #24]	@ (8000c08 <lab2AdcPotInit+0x9c>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40020000 	.word	0x40020000
 8000c08:	40012000 	.word	0x40012000
 8000c0c:	40026400 	.word	0x40026400

08000c10 <lab2PotReadRawValue>:

uint16_t lab2PotReadRawValue(void) {
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

	ADC1->CR2 |= (1 << ADC_CR2_SWSTART_Pos);
 8000c14:	4b0d      	ldr	r3, [pc, #52]	@ (8000c4c <lab2PotReadRawValue+0x3c>)
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	4a0c      	ldr	r2, [pc, #48]	@ (8000c4c <lab2PotReadRawValue+0x3c>)
 8000c1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000c1e:	6093      	str	r3, [r2, #8]
	while (!(ADC1->SR & (1 << ADC_SR_EOC_Pos))) {
 8000c20:	e000      	b.n	8000c24 <lab2PotReadRawValue+0x14>

		__NOP();
 8000c22:	bf00      	nop
	while (!(ADC1->SR & (1 << ADC_SR_EOC_Pos))) {
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <lab2PotReadRawValue+0x3c>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f003 0302 	and.w	r3, r3, #2
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d0f8      	beq.n	8000c22 <lab2PotReadRawValue+0x12>
	}
	ADC1->SR &= ~(1 << ADC_SR_EOC_Pos);
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <lab2PotReadRawValue+0x3c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a05      	ldr	r2, [pc, #20]	@ (8000c4c <lab2PotReadRawValue+0x3c>)
 8000c36:	f023 0302 	bic.w	r3, r3, #2
 8000c3a:	6013      	str	r3, [r2, #0]
	return ADC1->DR;
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <lab2PotReadRawValue+0x3c>)
 8000c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c40:	b29b      	uxth	r3, r3
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	40012000 	.word	0x40012000

08000c50 <lab2PotGetAverageValue>:

uint16_t lab2PotGetAverageValue(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0

	uint32_t tmpVal = 0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
	for (uint8_t i = 0; i < NUM_OF_SAMPLES; i++) {
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	70fb      	strb	r3, [r7, #3]
 8000c5e:	e009      	b.n	8000c74 <lab2PotGetAverageValue+0x24>

		tmpVal += lab2PotReadRawValue();
 8000c60:	f7ff ffd6 	bl	8000c10 <lab2PotReadRawValue>
 8000c64:	4603      	mov	r3, r0
 8000c66:	461a      	mov	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	607b      	str	r3, [r7, #4]
	for (uint8_t i = 0; i < NUM_OF_SAMPLES; i++) {
 8000c6e:	78fb      	ldrb	r3, [r7, #3]
 8000c70:	3301      	adds	r3, #1
 8000c72:	70fb      	strb	r3, [r7, #3]
 8000c74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	daf1      	bge.n	8000c60 <lab2PotGetAverageValue+0x10>
	}
	return tmpVal / NUM_OF_SAMPLES;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	09db      	lsrs	r3, r3, #7
 8000c80:	b29b      	uxth	r3, r3
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
	...

08000c8c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0

	if (b12ButtonPressCounter > 3) {
 8000c90:	4b5d      	ldr	r3, [pc, #372]	@ (8000e08 <TIM3_IRQHandler+0x17c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b03      	cmp	r3, #3
 8000c96:	d908      	bls.n	8000caa <TIM3_IRQHandler+0x1e>

		TIM3->CCR3 = 0;
 8000c98:	4b5c      	ldr	r3, [pc, #368]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR2 = 0;
 8000c9e:	4b5b      	ldr	r3, [pc, #364]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = 0;
 8000ca4:	4b59      	ldr	r3, [pc, #356]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	switch (b12ButtonPressCounter) {
 8000caa:	4b57      	ldr	r3, [pc, #348]	@ (8000e08 <TIM3_IRQHandler+0x17c>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	2b06      	cmp	r3, #6
 8000cb2:	f200 80a7 	bhi.w	8000e04 <TIM3_IRQHandler+0x178>
 8000cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8000cbc <TIM3_IRQHandler+0x30>)
 8000cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cbc:	08000cd9 	.word	0x08000cd9
 8000cc0:	08000cf5 	.word	0x08000cf5
 8000cc4:	08000d11 	.word	0x08000d11
 8000cc8:	08000d2d 	.word	0x08000d2d
 8000ccc:	08000d63 	.word	0x08000d63
 8000cd0:	08000d99 	.word	0x08000d99
 8000cd4:	08000dcf 	.word	0x08000dcf
	case 1:
		TIM3->CCR3 = (lab2PotGetAverageValue() >> 4);
 8000cd8:	f7ff ffba 	bl	8000c50 <lab2PotGetAverageValue>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	091b      	lsrs	r3, r3, #4
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000ce4:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR2 = 0;
 8000ce6:	4b49      	ldr	r3, [pc, #292]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = 0;
 8000cec:	4b47      	ldr	r3, [pc, #284]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000cf2:	e087      	b.n	8000e04 <TIM3_IRQHandler+0x178>
	case 2:
		TIM3->CCR3 = 0;
 8000cf4:	4b45      	ldr	r3, [pc, #276]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR2 = (lab2PotGetAverageValue() >> 4);
 8000cfa:	f7ff ffa9 	bl	8000c50 <lab2PotGetAverageValue>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	091b      	lsrs	r3, r3, #4
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	4b41      	ldr	r3, [pc, #260]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d06:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = 0;
 8000d08:	4b40      	ldr	r3, [pc, #256]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000d0e:	e079      	b.n	8000e04 <TIM3_IRQHandler+0x178>
	case 3:
		TIM3->CCR3 = 0;
 8000d10:	4b3e      	ldr	r3, [pc, #248]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR2 = 0;
 8000d16:	4b3d      	ldr	r3, [pc, #244]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = (lab2PotReadRawValue() >> 4);
 8000d1c:	f7ff ff78 	bl	8000c10 <lab2PotReadRawValue>
 8000d20:	4603      	mov	r3, r0
 8000d22:	091b      	lsrs	r3, r3, #4
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	4b39      	ldr	r3, [pc, #228]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d28:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000d2a:	e06b      	b.n	8000e04 <TIM3_IRQHandler+0x178>
	case 4:
		if (TIM3->SR & (1 << TIM_SR_UIF_Pos)) {
 8000d2c:	4b37      	ldr	r3, [pc, #220]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d2e:	691b      	ldr	r3, [r3, #16]
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d009      	beq.n	8000d4c <TIM3_IRQHandler+0xc0>

			TIM3->SR &= ~(1 << TIM_SR_UIF_Pos);
 8000d38:	4b34      	ldr	r3, [pc, #208]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d3a:	691b      	ldr	r3, [r3, #16]
 8000d3c:	4a33      	ldr	r2, [pc, #204]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d3e:	f023 0301 	bic.w	r3, r3, #1
 8000d42:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BS5_Pos);
 8000d44:	4b32      	ldr	r3, [pc, #200]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000d46:	2220      	movs	r2, #32
 8000d48:	619a      	str	r2, [r3, #24]
		} else {

			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
			GPIOA->BSRR = (1 << GPIO_BSRR_BR5_Pos);
		}
		break;
 8000d4a:	e05b      	b.n	8000e04 <TIM3_IRQHandler+0x178>
			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
 8000d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	4a2e      	ldr	r2, [pc, #184]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d52:	f023 0310 	bic.w	r3, r3, #16
 8000d56:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BR5_Pos);
 8000d58:	4b2d      	ldr	r3, [pc, #180]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000d5a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000d5e:	619a      	str	r2, [r3, #24]
		break;
 8000d60:	e050      	b.n	8000e04 <TIM3_IRQHandler+0x178>
	case 5:
		if (TIM3->SR & (1 << TIM_SR_UIF_Pos)) {
 8000d62:	4b2a      	ldr	r3, [pc, #168]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d64:	691b      	ldr	r3, [r3, #16]
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d009      	beq.n	8000d82 <TIM3_IRQHandler+0xf6>

			TIM3->SR &= ~(1 << TIM_SR_UIF_Pos);
 8000d6e:	4b27      	ldr	r3, [pc, #156]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d70:	691b      	ldr	r3, [r3, #16]
 8000d72:	4a26      	ldr	r2, [pc, #152]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d74:	f023 0301 	bic.w	r3, r3, #1
 8000d78:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BS4_Pos);
 8000d7a:	4b25      	ldr	r3, [pc, #148]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000d7c:	2210      	movs	r2, #16
 8000d7e:	619a      	str	r2, [r3, #24]
		} else {

			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
			GPIOA->BSRR = (1 << GPIO_BSRR_BR4_Pos);
		}
		break;
 8000d80:	e040      	b.n	8000e04 <TIM3_IRQHandler+0x178>
			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
 8000d82:	4b22      	ldr	r3, [pc, #136]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	4a21      	ldr	r2, [pc, #132]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d88:	f023 0310 	bic.w	r3, r3, #16
 8000d8c:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BR4_Pos);
 8000d8e:	4b20      	ldr	r3, [pc, #128]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000d90:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000d94:	619a      	str	r2, [r3, #24]
		break;
 8000d96:	e035      	b.n	8000e04 <TIM3_IRQHandler+0x178>
	case 6:
		if (TIM3->SR & (1 << TIM_SR_UIF_Pos)) {
 8000d98:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000d9a:	691b      	ldr	r3, [r3, #16]
 8000d9c:	f003 0301 	and.w	r3, r3, #1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d009      	beq.n	8000db8 <TIM3_IRQHandler+0x12c>

			TIM3->SR &= ~(1 << TIM_SR_UIF_Pos);
 8000da4:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	4a18      	ldr	r2, [pc, #96]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000daa:	f023 0301 	bic.w	r3, r3, #1
 8000dae:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BS3_Pos);
 8000db0:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000db2:	2208      	movs	r2, #8
 8000db4:	619a      	str	r2, [r3, #24]
		} else {

			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
			GPIOA->BSRR = (1 << GPIO_BSRR_BR3_Pos);
		}
		break;
 8000db6:	e025      	b.n	8000e04 <TIM3_IRQHandler+0x178>
			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000dba:	691b      	ldr	r3, [r3, #16]
 8000dbc:	4a13      	ldr	r2, [pc, #76]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000dbe:	f023 0310 	bic.w	r3, r3, #16
 8000dc2:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BR3_Pos);
 8000dc4:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000dc6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000dca:	619a      	str	r2, [r3, #24]
		break;
 8000dcc:	e01a      	b.n	8000e04 <TIM3_IRQHandler+0x178>
	case 7:
		if (TIM3->SR & (1 << TIM_SR_UIF_Pos)) {
 8000dce:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000dd0:	691b      	ldr	r3, [r3, #16]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d009      	beq.n	8000dee <TIM3_IRQHandler+0x162>

			TIM3->SR &= ~(1 << TIM_SR_UIF_Pos);
 8000dda:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000ddc:	691b      	ldr	r3, [r3, #16]
 8000dde:	4a0b      	ldr	r2, [pc, #44]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000de0:	f023 0301 	bic.w	r3, r3, #1
 8000de4:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BS2_Pos);
 8000de6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000de8:	2204      	movs	r2, #4
 8000dea:	619a      	str	r2, [r3, #24]
		} else {

			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
			GPIOA->BSRR = (1 << GPIO_BSRR_BR2_Pos);
		}
		break;
 8000dec:	e009      	b.n	8000e02 <TIM3_IRQHandler+0x176>
			TIM3->SR &= ~(1 << TIM_SR_CC4IF_Pos);
 8000dee:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000df0:	691b      	ldr	r3, [r3, #16]
 8000df2:	4a06      	ldr	r2, [pc, #24]	@ (8000e0c <TIM3_IRQHandler+0x180>)
 8000df4:	f023 0310 	bic.w	r3, r3, #16
 8000df8:	6113      	str	r3, [r2, #16]
			GPIOA->BSRR = (1 << GPIO_BSRR_BR2_Pos);
 8000dfa:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <TIM3_IRQHandler+0x184>)
 8000dfc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000e00:	619a      	str	r2, [r3, #24]
		break;
 8000e02:	bf00      	nop
	}
}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000001 	.word	0x20000001
 8000e0c:	40000400 	.word	0x40000400
 8000e10:	40020000 	.word	0x40020000

08000e14 <NVIC_EnableIRQ>:
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	f003 021f 	and.w	r2, r3, #31
 8000e24:	4907      	ldr	r1, [pc, #28]	@ (8000e44 <NVIC_EnableIRQ+0x30>)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	095b      	lsrs	r3, r3, #5
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000e100 	.word	0xe000e100

08000e48 <NVIC_DisableIRQ>:
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	f003 021f 	and.w	r2, r3, #31
 8000e58:	4907      	ldr	r1, [pc, #28]	@ (8000e78 <NVIC_DisableIRQ+0x30>)
 8000e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5e:	095b      	lsrs	r3, r3, #5
 8000e60:	2001      	movs	r0, #1
 8000e62:	fa00 f202 	lsl.w	r2, r0, r2
 8000e66:	3320      	adds	r3, #32
 8000e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	e000e100 	.word	0xe000e100

08000e7c <lab3Deinit>:
void lab3AdcInit(void);
void lab3DmaInit(void);
void lab3AdcReadSignals(void);
void lab3AdcGetFilteredData(void);

void lab3Deinit(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0

	lab3UartDeinit();
 8000e80:	f000 f8b6 	bl	8000ff0 <lab3UartDeinit>
	lab3AdcDeinit();
 8000e84:	f000 f8e8 	bl	8001058 <lab3AdcDeinit>
	lab3DmaDeinit();
 8000e88:	f000 f93c 	bl	8001104 <lab3DmaDeinit>

	adcResultReady = false;
 8000e8c:	4b03      	ldr	r3, [pc, #12]	@ (8000e9c <lab3Deinit+0x20>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	701a      	strb	r2, [r3, #0]
	lab3InitDone = false;
 8000e92:	4b03      	ldr	r3, [pc, #12]	@ (8000ea0 <lab3Deinit+0x24>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000026 	.word	0x20000026
 8000ea0:	20000025 	.word	0x20000025

08000ea4 <lab3Init>:

void lab3Init(void) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0

	lab3UartInit();
 8000ea8:	f000 f95a 	bl	8001160 <lab3UartInit>
	lab3AdcInit();
 8000eac:	f000 f9a8 	bl	8001200 <lab3AdcInit>
	lab3DmaInit();
 8000eb0:	f000 f9fc 	bl	80012ac <lab3DmaInit>

	lab3InitDone = true;
 8000eb4:	4b02      	ldr	r3, [pc, #8]	@ (8000ec0 <lab3Init+0x1c>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000025 	.word	0x20000025

08000ec4 <lab3Execute>:

void lab3Execute(void) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0

	if (changeLabButtonPressed) {
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <lab3Execute+0x74>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d003      	beq.n	8000ed8 <lab3Execute+0x14>

		changeLabButtonPressed = false;
 8000ed0:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <lab3Execute+0x74>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
		return;
 8000ed6:	e02e      	b.n	8000f36 <lab3Execute+0x72>
	}
	lab3AdcGetFilteredData();
 8000ed8:	f000 f85a 	bl	8000f90 <lab3AdcGetFilteredData>
	uartTransmitStr("Tjunc: ");
 8000edc:	4817      	ldr	r0, [pc, #92]	@ (8000f3c <lab3Execute+0x78>)
 8000ede:	f000 fc58 	bl	8001792 <uartTransmitStr>
	uartTransmitDec(
			(int16_t) ((((adcFilteredResult[TEMP_SENS] - 705) * 10) / 25) + 25));
 8000ee2:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <lab3Execute+0x7c>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	f2a3 22c1 	subw	r2, r3, #705	@ 0x2c1
 8000eea:	4613      	mov	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	4413      	add	r3, r2
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	4a14      	ldr	r2, [pc, #80]	@ (8000f44 <lab3Execute+0x80>)
 8000ef4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ef8:	10d2      	asrs	r2, r2, #3
 8000efa:	17db      	asrs	r3, r3, #31
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	3319      	adds	r3, #25
 8000f02:	b29b      	uxth	r3, r3
	uartTransmitDec(
 8000f04:	b21b      	sxth	r3, r3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fbfa 	bl	8001700 <uartTransmitDec>
	uartTransmitStr("\tT25: ");
 8000f0c:	480e      	ldr	r0, [pc, #56]	@ (8000f48 <lab3Execute+0x84>)
 8000f0e:	f000 fc40 	bl	8001792 <uartTransmitStr>
	uartTransmitDec(adcFilteredResult[TEMP_SENS]);
 8000f12:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <lab3Execute+0x7c>)
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f000 fbf1 	bl	8001700 <uartTransmitDec>
	uartTransmitStr("\tIN1: ");
 8000f1e:	480b      	ldr	r0, [pc, #44]	@ (8000f4c <lab3Execute+0x88>)
 8000f20:	f000 fc37 	bl	8001792 <uartTransmitStr>
	uartTransmitDec(adcFilteredResult[POT]);
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <lab3Execute+0x7c>)
 8000f26:	885b      	ldrh	r3, [r3, #2]
 8000f28:	b21b      	sxth	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fbe8 	bl	8001700 <uartTransmitDec>
	uartTransmitStr("\r\n");
 8000f30:	4807      	ldr	r0, [pc, #28]	@ (8000f50 <lab3Execute+0x8c>)
 8000f32:	f000 fc2e 	bl	8001792 <uartTransmitStr>
}
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000021 	.word	0x20000021
 8000f3c:	08001870 	.word	0x08001870
 8000f40:	2000002c 	.word	0x2000002c
 8000f44:	51eb851f 	.word	0x51eb851f
 8000f48:	08001878 	.word	0x08001878
 8000f4c:	08001880 	.word	0x08001880
 8000f50:	08001888 	.word	0x08001888

08000f54 <lab3AdcReadSignals>:

void lab3AdcReadSignals(void) {
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0

	adcResultReady = false;
 8000f58:	4b0b      	ldr	r3, [pc, #44]	@ (8000f88 <lab3AdcReadSignals+0x34>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]

	ADC1->CR2 |= (1 << ADC_CR2_SWSTART_Pos);
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <lab3AdcReadSignals+0x38>)
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	4a0a      	ldr	r2, [pc, #40]	@ (8000f8c <lab3AdcReadSignals+0x38>)
 8000f64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000f68:	6093      	str	r3, [r2, #8]

	while (!adcResultReady) {
 8000f6a:	e000      	b.n	8000f6e <lab3AdcReadSignals+0x1a>

		__NOP();
 8000f6c:	bf00      	nop
	while (!adcResultReady) {
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <lab3AdcReadSignals+0x34>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	f083 0301 	eor.w	r3, r3, #1
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d1f7      	bne.n	8000f6c <lab3AdcReadSignals+0x18>
	}
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	20000026 	.word	0x20000026
 8000f8c:	40012000 	.word	0x40012000

08000f90 <lab3AdcGetFilteredData>:

void lab3AdcGetFilteredData(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0

	uint32_t tmp[] = { 0, 0 };
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = 0; i < NUM_OF_SAMPLES; i++) {
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	73fb      	strb	r3, [r7, #15]
 8000fa2:	e00e      	b.n	8000fc2 <lab3AdcGetFilteredData+0x32>

		lab3AdcReadSignals();
 8000fa4:	f7ff ffd6 	bl	8000f54 <lab3AdcReadSignals>
		tmp[TEMP_SENS] += adcResult[TEMP_SENS];
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe8 <lab3AdcGetFilteredData+0x58>)
 8000fac:	8812      	ldrh	r2, [r2, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	607b      	str	r3, [r7, #4]
		tmp[POT] += adcResult[POT];
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe8 <lab3AdcGetFilteredData+0x58>)
 8000fb6:	8852      	ldrh	r2, [r2, #2]
 8000fb8:	4413      	add	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = 0; i < NUM_OF_SAMPLES; i++) {
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	daec      	bge.n	8000fa4 <lab3AdcGetFilteredData+0x14>
	}
	adcFilteredResult[TEMP_SENS] = tmp[TEMP_SENS] / NUM_OF_SAMPLES;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	09db      	lsrs	r3, r3, #7
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <lab3AdcGetFilteredData+0x5c>)
 8000fd2:	801a      	strh	r2, [r3, #0]
	adcFilteredResult[POT] = tmp[POT] / NUM_OF_SAMPLES;
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	09db      	lsrs	r3, r3, #7
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	4b04      	ldr	r3, [pc, #16]	@ (8000fec <lab3AdcGetFilteredData+0x5c>)
 8000fdc:	805a      	strh	r2, [r3, #2]
}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000028 	.word	0x20000028
 8000fec:	2000002c 	.word	0x2000002c

08000ff0 <lab3UartDeinit>:

void lab3UartDeinit(void) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0

	RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN);
 8000ff4:	4b15      	ldr	r3, [pc, #84]	@ (800104c <lab3UartDeinit+0x5c>)
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff8:	4a14      	ldr	r2, [pc, #80]	@ (800104c <lab3UartDeinit+0x5c>)
 8000ffa:	f023 0301 	bic.w	r3, r3, #1
 8000ffe:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <lab3UartDeinit+0x60>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a12      	ldr	r2, [pc, #72]	@ (8001050 <lab3UartDeinit+0x60>)
 8001006:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800100a:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
 800100c:	4b10      	ldr	r3, [pc, #64]	@ (8001050 <lab3UartDeinit+0x60>)
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	4a0f      	ldr	r2, [pc, #60]	@ (8001050 <lab3UartDeinit+0x60>)
 8001012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001016:	6213      	str	r3, [r2, #32]
	RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN);
 8001018:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <lab3UartDeinit+0x5c>)
 800101a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101c:	4a0b      	ldr	r2, [pc, #44]	@ (800104c <lab3UartDeinit+0x5c>)
 800101e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001022:	6413      	str	r3, [r2, #64]	@ 0x40
	USART2->CR1 &= ~(USART_CR1_UE | USART_CR1_TE);
 8001024:	4b0b      	ldr	r3, [pc, #44]	@ (8001054 <lab3UartDeinit+0x64>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	4a0a      	ldr	r2, [pc, #40]	@ (8001054 <lab3UartDeinit+0x64>)
 800102a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800102e:	f023 0308 	bic.w	r3, r3, #8
 8001032:	60d3      	str	r3, [r2, #12]
	USART2->BRR &= ~(USART_BRR_DIV_Fraction | USART_BRR_DIV_Mantissa);
 8001034:	4b07      	ldr	r3, [pc, #28]	@ (8001054 <lab3UartDeinit+0x64>)
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	4a06      	ldr	r2, [pc, #24]	@ (8001054 <lab3UartDeinit+0x64>)
 800103a:	0c1b      	lsrs	r3, r3, #16
 800103c:	041b      	lsls	r3, r3, #16
 800103e:	6093      	str	r3, [r2, #8]
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	40023800 	.word	0x40023800
 8001050:	40020000 	.word	0x40020000
 8001054:	40004400 	.word	0x40004400

08001058 <lab3AdcDeinit>:

void lab3AdcDeinit(void) {
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

	RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN);
 800105c:	4b25      	ldr	r3, [pc, #148]	@ (80010f4 <lab3AdcDeinit+0x9c>)
 800105e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001060:	4a24      	ldr	r2, [pc, #144]	@ (80010f4 <lab3AdcDeinit+0x9c>)
 8001062:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001066:	6453      	str	r3, [r2, #68]	@ 0x44
	GPIOA->MODER &= ~(GPIO_MODER_MODE1);
 8001068:	4b23      	ldr	r3, [pc, #140]	@ (80010f8 <lab3AdcDeinit+0xa0>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a22      	ldr	r2, [pc, #136]	@ (80010f8 <lab3AdcDeinit+0xa0>)
 800106e:	f023 030c 	bic.w	r3, r3, #12
 8001072:	6013      	str	r3, [r2, #0]
	ADC1->CR2 &= ~(ADC_CR2_ADON);
 8001074:	4b21      	ldr	r3, [pc, #132]	@ (80010fc <lab3AdcDeinit+0xa4>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	4a20      	ldr	r2, [pc, #128]	@ (80010fc <lab3AdcDeinit+0xa4>)
 800107a:	f023 0301 	bic.w	r3, r3, #1
 800107e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 &= ~(ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_SWSTART);
 8001080:	4b1e      	ldr	r3, [pc, #120]	@ (80010fc <lab3AdcDeinit+0xa4>)
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	4a1d      	ldr	r2, [pc, #116]	@ (80010fc <lab3AdcDeinit+0xa4>)
 8001086:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800108a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800108e:	6093      	str	r3, [r2, #8]
	ADC->CCR &= ~(ADC_CCR_TSVREFE);
 8001090:	4b1b      	ldr	r3, [pc, #108]	@ (8001100 <lab3AdcDeinit+0xa8>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	4a1a      	ldr	r2, [pc, #104]	@ (8001100 <lab3AdcDeinit+0xa8>)
 8001096:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800109a:	6053      	str	r3, [r2, #4]
	ADC1->SQR3 &= ~(ADC_SQR3_SQ1 | ADC_SQR3_SQ2);
 800109c:	4b17      	ldr	r3, [pc, #92]	@ (80010fc <lab3AdcDeinit+0xa4>)
 800109e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a0:	4a16      	ldr	r2, [pc, #88]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80010a6:	f023 0303 	bic.w	r3, r3, #3
 80010aa:	6353      	str	r3, [r2, #52]	@ 0x34
	ADC1->SQR1 &= ~(ADC_SQR1_L);
 80010ac:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010b0:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80010b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
	ADC1->SMPR1 &= ~(ADC_SMPR1_SMP16);
 80010b8:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	4a0f      	ldr	r2, [pc, #60]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010be:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80010c2:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 &= ~(ADC_SMPR2_SMP1);
 80010c4:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	4a0c      	ldr	r2, [pc, #48]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010ca:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80010ce:	6113      	str	r3, [r2, #16]
	ADC1->CR1 &= ~(ADC_CR1_SCAN);
 80010d0:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	4a09      	ldr	r2, [pc, #36]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010da:	6053      	str	r3, [r2, #4]
	ADC1->SR &= ~(ADC_SR_EOC);
 80010dc:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a06      	ldr	r2, [pc, #24]	@ (80010fc <lab3AdcDeinit+0xa4>)
 80010e2:	f023 0302 	bic.w	r3, r3, #2
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020000 	.word	0x40020000
 80010fc:	40012000 	.word	0x40012000
 8001100:	40012300 	.word	0x40012300

08001104 <lab3DmaDeinit>:

void lab3DmaDeinit(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0

	RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN);
 8001108:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <lab3DmaDeinit+0x4c>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110c:	4a10      	ldr	r2, [pc, #64]	@ (8001150 <lab3DmaDeinit+0x4c>)
 800110e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001112:	6313      	str	r3, [r2, #48]	@ 0x30
	DMA2_Stream0->CR &= ~(DMA_SxCR_EN);
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <lab3DmaDeinit+0x50>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <lab3DmaDeinit+0x50>)
 800111a:	f023 0301 	bic.w	r3, r3, #1
 800111e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~(DMA_SxCR_CHSEL | DMA_SxCR_PL | DMA_SxCR_MINC
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <lab3DmaDeinit+0x50>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	490b      	ldr	r1, [pc, #44]	@ (8001154 <lab3DmaDeinit+0x50>)
 8001126:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <lab3DmaDeinit+0x54>)
 8001128:	4013      	ands	r3, r2
 800112a:	600b      	str	r3, [r1, #0]
			| DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | DMA_SxCR_TCIE | DMA_SxCR_CIRC);
	DMA2_Stream0->PAR = 0;
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <lab3DmaDeinit+0x50>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = 0;
 8001132:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <lab3DmaDeinit+0x50>)
 8001134:	2200      	movs	r2, #0
 8001136:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->NDTR = 0;
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <lab3DmaDeinit+0x50>)
 800113a:	2200      	movs	r2, #0
 800113c:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 800113e:	2038      	movs	r0, #56	@ 0x38
 8001140:	f7ff fe82 	bl	8000e48 <NVIC_DisableIRQ>
	DMA2->LIFCR = DMA_LIFCR_CTCIF0;
 8001144:	4b05      	ldr	r3, [pc, #20]	@ (800115c <lab3DmaDeinit+0x58>)
 8001146:	2220      	movs	r2, #32
 8001148:	609a      	str	r2, [r3, #8]
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800
 8001154:	40026410 	.word	0x40026410
 8001158:	f1fc82ef 	.word	0xf1fc82ef
 800115c:	40026400 	.word	0x40026400

08001160 <lab3UartInit>:

void lab3UartInit(void) {
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

	// configure UART
	RCC->AHB1ENR |= (1 << RCC_AHB1ENR_GPIOAEN_Pos);
 8001164:	4b22      	ldr	r3, [pc, #136]	@ (80011f0 <lab3UartInit+0x90>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001168:	4a21      	ldr	r2, [pc, #132]	@ (80011f0 <lab3UartInit+0x90>)
 800116a:	f043 0301 	orr.w	r3, r3, #1
 800116e:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &=
 8001170:	4b20      	ldr	r3, [pc, #128]	@ (80011f4 <lab3UartInit+0x94>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a1f      	ldr	r2, [pc, #124]	@ (80011f4 <lab3UartInit+0x94>)
 8001176:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800117a:	6013      	str	r3, [r2, #0]
			~((3 << GPIO_MODER_MODE2_Pos) | (3 << GPIO_MODER_MODE3_Pos));
	GPIOA->MODER |= (2 << GPIO_MODER_MODE2_Pos) | (2 << GPIO_MODER_MODE3_Pos);
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <lab3UartInit+0x94>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a1c      	ldr	r2, [pc, #112]	@ (80011f4 <lab3UartInit+0x94>)
 8001182:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8001186:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos) | (7 << GPIO_AFRL_AFSEL3_Pos);
 8001188:	4b1a      	ldr	r3, [pc, #104]	@ (80011f4 <lab3UartInit+0x94>)
 800118a:	6a1b      	ldr	r3, [r3, #32]
 800118c:	4a19      	ldr	r2, [pc, #100]	@ (80011f4 <lab3UartInit+0x94>)
 800118e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8001192:	6213      	str	r3, [r2, #32]
	RCC->APB1ENR |= (1 << RCC_APB1ENR_USART2EN_Pos);
 8001194:	4b16      	ldr	r3, [pc, #88]	@ (80011f0 <lab3UartInit+0x90>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001198:	4a15      	ldr	r2, [pc, #84]	@ (80011f0 <lab3UartInit+0x90>)
 800119a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800119e:	6413      	str	r3, [r2, #64]	@ 0x40
	USART2->CR1 |= (1 << USART_CR1_UE_Pos) | (1 << USART_CR1_TE_Pos);
 80011a0:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <lab3UartInit+0x98>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4a14      	ldr	r2, [pc, #80]	@ (80011f8 <lab3UartInit+0x98>)
 80011a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011aa:	f043 0308 	orr.w	r3, r3, #8
 80011ae:	60d3      	str	r3, [r2, #12]
	switch (clockSourceChoosen) {
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <lab3UartInit+0x9c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d010      	beq.n	80011da <lab3UartInit+0x7a>
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	dc13      	bgt.n	80011e4 <lab3UartInit+0x84>
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <lab3UartInit+0x66>
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d005      	beq.n	80011d0 <lab3UartInit+0x70>
	case PLL_SOURCE:
		USART2->BRR = (136UL << USART_BRR_DIV_Mantissa_Pos)
				| (12UL << USART_BRR_DIV_Fraction_Pos); // 136.72
		break;
	}
}
 80011c4:	e00e      	b.n	80011e4 <lab3UartInit+0x84>
		USART2->BRR = (52UL << USART_BRR_DIV_Mantissa_Pos)
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <lab3UartInit+0x98>)
 80011c8:	f240 3241 	movw	r2, #833	@ 0x341
 80011cc:	609a      	str	r2, [r3, #8]
		break;
 80011ce:	e009      	b.n	80011e4 <lab3UartInit+0x84>
		USART2->BRR = (81UL << USART_BRR_DIV_Mantissa_Pos)
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <lab3UartInit+0x98>)
 80011d2:	f240 5216 	movw	r2, #1302	@ 0x516
 80011d6:	609a      	str	r2, [r3, #8]
		break;
 80011d8:	e004      	b.n	80011e4 <lab3UartInit+0x84>
		USART2->BRR = (136UL << USART_BRR_DIV_Mantissa_Pos)
 80011da:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <lab3UartInit+0x98>)
 80011dc:	f640 028c 	movw	r2, #2188	@ 0x88c
 80011e0:	609a      	str	r2, [r3, #8]
		break;
 80011e2:	bf00      	nop
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40020000 	.word	0x40020000
 80011f8:	40004400 	.word	0x40004400
 80011fc:	20000022 	.word	0x20000022

08001200 <lab3AdcInit>:

void lab3AdcInit(void) {
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

	// configure ADC1 + DMA
	RCC->APB2ENR |= (1 << RCC_APB2ENR_ADC1EN_Pos); // adc clocking on
 8001204:	4b25      	ldr	r3, [pc, #148]	@ (800129c <lab3AdcInit+0x9c>)
 8001206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001208:	4a24      	ldr	r2, [pc, #144]	@ (800129c <lab3AdcInit+0x9c>)
 800120a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800120e:	6453      	str	r3, [r2, #68]	@ 0x44
	GPIOA->MODER &= ~(3 << GPIO_MODER_MODE1_Pos);
 8001210:	4b23      	ldr	r3, [pc, #140]	@ (80012a0 <lab3AdcInit+0xa0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a22      	ldr	r2, [pc, #136]	@ (80012a0 <lab3AdcInit+0xa0>)
 8001216:	f023 030c 	bic.w	r3, r3, #12
 800121a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (3 << GPIO_MODER_MODE1_Pos); // PA1 is in analog mode
 800121c:	4b20      	ldr	r3, [pc, #128]	@ (80012a0 <lab3AdcInit+0xa0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a1f      	ldr	r2, [pc, #124]	@ (80012a0 <lab3AdcInit+0xa0>)
 8001222:	f043 030c 	orr.w	r3, r3, #12
 8001226:	6013      	str	r3, [r2, #0]
	ADC1->CR2 |= (1 << ADC_CR2_ADON_Pos) | (1 << ADC_CR2_DMA_Pos)
 8001228:	4b1e      	ldr	r3, [pc, #120]	@ (80012a4 <lab3AdcInit+0xa4>)
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	4a1d      	ldr	r2, [pc, #116]	@ (80012a4 <lab3AdcInit+0xa4>)
 800122e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001232:	f043 0301 	orr.w	r3, r3, #1
 8001236:	6093      	str	r3, [r2, #8]
			| (1 << ADC_CR2_DDS_Pos); // turn on ADC1, configure DMA
	ADC->CCR |= (1 << ADC_CCR_TSVREFE_Pos); // turn on temp sensor
 8001238:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <lab3AdcInit+0xa8>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4a1a      	ldr	r2, [pc, #104]	@ (80012a8 <lab3AdcInit+0xa8>)
 800123e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001242:	6053      	str	r3, [r2, #4]
	ADC1->SQR3 &= ~((31 << ADC_SQR3_SQ1_Pos) | (31 << ADC_SQR3_SQ2_Pos)); // clear SQ1 and SQ2
 8001244:	4b17      	ldr	r3, [pc, #92]	@ (80012a4 <lab3AdcInit+0xa4>)
 8001246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001248:	4a16      	ldr	r2, [pc, #88]	@ (80012a4 <lab3AdcInit+0xa4>)
 800124a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800124e:	f023 0303 	bic.w	r3, r3, #3
 8001252:	6353      	str	r3, [r2, #52]	@ 0x34
	ADC1->SQR3 |= (16 << ADC_SQR3_SQ1_Pos) | (1 << ADC_SQR3_SQ2_Pos); // put ADC_IN16 to SQ1 and ADC_IN1 to SQ2
 8001254:	4b13      	ldr	r3, [pc, #76]	@ (80012a4 <lab3AdcInit+0xa4>)
 8001256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001258:	4a12      	ldr	r2, [pc, #72]	@ (80012a4 <lab3AdcInit+0xa4>)
 800125a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800125e:	6353      	str	r3, [r2, #52]	@ 0x34
	ADC1->SQR1 |= (1 << ADC_SQR1_L_Pos);
 8001260:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <lab3AdcInit+0xa4>)
 8001262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001264:	4a0f      	ldr	r2, [pc, #60]	@ (80012a4 <lab3AdcInit+0xa4>)
 8001266:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800126a:	62d3      	str	r3, [r2, #44]	@ 0x2c
	ADC1->SMPR1 |= (7 << ADC_SMPR1_SMP16_Pos);
 800126c:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <lab3AdcInit+0xa4>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	4a0c      	ldr	r2, [pc, #48]	@ (80012a4 <lab3AdcInit+0xa4>)
 8001272:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 8001276:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= (7 << ADC_SMPR2_SMP1_Pos);
 8001278:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <lab3AdcInit+0xa4>)
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	4a09      	ldr	r2, [pc, #36]	@ (80012a4 <lab3AdcInit+0xa4>)
 800127e:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8001282:	6113      	str	r3, [r2, #16]
	ADC1->CR1 |= (1 << ADC_CR1_SCAN_Pos);
 8001284:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <lab3AdcInit+0xa4>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	4a06      	ldr	r2, [pc, #24]	@ (80012a4 <lab3AdcInit+0xa4>)
 800128a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800128e:	6053      	str	r3, [r2, #4]
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020000 	.word	0x40020000
 80012a4:	40012000 	.word	0x40012000
 80012a8:	40012300 	.word	0x40012300

080012ac <lab3DmaInit>:

void lab3DmaInit(void) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0

	// configure DMA
	RCC->AHB1ENR |= (1 << RCC_AHB1ENR_DMA2EN_Pos);
 80012b0:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <lab3DmaInit+0x54>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b4:	4a12      	ldr	r2, [pc, #72]	@ (8001300 <lab3DmaInit+0x54>)
 80012b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012ba:	6313      	str	r3, [r2, #48]	@ 0x30
	DMA2_Stream0->CR &= ~(1 << DMA_SxCR_EN_Pos);
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <lab3DmaInit+0x58>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a10      	ldr	r2, [pc, #64]	@ (8001304 <lab3DmaInit+0x58>)
 80012c2:	f023 0301 	bic.w	r3, r3, #1
 80012c6:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (0 << DMA_SxCR_CHSEL_Pos) | (3 << DMA_SxCR_PL_Pos)
 80012c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <lab3DmaInit+0x58>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001304 <lab3DmaInit+0x58>)
 80012ce:	f443 334b 	orr.w	r3, r3, #207872	@ 0x32c00
 80012d2:	f443 7388 	orr.w	r3, r3, #272	@ 0x110
 80012d6:	6013      	str	r3, [r2, #0]
			| (1 << DMA_SxCR_MINC_Pos) | (1 << DMA_SxCR_MSIZE_Pos)
			| (1 << DMA_SxCR_PSIZE_Pos) | (1 << DMA_SxCR_TCIE_Pos)
			| (1 << DMA_SxCR_CIRC_Pos);
	DMA2_Stream0->PAR = (uint32_t) &ADC1->DR;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <lab3DmaInit+0x58>)
 80012da:	4a0b      	ldr	r2, [pc, #44]	@ (8001308 <lab3DmaInit+0x5c>)
 80012dc:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t) adcResult;
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <lab3DmaInit+0x58>)
 80012e0:	4a0a      	ldr	r2, [pc, #40]	@ (800130c <lab3DmaInit+0x60>)
 80012e2:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->NDTR = 2;
 80012e4:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <lab3DmaInit+0x58>)
 80012e6:	2202      	movs	r2, #2
 80012e8:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012ea:	2038      	movs	r0, #56	@ 0x38
 80012ec:	f7ff fd92 	bl	8000e14 <NVIC_EnableIRQ>
	DMA2_Stream0->CR |= (1 << DMA_SxCR_EN_Pos);
 80012f0:	4b04      	ldr	r3, [pc, #16]	@ (8001304 <lab3DmaInit+0x58>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a03      	ldr	r2, [pc, #12]	@ (8001304 <lab3DmaInit+0x58>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	6013      	str	r3, [r2, #0]
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40023800 	.word	0x40023800
 8001304:	40026410 	.word	0x40026410
 8001308:	4001204c 	.word	0x4001204c
 800130c:	20000028 	.word	0x20000028

08001310 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void) {
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0

	// Check if the Transfer Complete interrupt flag is set
	if (DMA2->LISR & DMA_LISR_TCIF0) {
 8001314:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <DMA2_Stream0_IRQHandler+0x34>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0320 	and.w	r3, r3, #32
 800131c:	2b00      	cmp	r3, #0
 800131e:	d00b      	beq.n	8001338 <DMA2_Stream0_IRQHandler+0x28>
		DMA2->LIFCR = DMA_LIFCR_CTCIF0; // Clear the interrupt flag
 8001320:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <DMA2_Stream0_IRQHandler+0x34>)
 8001322:	2220      	movs	r2, #32
 8001324:	609a      	str	r2, [r3, #8]
		adcResultReady = true; // Set a flag for the main loop
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <DMA2_Stream0_IRQHandler+0x38>)
 8001328:	2201      	movs	r2, #1
 800132a:	701a      	strb	r2, [r3, #0]
		DMA2_Stream0->CR |= (1 << DMA_SxCR_EN_Pos);
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <DMA2_Stream0_IRQHandler+0x3c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a06      	ldr	r2, [pc, #24]	@ (800134c <DMA2_Stream0_IRQHandler+0x3c>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6013      	str	r3, [r2, #0]
	}
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40026400 	.word	0x40026400
 8001348:	20000026 	.word	0x20000026
 800134c:	40026410 	.word	0x40026410

08001350 <main>:

extern bool lab1InitDone, lab2InitDone, lab3InitDone; //, potInitDone, uartInitDone, tempSensInitDone, adcInitDone, dmaInitDone;

//extern uint16_t adcFilteredResult[];

int main(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0

	cpuFreqInit(PLL_SOURCE); // configure cpu freq
 8001354:	2002      	movs	r0, #2
 8001356:	f7ff f83d 	bl	80003d4 <cpuFreqInit>
	sysTickInit(); // configure systick
 800135a:	f7ff f8b5 	bl	80004c8 <sysTickInit>
	changeLabButtonInit();
 800135e:	f7fe ff69 	bl	8000234 <changeLabButtonInit>
//		delayMs(5);
//	}

	for (;;) {

		switch (changeLabButtonPressCounter) {
 8001362:	4b1e      	ldr	r3, [pc, #120]	@ (80013dc <main+0x8c>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b03      	cmp	r3, #3
 8001368:	d026      	beq.n	80013b8 <main+0x68>
 800136a:	2b03      	cmp	r3, #3
 800136c:	dcf9      	bgt.n	8001362 <main+0x12>
 800136e:	2b01      	cmp	r3, #1
 8001370:	d002      	beq.n	8001378 <main+0x28>
 8001372:	2b02      	cmp	r3, #2
 8001374:	d010      	beq.n	8001398 <main+0x48>
 8001376:	e7f4      	b.n	8001362 <main+0x12>
		case 1: // led strip + button PB12
			if (!lab1InitDone) {
 8001378:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <main+0x90>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	f083 0301 	eor.w	r3, r3, #1
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d005      	beq.n	8001392 <main+0x42>

				lab2Deinit();
 8001386:	f7ff fa7b 	bl	8000880 <lab2Deinit>
				lab3Deinit();
 800138a:	f7ff fd77 	bl	8000e7c <lab3Deinit>
				lab1Init();
 800138e:	f7ff f929 	bl	80005e4 <lab1Init>
			}
			lab1Execute();
 8001392:	f7ff f935 	bl	8000600 <lab1Execute>
			break;
 8001396:	e01f      	b.n	80013d8 <main+0x88>
		case 2: // 3 leds + pot. ADC1_IN1
			if (!lab2InitDone) {
 8001398:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <main+0x94>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d005      	beq.n	80013b2 <main+0x62>

				lab1Deinit();
 80013a6:	f7ff f90f 	bl	80005c8 <lab1Deinit>
				lab3Deinit();
 80013aa:	f7ff fd67 	bl	8000e7c <lab3Deinit>
				lab2Init();
 80013ae:	f7ff fa79 	bl	80008a4 <lab2Init>
			}

 			lab2Execute();
 80013b2:	f7ff fa8d 	bl	80008d0 <lab2Execute>
			break;
 80013b6:	e00f      	b.n	80013d8 <main+0x88>
		case 3: // UART + DMA + ADC + temp.sens.
			if (!lab3InitDone) {
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <main+0x98>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	f083 0301 	eor.w	r3, r3, #1
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d005      	beq.n	80013d2 <main+0x82>

				lab1Deinit();
 80013c6:	f7ff f8ff 	bl	80005c8 <lab1Deinit>
				lab2Deinit();
 80013ca:	f7ff fa59 	bl	8000880 <lab2Deinit>
				lab3Init();
 80013ce:	f7ff fd69 	bl	8000ea4 <lab3Init>
			}

			lab3Execute();
 80013d2:	f7ff fd77 	bl	8000ec4 <lab3Execute>
			break;
 80013d6:	bf00      	nop
		switch (changeLabButtonPressCounter) {
 80013d8:	e7c3      	b.n	8001362 <main+0x12>
 80013da:	bf00      	nop
 80013dc:	20000000 	.word	0x20000000
 80013e0:	20000023 	.word	0x20000023
 80013e4:	20000024 	.word	0x20000024
 80013e8:	20000025 	.word	0x20000025

080013ec <NVIC_EnableIRQ>:
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 021f 	and.w	r2, r3, #31
 80013fc:	4907      	ldr	r1, [pc, #28]	@ (800141c <NVIC_EnableIRQ+0x30>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	095b      	lsrs	r3, r3, #5
 8001404:	2001      	movs	r0, #1
 8001406:	fa00 f202 	lsl.w	r2, r0, r2
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000e100 	.word	0xe000e100

08001420 <NVIC_DisableIRQ>:
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f003 021f 	and.w	r2, r3, #31
 8001430:	4907      	ldr	r1, [pc, #28]	@ (8001450 <NVIC_DisableIRQ+0x30>)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	2001      	movs	r0, #1
 800143a:	fa00 f202 	lsl.w	r2, r0, r2
 800143e:	3320      	adds	r3, #32
 8001440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000e100 	.word	0xe000e100

08001454 <multiFuncButtonDeinit>:
extern uint8_t clockSourceChoosen;
bool b12ButtonToggle = false;
uint8_t b12ButtonPressCounter = 1;
bool multiFuncButtonInitDone = false;

void multiFuncButtonDeinit(void) {
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0

	RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN);
 8001458:	4b2a      	ldr	r3, [pc, #168]	@ (8001504 <multiFuncButtonDeinit+0xb0>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145c:	4a29      	ldr	r2, [pc, #164]	@ (8001504 <multiFuncButtonDeinit+0xb0>)
 800145e:	f023 0302 	bic.w	r3, r3, #2
 8001462:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER &= ~(GPIO_MODER_MODE12);
 8001464:	4b28      	ldr	r3, [pc, #160]	@ (8001508 <multiFuncButtonDeinit+0xb4>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a27      	ldr	r2, [pc, #156]	@ (8001508 <multiFuncButtonDeinit+0xb4>)
 800146a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800146e:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD12);
 8001470:	4b25      	ldr	r3, [pc, #148]	@ (8001508 <multiFuncButtonDeinit+0xb4>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	4a24      	ldr	r2, [pc, #144]	@ (8001508 <multiFuncButtonDeinit+0xb4>)
 8001476:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800147a:	60d3      	str	r3, [r2, #12]
	RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN);
 800147c:	4b21      	ldr	r3, [pc, #132]	@ (8001504 <multiFuncButtonDeinit+0xb0>)
 800147e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001480:	4a20      	ldr	r2, [pc, #128]	@ (8001504 <multiFuncButtonDeinit+0xb0>)
 8001482:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001486:	6453      	str	r3, [r2, #68]	@ 0x44
	SYSCFG->EXTICR[3] &= ~(SYSCFG_EXTICR4_EXTI12);
 8001488:	4b20      	ldr	r3, [pc, #128]	@ (800150c <multiFuncButtonDeinit+0xb8>)
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	4a1f      	ldr	r2, [pc, #124]	@ (800150c <multiFuncButtonDeinit+0xb8>)
 800148e:	f023 030f 	bic.w	r3, r3, #15
 8001492:	6153      	str	r3, [r2, #20]
	EXTI->IMR &= ~(EXTI_IMR_MR12);
 8001494:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <multiFuncButtonDeinit+0xbc>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a1d      	ldr	r2, [pc, #116]	@ (8001510 <multiFuncButtonDeinit+0xbc>)
 800149a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800149e:	6013      	str	r3, [r2, #0]
	EXTI->FTSR &= ~(EXTI_FTSR_TR12);
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <multiFuncButtonDeinit+0xbc>)
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001510 <multiFuncButtonDeinit+0xbc>)
 80014a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80014aa:	60d3      	str	r3, [r2, #12]
	EXTI->PR = EXTI_PR_PR12;
 80014ac:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <multiFuncButtonDeinit+0xbc>)
 80014ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014b2:	615a      	str	r2, [r3, #20]
	NVIC_DisableIRQ(EXTI15_10_IRQn);
 80014b4:	2028      	movs	r0, #40	@ 0x28
 80014b6:	f7ff ffb3 	bl	8001420 <NVIC_DisableIRQ>
	RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN);
 80014ba:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <multiFuncButtonDeinit+0xb0>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014be:	4a11      	ldr	r2, [pc, #68]	@ (8001504 <multiFuncButtonDeinit+0xb0>)
 80014c0:	f023 0304 	bic.w	r3, r3, #4
 80014c4:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM4->PSC &= ~TIM_PSC_PSC;
 80014c6:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ca:	4a12      	ldr	r2, [pc, #72]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014cc:	0c1b      	lsrs	r3, r3, #16
 80014ce:	041b      	lsls	r3, r3, #16
 80014d0:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM4->ARR &= ~TIM_ARR_ARR;
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CR1 &= ~(TIM_CR1_URS);
 80014dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014e2:	f023 0304 	bic.w	r3, r3, #4
 80014e6:	6013      	str	r3, [r2, #0]
	TIM4->DIER &= ~(TIM_DIER_UIE);
 80014e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	4a09      	ldr	r2, [pc, #36]	@ (8001514 <multiFuncButtonDeinit+0xc0>)
 80014ee:	f023 0301 	bic.w	r3, r3, #1
 80014f2:	60d3      	str	r3, [r2, #12]
	NVIC_DisableIRQ(TIM4_IRQn);
 80014f4:	201e      	movs	r0, #30
 80014f6:	f7ff ff93 	bl	8001420 <NVIC_DisableIRQ>

	multiFuncButtonInitDone = false;
 80014fa:	4b07      	ldr	r3, [pc, #28]	@ (8001518 <multiFuncButtonDeinit+0xc4>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800
 8001508:	40020400 	.word	0x40020400
 800150c:	40013800 	.word	0x40013800
 8001510:	40013c00 	.word	0x40013c00
 8001514:	40000800 	.word	0x40000800
 8001518:	20000031 	.word	0x20000031

0800151c <multiFuncButtonInit>:

void multiFuncButtonInit(void) {
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= (1 << RCC_AHB1ENR_GPIOBEN_Pos);
 8001520:	4b32      	ldr	r3, [pc, #200]	@ (80015ec <multiFuncButtonInit+0xd0>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001524:	4a31      	ldr	r2, [pc, #196]	@ (80015ec <multiFuncButtonInit+0xd0>)
 8001526:	f043 0302 	orr.w	r3, r3, #2
 800152a:	6313      	str	r3, [r2, #48]	@ 0x30
	//configure button PB12
	GPIOB->MODER &= ~(3 << GPIO_MODER_MODE12_Pos); // pin PB12 - input
 800152c:	4b30      	ldr	r3, [pc, #192]	@ (80015f0 <multiFuncButtonInit+0xd4>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a2f      	ldr	r2, [pc, #188]	@ (80015f0 <multiFuncButtonInit+0xd4>)
 8001532:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8001536:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR |= (1 << GPIO_PUPDR_PUPD12_Pos); // pull-up on PB12
 8001538:	4b2d      	ldr	r3, [pc, #180]	@ (80015f0 <multiFuncButtonInit+0xd4>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	4a2c      	ldr	r2, [pc, #176]	@ (80015f0 <multiFuncButtonInit+0xd4>)
 800153e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001542:	60d3      	str	r3, [r2, #12]
	RCC->APB2ENR |= (1 << RCC_APB2ENR_SYSCFGEN_Pos); // clocking for SYSCFG
 8001544:	4b29      	ldr	r3, [pc, #164]	@ (80015ec <multiFuncButtonInit+0xd0>)
 8001546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001548:	4a28      	ldr	r2, [pc, #160]	@ (80015ec <multiFuncButtonInit+0xd0>)
 800154a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800154e:	6453      	str	r3, [r2, #68]	@ 0x44
	SYSCFG->EXTICR[3] = (1 << SYSCFG_EXTICR4_EXTI12_Pos); // choose PB
 8001550:	4b28      	ldr	r3, [pc, #160]	@ (80015f4 <multiFuncButtonInit+0xd8>)
 8001552:	2201      	movs	r2, #1
 8001554:	615a      	str	r2, [r3, #20]
	EXTI->IMR |= (1 << EXTI_IMR_MR12_Pos); // choose 12-th
 8001556:	4b28      	ldr	r3, [pc, #160]	@ (80015f8 <multiFuncButtonInit+0xdc>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a27      	ldr	r2, [pc, #156]	@ (80015f8 <multiFuncButtonInit+0xdc>)
 800155c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001560:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1 << EXTI_FTSR_TR12_Pos); // falling trigger
 8001562:	4b25      	ldr	r3, [pc, #148]	@ (80015f8 <multiFuncButtonInit+0xdc>)
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	4a24      	ldr	r2, [pc, #144]	@ (80015f8 <multiFuncButtonInit+0xdc>)
 8001568:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800156c:	60d3      	str	r3, [r2, #12]
	EXTI->PR = EXTI_PR_PR12; // clear pending
 800156e:	4b22      	ldr	r3, [pc, #136]	@ (80015f8 <multiFuncButtonInit+0xdc>)
 8001570:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001574:	615a      	str	r2, [r3, #20]
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001576:	2028      	movs	r0, #40	@ 0x28
 8001578:	f7ff ff38 	bl	80013ec <NVIC_EnableIRQ>

	// configure timer 4 for debouncing
	RCC->APB1ENR |= (1 << RCC_APB1ENR_TIM4EN_Pos);
 800157c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <multiFuncButtonInit+0xd0>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	4a1a      	ldr	r2, [pc, #104]	@ (80015ec <multiFuncButtonInit+0xd0>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	6413      	str	r3, [r2, #64]	@ 0x40
	switch (clockSourceChoosen) {
 8001588:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <multiFuncButtonInit+0xe0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b02      	cmp	r3, #2
 800158e:	d010      	beq.n	80015b2 <multiFuncButtonInit+0x96>
 8001590:	2b02      	cmp	r3, #2
 8001592:	dc13      	bgt.n	80015bc <multiFuncButtonInit+0xa0>
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <multiFuncButtonInit+0x82>
 8001598:	2b01      	cmp	r3, #1
 800159a:	d005      	beq.n	80015a8 <multiFuncButtonInit+0x8c>
 800159c:	e00e      	b.n	80015bc <multiFuncButtonInit+0xa0>
	case HSI_SOURCE:
		TIM4->PSC = 16000 - 1; // 1 kHz freq
 800159e:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015a0:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80015a4:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80015a6:	e009      	b.n	80015bc <multiFuncButtonInit+0xa0>
	case HSE_SOURCE:
		TIM4->PSC = 25000 - 1; // 1 kHz freq
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015aa:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80015ae:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80015b0:	e004      	b.n	80015bc <multiFuncButtonInit+0xa0>
	case PLL_SOURCE:
		TIM4->PSC = 42000 - 1; // 1 kHz freq
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015b4:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80015b8:	629a      	str	r2, [r3, #40]	@ 0x28
		break;
 80015ba:	bf00      	nop
	}
	TIM4->ARR = 15; // 15 ms debouncing period
 80015bc:	4b10      	ldr	r3, [pc, #64]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015be:	220f      	movs	r2, #15
 80015c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CR1 |= (1 << TIM_CR1_URS_Pos); // overflow generates IRQ
 80015c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015c8:	f043 0304 	orr.w	r3, r3, #4
 80015cc:	6013      	str	r3, [r2, #0]
	TIM4->DIER |= (1 << TIM_DIER_UIE_Pos); // enable update interrupt
 80015ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001600 <multiFuncButtonInit+0xe4>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn); // enable timer 4 NVIC
 80015da:	201e      	movs	r0, #30
 80015dc:	f7ff ff06 	bl	80013ec <NVIC_EnableIRQ>

	multiFuncButtonInitDone = true;
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <multiFuncButtonInit+0xe8>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40020400 	.word	0x40020400
 80015f4:	40013800 	.word	0x40013800
 80015f8:	40013c00 	.word	0x40013c00
 80015fc:	20000022 	.word	0x20000022
 8001600:	40000800 	.word	0x40000800
 8001604:	20000031 	.word	0x20000031

08001608 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0

	EXTI->IMR &= ~(1 << EXTI_IMR_MR12_Pos); // запретить прерывание на выводе 12
 800160c:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <EXTI15_10_IRQHandler+0x30>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a09      	ldr	r2, [pc, #36]	@ (8001638 <EXTI15_10_IRQHandler+0x30>)
 8001612:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001616:	6013      	str	r3, [r2, #0]
	EXTI->PR = (1 << EXTI_PR_PR12_Pos); // сбросить флаг Pending события
 8001618:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <EXTI15_10_IRQHandler+0x30>)
 800161a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800161e:	615a      	str	r2, [r3, #20]
	TIM4->CR1 |= (1 << TIM_CR1_CEN_Pos); // start timer 4 counting
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <EXTI15_10_IRQHandler+0x34>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a05      	ldr	r2, [pc, #20]	@ (800163c <EXTI15_10_IRQHandler+0x34>)
 8001626:	f043 0301 	orr.w	r3, r3, #1
 800162a:	6013      	str	r3, [r2, #0]
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	40013c00 	.word	0x40013c00
 800163c:	40000800 	.word	0x40000800

08001640 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0

	TIM4->CR1 &= ~(1 << TIM_CR1_CEN_Pos); // stop timer 4
 8001644:	4b1c      	ldr	r3, [pc, #112]	@ (80016b8 <TIM4_IRQHandler+0x78>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a1b      	ldr	r2, [pc, #108]	@ (80016b8 <TIM4_IRQHandler+0x78>)
 800164a:	f023 0301 	bic.w	r3, r3, #1
 800164e:	6013      	str	r3, [r2, #0]
	TIM4->SR &= ~(1 << TIM_SR_UIF_Pos); // clear timer 4 interrupt flag
 8001650:	4b19      	ldr	r3, [pc, #100]	@ (80016b8 <TIM4_IRQHandler+0x78>)
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	4a18      	ldr	r2, [pc, #96]	@ (80016b8 <TIM4_IRQHandler+0x78>)
 8001656:	f023 0301 	bic.w	r3, r3, #1
 800165a:	6113      	str	r3, [r2, #16]
	if (!(GPIOB->IDR & (1 << GPIO_IDR_ID12_Pos))) { // check voltage on PB12
 800165c:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <TIM4_IRQHandler+0x7c>)
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d11b      	bne.n	80016a0 <TIM4_IRQHandler+0x60>

		b12ButtonToggle = !b12ButtonToggle;
 8001668:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <TIM4_IRQHandler+0x80>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	bf14      	ite	ne
 8001670:	2301      	movne	r3, #1
 8001672:	2300      	moveq	r3, #0
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f083 0301 	eor.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	f003 0301 	and.w	r3, r3, #1
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <TIM4_IRQHandler+0x80>)
 8001684:	701a      	strb	r2, [r3, #0]

		if (++b12ButtonPressCounter > 7) {
 8001686:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <TIM4_IRQHandler+0x84>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	3301      	adds	r3, #1
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4b0d      	ldr	r3, [pc, #52]	@ (80016c4 <TIM4_IRQHandler+0x84>)
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <TIM4_IRQHandler+0x84>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b07      	cmp	r3, #7
 8001698:	d902      	bls.n	80016a0 <TIM4_IRQHandler+0x60>

			b12ButtonPressCounter = 1;
 800169a:	4b0a      	ldr	r3, [pc, #40]	@ (80016c4 <TIM4_IRQHandler+0x84>)
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]
		}
	}
	EXTI->IMR |= (1 << EXTI_IMR_MR12_Pos); // разрешить прерывание на выводе 12
 80016a0:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <TIM4_IRQHandler+0x88>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a08      	ldr	r2, [pc, #32]	@ (80016c8 <TIM4_IRQHandler+0x88>)
 80016a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016aa:	6013      	str	r3, [r2, #0]
}
 80016ac:	bf00      	nop
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40000800 	.word	0x40000800
 80016bc:	40020400 	.word	0x40020400
 80016c0:	20000030 	.word	0x20000030
 80016c4:	20000001 	.word	0x20000001
 80016c8:	40013c00 	.word	0x40013c00

080016cc <uartTransmitByte>:
#include "../Inc/uart.h"

bool uartInitDone = false;

void uartTransmitByte(uint8_t byte) {
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]

	USART2->DR = byte;
 80016d6:	4a09      	ldr	r2, [pc, #36]	@ (80016fc <uartTransmitByte+0x30>)
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	6053      	str	r3, [r2, #4]
	while (!(USART2->SR & USART_SR_TXE)) {
 80016dc:	e000      	b.n	80016e0 <uartTransmitByte+0x14>

		__NOP();
 80016de:	bf00      	nop
	while (!(USART2->SR & USART_SR_TXE)) {
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <uartTransmitByte+0x30>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d0f8      	beq.n	80016de <uartTransmitByte+0x12>
	}
}
 80016ec:	bf00      	nop
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40004400 	.word	0x40004400

08001700 <uartTransmitDec>:

void uartTransmitDec(int16_t dec) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	80fb      	strh	r3, [r7, #6]

	if(dec == 0) {
 800170a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d103      	bne.n	800171a <uartTransmitDec+0x1a>

		uartTransmitDec('0');
 8001712:	2030      	movs	r0, #48	@ 0x30
 8001714:	f7ff fff4 	bl	8001700 <uartTransmitDec>
		return;
 8001718:	e038      	b.n	800178c <uartTransmitDec+0x8c>
	}

	if (dec < 0) {
 800171a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800171e:	2b00      	cmp	r3, #0
 8001720:	da07      	bge.n	8001732 <uartTransmitDec+0x32>

		dec = -dec;
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	425b      	negs	r3, r3
 8001726:	b29b      	uxth	r3, r3
 8001728:	80fb      	strh	r3, [r7, #6]
		uartTransmitByte('-');
 800172a:	202d      	movs	r0, #45	@ 0x2d
 800172c:	f7ff ffce 	bl	80016cc <uartTransmitByte>
 8001730:	e002      	b.n	8001738 <uartTransmitDec+0x38>
	} else {

		uartTransmitByte(' ');
 8001732:	2020      	movs	r0, #32
 8001734:	f7ff ffca 	bl	80016cc <uartTransmitByte>
	}

	uint8_t i;

	for (i = 1; i <= 5; i++) {
 8001738:	2301      	movs	r3, #1
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	e00c      	b.n	8001758 <uartTransmitDec+0x58>

		if (digitExtractor(dec, i)) {
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	7bfa      	ldrb	r2, [r7, #15]
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe ff0d 	bl	8000564 <digitExtractor>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d107      	bne.n	8001760 <uartTransmitDec+0x60>

			break;
		} else {

			continue;
 8001750:	bf00      	nop
	for (i = 1; i <= 5; i++) {
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	3301      	adds	r3, #1
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	2b05      	cmp	r3, #5
 800175c:	d9ef      	bls.n	800173e <uartTransmitDec+0x3e>
 800175e:	e000      	b.n	8001762 <uartTransmitDec+0x62>
			break;
 8001760:	bf00      	nop
		}
	}

	for(uint8_t j = i; j <= 5; j++) {
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	73bb      	strb	r3, [r7, #14]
 8001766:	e00e      	b.n	8001786 <uartTransmitDec+0x86>

		uartTransmitByte(digitExtractor(dec, j) + '0');
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	7bba      	ldrb	r2, [r7, #14]
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fef8 	bl	8000564 <digitExtractor>
 8001774:	4603      	mov	r3, r0
 8001776:	3330      	adds	r3, #48	@ 0x30
 8001778:	b2db      	uxtb	r3, r3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff ffa6 	bl	80016cc <uartTransmitByte>
	for(uint8_t j = i; j <= 5; j++) {
 8001780:	7bbb      	ldrb	r3, [r7, #14]
 8001782:	3301      	adds	r3, #1
 8001784:	73bb      	strb	r3, [r7, #14]
 8001786:	7bbb      	ldrb	r3, [r7, #14]
 8001788:	2b05      	cmp	r3, #5
 800178a:	d9ed      	bls.n	8001768 <uartTransmitDec+0x68>
	}
}
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <uartTransmitStr>:

void uartTransmitStr(char *str) {
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]

	while(*str) {
 800179a:	e006      	b.n	80017aa <uartTransmitStr+0x18>

		uartTransmitByte(*str++);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	607a      	str	r2, [r7, #4]
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff91 	bl	80016cc <uartTransmitByte>
	while(*str) {
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1f4      	bne.n	800179c <uartTransmitStr+0xa>
	}
}
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017bc:	480d      	ldr	r0, [pc, #52]	@ (80017f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80017c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c4:	480c      	ldr	r0, [pc, #48]	@ (80017f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80017c6:	490d      	ldr	r1, [pc, #52]	@ (80017fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <LoopForever+0xe>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017cc:	e002      	b.n	80017d4 <LoopCopyDataInit>

080017ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017d2:	3304      	adds	r3, #4

080017d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d8:	d3f9      	bcc.n	80017ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017da:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001808 <LoopForever+0x16>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017e0:	e001      	b.n	80017e6 <LoopFillZerobss>

080017e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e4:	3204      	adds	r2, #4

080017e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e8:	d3fb      	bcc.n	80017e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017ea:	f000 f811 	bl	8001810 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ee:	f7ff fdaf 	bl	8001350 <main>

080017f2 <LoopForever>:

LoopForever:
  b LoopForever
 80017f2:	e7fe      	b.n	80017f2 <LoopForever>
  ldr   r0, =_estack
 80017f4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017fc:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001800:	08001894 	.word	0x08001894
  ldr r2, =_sbss
 8001804:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001808:	20000034 	.word	0x20000034

0800180c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800180c:	e7fe      	b.n	800180c <ADC_IRQHandler>
	...

08001810 <__libc_init_array>:
 8001810:	b570      	push	{r4, r5, r6, lr}
 8001812:	4d0d      	ldr	r5, [pc, #52]	@ (8001848 <__libc_init_array+0x38>)
 8001814:	4c0d      	ldr	r4, [pc, #52]	@ (800184c <__libc_init_array+0x3c>)
 8001816:	1b64      	subs	r4, r4, r5
 8001818:	10a4      	asrs	r4, r4, #2
 800181a:	2600      	movs	r6, #0
 800181c:	42a6      	cmp	r6, r4
 800181e:	d109      	bne.n	8001834 <__libc_init_array+0x24>
 8001820:	4d0b      	ldr	r5, [pc, #44]	@ (8001850 <__libc_init_array+0x40>)
 8001822:	4c0c      	ldr	r4, [pc, #48]	@ (8001854 <__libc_init_array+0x44>)
 8001824:	f000 f818 	bl	8001858 <_init>
 8001828:	1b64      	subs	r4, r4, r5
 800182a:	10a4      	asrs	r4, r4, #2
 800182c:	2600      	movs	r6, #0
 800182e:	42a6      	cmp	r6, r4
 8001830:	d105      	bne.n	800183e <__libc_init_array+0x2e>
 8001832:	bd70      	pop	{r4, r5, r6, pc}
 8001834:	f855 3b04 	ldr.w	r3, [r5], #4
 8001838:	4798      	blx	r3
 800183a:	3601      	adds	r6, #1
 800183c:	e7ee      	b.n	800181c <__libc_init_array+0xc>
 800183e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001842:	4798      	blx	r3
 8001844:	3601      	adds	r6, #1
 8001846:	e7f2      	b.n	800182e <__libc_init_array+0x1e>
 8001848:	0800188c 	.word	0x0800188c
 800184c:	0800188c 	.word	0x0800188c
 8001850:	0800188c 	.word	0x0800188c
 8001854:	08001890 	.word	0x08001890

08001858 <_init>:
 8001858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800185a:	bf00      	nop
 800185c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800185e:	bc08      	pop	{r3}
 8001860:	469e      	mov	lr, r3
 8001862:	4770      	bx	lr

08001864 <_fini>:
 8001864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001866:	bf00      	nop
 8001868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800186a:	bc08      	pop	{r3}
 800186c:	469e      	mov	lr, r3
 800186e:	4770      	bx	lr
