{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:25:52 2024 " "Info: Processing started: Tue Jun 04 23:25:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a2\[3\] c 13.017 ns Longest " "Info: Longest tpd from source pin \"a2\[3\]\" to destination pin \"c\" is 13.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns a2\[3\] 1 PIN PIN_E17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E17; Fanout = 1; PIN Node = 'a2\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a2[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/student/hardware_homework/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.942 ns) + CELL(0.366 ns) 5.395 ns judge:judge_1\|c~241 2 COMB LC_X5_Y30_N5 1 " "Info: 2: + IC(3.942 ns) + CELL(0.366 ns) = 5.395 ns; Loc. = LC_X5_Y30_N5; Fanout = 1; COMB Node = 'judge:judge_1\|c~241'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.308 ns" { a2[3] judge:judge_1|c~241 } "NODE_NAME" } } { "judge.v" "" { Text "D:/student/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.183 ns) 5.906 ns judge:judge_1\|c~245 3 COMB LC_X5_Y30_N8 1 " "Info: 3: + IC(0.328 ns) + CELL(0.183 ns) = 5.906 ns; Loc. = LC_X5_Y30_N8; Fanout = 1; COMB Node = 'judge:judge_1\|c~245'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.511 ns" { judge:judge_1|c~241 judge:judge_1|c~245 } "NODE_NAME" } } { "judge.v" "" { Text "D:/student/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.280 ns) 9.038 ns judge:judge_1\|c~256 4 COMB LC_X52_Y11_N4 1 " "Info: 4: + IC(2.852 ns) + CELL(0.280 ns) = 9.038 ns; Loc. = LC_X52_Y11_N4; Fanout = 1; COMB Node = 'judge:judge_1\|c~256'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.132 ns" { judge:judge_1|c~245 judge:judge_1|c~256 } "NODE_NAME" } } { "judge.v" "" { Text "D:/student/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(2.376 ns) 13.017 ns c 5 PIN PIN_K3 0 " "Info: 5: + IC(1.603 ns) + CELL(2.376 ns) = 13.017 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'c'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.979 ns" { judge:judge_1|c~256 c } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "D:/student/hardware_homework/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.292 ns ( 32.97 % ) " "Info: Total cell delay = 4.292 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.725 ns ( 67.03 % ) " "Info: Total interconnect delay = 8.725 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.017 ns" { a2[3] judge:judge_1|c~241 judge:judge_1|c~245 judge:judge_1|c~256 c } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.017 ns" { a2[3] a2[3]~out0 judge:judge_1|c~241 judge:judge_1|c~245 judge:judge_1|c~256 c } { 0.000ns 0.000ns 3.942ns 0.328ns 2.852ns 1.603ns } { 0.000ns 1.087ns 0.366ns 0.183ns 0.280ns 2.376ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:25:52 2024 " "Info: Processing ended: Tue Jun 04 23:25:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
