Date Tue Nov GMT Server NCSA Last modified Wed Aug GMT Content type text html Content length Rutgers CAM Project The Rutgers CAM Project The Rutgers CAM Memory Architecture uses the concepts associative processing overcome the shortcomings conventional von Neumann architecture dealing with compute bound applications involving massive amounts data The architecture provides hardware support for data parallel reduction broadcast and parallel prefix suffix operations within memory architecture that DRAM compatible The CAM architecture particularly appropriate for applications that require simple operations counting matching etc over large amounts data designed replace the memory not the processor conventional computer and dual cache ameliorates the performance bottleneck imposed the processor memory bus moving processing across into the memory The CAM can emulate existing memory functions and run existing software unchanged Furthermore software can upgraded incrementally statement statement basis use associative functions The CAM applies the associative processing model placing many word width low performance processors the memory The word width hardware designed for the CAM provides significant speedup and reduces software complexity compared approaches using single bit data paths addition the CAM supports extended precision functions data wider than its hardware allowing arbitrary precision CAM operations execute with minimal slowdown This approach can produce significant speed even when the memory processors run only memory speed CAM architecture can provide giga ops single chip that replaces DRAM significantly increases system peak performance and scales with memory size The graphic above illustrates the architecture the Rutgers CAM which replaces DRAM chips otherwise conventional architecture Half the area the CAM chip DRAM and the other half processing elements The processing elements can provide enormously high parallelism whenever applicable otherwise the CAM chip acts ordinary memory PersonelSaul Levy levy rutgers edu Josh Hall josh rutgers edu Don Smith dsmith rutgers edu Keith Miyake kmiyake rutgers edu Chung Hsing Hsu chunghsu rutgers edu This work supported ARPA and NASA under NAG Online Publications Storrs Hall FORNAX USENIX VHLL April FORNAX very high level programming language are developing ameliorate the difficulties programming the unconventional architecture CAM and other parallel machines Storrs Hall and Don Smith Database Mining and Matching Rutgers CAM Associative Processing Applications Workshop Syracuse University July Storrs Hall Don Smith and Keith Miyake Collective Functions the Rutgers CAM Associative Processing Applications Workshop Syracuse University July Donald Smith Storrs Hall and Keith Miyake Rutgers CAM Chip Architecture Technical Report LCSR Department Computer Science Rutgers University Donald Smith Keith Miyake and Storrs Hall Greedy Rescheduling Assembler for the CAM Department Computer Science Rutgers University Keith Miyake and Donald Smith Circuit Design Tool User Manual Technical Report LCSR Department Computer Science Rutgers University 