# Tipuri de date VHDL

CE este un tip de date?

Exemple
```VHDL
– SIGNAL x: BIT;
– SIGNAL y: BIT_VECTOR (3 DOWNTO 0);
– SIGNAL w: BIT_VECTOR (0 TO 7);
```
