TimeQuest Timing Analyzer report for eth_audio_transmit
Tue Jan 15 15:47:28 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Setup: 'eth_tx_clk'
 15. Slow 1200mV 85C Model Setup: 'eth_rx_clk'
 16. Slow 1200mV 85C Model Setup: 'aud_bclk'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'aud_bclk'
 19. Slow 1200mV 85C Model Hold: 'eth_rx_clk'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'eth_tx_clk'
 22. Slow 1200mV 85C Model Hold: 'sys_clk'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'aud_bclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. MTBF Summary
 35. Synchronizer Summary
 36. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 76. Slow 1200mV 0C Model Fmax Summary
 77. Slow 1200mV 0C Model Setup Summary
 78. Slow 1200mV 0C Model Hold Summary
 79. Slow 1200mV 0C Model Recovery Summary
 80. Slow 1200mV 0C Model Removal Summary
 81. Slow 1200mV 0C Model Minimum Pulse Width Summary
 82. Slow 1200mV 0C Model Setup: 'sys_clk'
 83. Slow 1200mV 0C Model Setup: 'eth_tx_clk'
 84. Slow 1200mV 0C Model Setup: 'eth_rx_clk'
 85. Slow 1200mV 0C Model Setup: 'aud_bclk'
 86. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 87. Slow 1200mV 0C Model Hold: 'aud_bclk'
 88. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 89. Slow 1200mV 0C Model Hold: 'eth_rx_clk'
 90. Slow 1200mV 0C Model Hold: 'eth_tx_clk'
 91. Slow 1200mV 0C Model Hold: 'sys_clk'
 92. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. MTBF Summary
104. Synchronizer Summary
105. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
145. Fast 1200mV 0C Model Setup Summary
146. Fast 1200mV 0C Model Hold Summary
147. Fast 1200mV 0C Model Recovery Summary
148. Fast 1200mV 0C Model Removal Summary
149. Fast 1200mV 0C Model Minimum Pulse Width Summary
150. Fast 1200mV 0C Model Setup: 'sys_clk'
151. Fast 1200mV 0C Model Setup: 'eth_tx_clk'
152. Fast 1200mV 0C Model Setup: 'eth_rx_clk'
153. Fast 1200mV 0C Model Setup: 'aud_bclk'
154. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
155. Fast 1200mV 0C Model Hold: 'eth_rx_clk'
156. Fast 1200mV 0C Model Hold: 'aud_bclk'
157. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
158. Fast 1200mV 0C Model Hold: 'eth_tx_clk'
159. Fast 1200mV 0C Model Hold: 'sys_clk'
160. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
161. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
162. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
163. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
164. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
165. Fast 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
167. Setup Times
168. Hold Times
169. Clock to Output Times
170. Minimum Clock to Output Times
171. MTBF Summary
172. Synchronizer Summary
173. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
213. Multicorner Timing Analysis Summary
214. Setup Times
215. Hold Times
216. Clock to Output Times
217. Minimum Clock to Output Times
218. Board Trace Model Assignments
219. Input Transition Times
220. Signal Integrity Metrics (Slow 1200mv 0c Model)
221. Signal Integrity Metrics (Slow 1200mv 85c Model)
222. Signal Integrity Metrics (Fast 1200mv 0c Model)
223. Setup Transfers
224. Hold Transfers
225. Recovery Transfers
226. Removal Transfers
227. Report TCCS
228. Report RSKM
229. Unconstrained Paths
230. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; eth_audio_transmit                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; eth_audio_transmit.sdc ; OK     ; Tue Jan 15 15:47:23 2019 ;
+------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { altera_reserved_tck }                                   ;
; aud_bclk                                              ; Base      ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { aud_bclk }                                              ;
; eth_rx_clk                                            ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { eth_rx_clk }                                            ;
; eth_tx_clk                                            ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { eth_tx_clk }                                            ;
; sys_clk                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333  ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 53.88 MHz  ; 53.88 MHz       ; altera_reserved_tck ;                                                               ;
; 58.92 MHz  ; 58.92 MHz       ; eth_tx_clk          ;                                                               ;
; 73.45 MHz  ; 73.45 MHz       ; aud_bclk            ;                                                               ;
; 81.52 MHz  ; 81.52 MHz       ; eth_rx_clk          ;                                                               ;
; 269.83 MHz ; 250.0 MHz       ; sys_clk             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 16.294 ; 0.000         ;
; eth_tx_clk          ; 23.029 ; 0.000         ;
; eth_rx_clk          ; 27.733 ; 0.000         ;
; aud_bclk            ; 33.193 ; 0.000         ;
; altera_reserved_tck ; 40.720 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; aud_bclk            ; 0.377 ; 0.000         ;
; eth_rx_clk          ; 0.412 ; 0.000         ;
; altera_reserved_tck ; 0.453 ; 0.000         ;
; eth_tx_clk          ; 0.485 ; 0.000         ;
; sys_clk             ; 0.485 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.091 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.325 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sys_clk             ; 9.761  ; 0.000              ;
; eth_tx_clk          ; 19.507 ; 0.000              ;
; eth_rx_clk          ; 19.632 ; 0.000              ;
; aud_bclk            ; 39.518 ; 0.000              ;
; altera_reserved_tck ; 49.447 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.294 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.883      ;
; 16.303 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.874      ;
; 16.448 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.729      ;
; 16.504 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.673      ;
; 16.514 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.663      ;
; 16.582 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.595      ;
; 16.715 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.462      ;
; 16.849 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.328      ;
; 16.954 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.223      ;
; 17.057 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.863      ;
; 17.133 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.824     ; 2.044      ;
; 17.154 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.766      ;
; 17.176 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.744      ;
; 17.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.719      ;
; 17.218 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.702      ;
; 17.303 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.617      ;
; 17.321 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.599      ;
; 17.499 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.421      ;
; 17.500 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.420      ;
; 17.500 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.420      ;
; 17.501 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.419      ;
; 17.509 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.411      ;
; 17.509 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.411      ;
; 17.527 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.393      ;
; 17.557 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.363      ;
; 17.624 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.296      ;
; 17.646 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.274      ;
; 17.647 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.273      ;
; 17.671 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.249      ;
; 17.673 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.247      ;
; 17.701 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.219      ;
; 17.703 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.217      ;
; 17.742 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.178      ;
; 17.742 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.178      ;
; 17.743 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.177      ;
; 17.770 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.150      ;
; 17.773 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.147      ;
; 17.792 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.128      ;
; 17.793 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.127      ;
; 17.795 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.125      ;
; 17.798 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.122      ;
; 17.798 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.122      ;
; 17.799 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.121      ;
; 17.808 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.112      ;
; 17.808 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.112      ;
; 17.809 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.111      ;
; 17.817 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.103      ;
; 17.824 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.096      ;
; 17.847 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.073      ;
; 17.849 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.071      ;
; 17.854 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.066      ;
; 17.862 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.058      ;
; 17.876 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.044      ;
; 17.907 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.013      ;
; 17.919 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.001      ;
; 17.938 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.982      ;
; 17.939 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.981      ;
; 17.941 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.979      ;
; 17.965 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.955      ;
; 17.970 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.950      ;
; 17.970 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.950      ;
; 17.993 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.927      ;
; 18.000 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.920      ;
; 18.000 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.920      ;
; 18.009 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.911      ;
; 18.009 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.911      ;
; 18.010 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.910      ;
; 18.053 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.867      ;
; 18.062 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.858      ;
; 18.065 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.855      ;
; 18.085 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.835      ;
; 18.085 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.835      ;
; 18.086 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.834      ;
; 18.087 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.833      ;
; 18.143 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.777      ;
; 18.143 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.777      ;
; 18.144 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.776      ;
; 18.427 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.493      ;
; 18.637 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.283      ;
; 18.649 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.271      ;
; 18.650 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.270      ;
; 18.650 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.270      ;
; 18.664 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.256      ;
; 18.668 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.252      ;
; 18.668 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.252      ;
; 19.094 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_tx_clk'                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 23.029 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 17.147     ;
; 23.056 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.197      ; 17.162     ;
; 23.060 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 17.116     ;
; 23.145 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 17.031     ;
; 23.179 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.197      ; 17.039     ;
; 23.224 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 16.952     ;
; 23.682 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.469     ;
; 23.713 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.438     ;
; 23.728 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.484     ;
; 23.786 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 16.390     ;
; 23.798 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.353     ;
; 23.808 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.343     ;
; 23.815 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.397     ;
; 23.839 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.312     ;
; 23.851 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.361     ;
; 23.852 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.360     ;
; 23.875 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 16.301     ;
; 23.877 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.274     ;
; 23.924 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.227     ;
; 23.930 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 16.246     ;
; 23.938 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.274     ;
; 23.958 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.254     ;
; 23.975 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.237     ;
; 23.983 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 16.193     ;
; 24.003 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.148     ;
; 24.013 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.138     ;
; 24.020 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.131     ;
; 24.081 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.131     ;
; 24.119 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.032     ;
; 24.126 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.025     ;
; 24.129 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.022     ;
; 24.131 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 16.081     ;
; 24.139 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 16.012     ;
; 24.232 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.980     ;
; 24.235 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.916     ;
; 24.245 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.906     ;
; 24.254 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.958     ;
; 24.299 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.852     ;
; 24.300 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.851     ;
; 24.331 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.820     ;
; 24.355 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.857     ;
; 24.376 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.155      ; 15.800     ;
; 24.416 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.735     ;
; 24.418 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.733     ;
; 24.439 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.712     ;
; 24.459 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.197      ; 15.759     ;
; 24.493 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.719     ;
; 24.495 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.656     ;
; 24.498 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.653     ;
; 24.528 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.623     ;
; 24.583 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.568     ;
; 24.591 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.560     ;
; 24.616 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.596     ;
; 24.636 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.515     ;
; 24.762 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.389     ;
; 24.798 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.353     ;
; 24.860 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.291     ;
; 24.895 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.317     ;
; 24.902 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.310     ;
; 24.945 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.206     ;
; 25.018 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.194     ;
; 25.025 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.187     ;
; 25.029 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.122     ;
; 25.054 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.097     ;
; 25.082 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.069     ;
; 25.131 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 15.081     ;
; 25.135 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 15.016     ;
; 25.171 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.980     ;
; 25.187 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.964     ;
; 25.232 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.919     ;
; 25.238 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.171      ; 14.954     ;
; 25.241 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.910     ;
; 25.269 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.171      ; 14.923     ;
; 25.279 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.872     ;
; 25.321 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.232      ; 14.932     ;
; 25.342 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.809     ;
; 25.354 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.171      ; 14.838     ;
; 25.403 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.748     ;
; 25.433 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.171      ; 14.759     ;
; 25.444 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.232      ; 14.809     ;
; 25.451 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.783     ;
; 25.482 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.752     ;
; 25.514 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.720     ;
; 25.517 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 14.695     ;
; 25.526 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.255      ; 14.750     ;
; 25.535 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.616     ;
; 25.545 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.689     ;
; 25.552 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.255      ; 14.724     ;
; 25.567 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.667     ;
; 25.599 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.232      ; 14.654     ;
; 25.630 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.604     ;
; 25.640 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 14.572     ;
; 25.646 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.588     ;
; 25.649 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.255      ; 14.627     ;
; 25.672 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.479     ;
; 25.675 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.255      ; 14.601     ;
; 25.709 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.213      ; 14.525     ;
; 25.710 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.441     ;
; 25.749 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 14.402     ;
; 25.774 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.191      ; 14.438     ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_rx_clk'                                                                                                                                           ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 27.733 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.098     ; 12.190     ;
; 28.823 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.098     ; 11.100     ;
; 28.911 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|rec_en       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.098     ; 11.012     ;
; 30.237 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.635     ;
; 30.277 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.469     ;
; 30.277 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.469     ;
; 30.277 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.469     ;
; 30.277 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.469     ;
; 30.277 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.469     ;
; 30.284 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.565      ; 10.302     ;
; 30.376 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.496     ;
; 30.394 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.565      ; 10.192     ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.458     ;
; 30.429 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.565      ; 10.157     ;
; 30.441 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.386     ;
; 30.441 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.386     ;
; 30.441 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.386     ;
; 30.441 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.386     ;
; 30.441 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.386     ;
; 30.445 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.382     ;
; 30.445 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.382     ;
; 30.445 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.382     ;
; 30.445 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.382     ;
; 30.445 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.382     ;
; 30.517 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.355     ;
; 30.520 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.352     ;
; 30.523 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.223     ;
; 30.523 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.223     ;
; 30.523 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.223     ;
; 30.523 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.223     ;
; 30.523 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.223     ;
; 30.558 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.188     ;
; 30.558 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.188     ;
; 30.558 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.188     ;
; 30.558 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.188     ;
; 30.558 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.188     ;
; 30.614 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.132     ;
; 30.614 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.132     ;
; 30.614 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.132     ;
; 30.614 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.132     ;
; 30.614 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.132     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 10.091     ;
; 30.667 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.205     ;
; 30.725 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.147     ;
; 30.736 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.091     ;
; 30.736 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.091     ;
; 30.736 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.091     ;
; 30.736 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.091     ;
; 30.736 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.091     ;
; 30.779 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.048     ;
; 30.779 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.048     ;
; 30.779 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.048     ;
; 30.779 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.048     ;
; 30.779 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.048     ;
; 30.784 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 10.088     ;
; 30.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.032     ;
; 30.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.032     ;
; 30.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.032     ;
; 30.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.032     ;
; 30.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.032     ;
; 30.818 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.009     ;
; 30.818 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.009     ;
; 30.818 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.009     ;
; 30.818 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.009     ;
; 30.818 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 10.009     ;
; 30.874 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.851      ; 9.998      ;
; 30.929 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.817      ;
; 30.929 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.817      ;
; 30.929 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.817      ;
; 30.929 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.817      ;
; 30.929 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.817      ;
; 30.946 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.800      ;
; 30.946 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.800      ;
; 30.946 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.800      ;
; 30.946 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.800      ;
; 30.946 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.800      ;
; 30.988 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.758      ;
; 30.988 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.758      ;
; 30.988 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.758      ;
; 30.988 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.758      ;
; 30.988 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.758      ;
; 30.997 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.749      ;
; 30.997 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.749      ;
; 30.997 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.749      ;
; 30.997 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.749      ;
; 30.997 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.725      ; 9.749      ;
; 31.115 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 9.712      ;
; 31.115 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 9.712      ;
; 31.115 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 9.712      ;
; 31.115 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 9.712      ;
; 31.115 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.806      ; 9.712      ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.193 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.322     ; 6.506      ;
; 33.394 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.322     ; 6.305      ;
; 33.413 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.322     ; 6.286      ;
; 33.861 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.322     ; 5.838      ;
; 35.339 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.121     ; 4.561      ;
; 35.545 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 4.599      ;
; 35.562 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 4.402      ;
; 35.626 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.121     ; 4.274      ;
; 35.804 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.121     ; 4.096      ;
; 35.881 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 4.083      ;
; 35.975 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.989      ;
; 35.983 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.981      ;
; 36.112 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 4.032      ;
; 36.194 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.950      ;
; 36.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.763      ;
; 36.264 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.880      ;
; 36.273 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.121     ; 3.627      ;
; 36.472 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.492      ;
; 36.487 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.477      ;
; 36.592 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.552      ;
; 36.606 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.358      ;
; 36.610 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.322     ; 3.089      ;
; 36.631 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.333      ;
; 36.635 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.509      ;
; 36.733 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.231      ;
; 36.848 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.322     ; 2.851      ;
; 36.849 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.295      ;
; 36.855 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.289      ;
; 36.860 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.284      ;
; 36.934 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.030      ;
; 36.949 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.015      ;
; 36.955 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 3.009      ;
; 37.008 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 3.136      ;
; 37.182 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 2.962      ;
; 37.239 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.057     ; 2.725      ;
; 37.329 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 2.815      ;
; 37.399 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 2.745      ;
; 37.597 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.123      ; 2.547      ;
; 38.123 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag_d0                                                                                                                             ; eth_rx_clk   ; aud_bclk    ; 40.000       ; -0.466     ; 1.402      ;
; 72.902 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 7.091      ;
; 73.263 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 6.730      ;
; 73.301 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 6.900      ;
; 73.477 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 6.516      ;
; 73.530 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 6.463      ;
; 73.607 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 6.386      ;
; 73.637 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 6.388      ;
; 73.659 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 6.542      ;
; 73.672 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 6.353      ;
; 73.703 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.156      ; 6.474      ;
; 73.704 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.156      ; 6.473      ;
; 73.776 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.156      ; 6.401      ;
; 73.783 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 6.026      ;
; 73.784 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 6.025      ;
; 73.855 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 6.138      ;
; 73.856 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.953      ;
; 73.880 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 6.321      ;
; 73.933 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 6.268      ;
; 73.968 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 6.025      ;
; 73.998 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 6.027      ;
; 74.033 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 5.992      ;
; 74.053 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 5.940      ;
; 74.054 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 6.147      ;
; 74.109 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 5.884      ;
; 74.127 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.156      ; 6.050      ;
; 74.127 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.156      ; 6.050      ;
; 74.175 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.070     ; 5.823      ;
; 74.175 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.070     ; 5.823      ;
; 74.176 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.063     ; 5.829      ;
; 74.182 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 5.811      ;
; 74.207 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.602      ;
; 74.207 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.602      ;
; 74.212 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 5.813      ;
; 74.235 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 5.758      ;
; 74.247 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 5.778      ;
; 74.258 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 5.943      ;
; 74.265 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 5.760      ;
; 74.300 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.004      ; 5.725      ;
; 74.324 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.057     ; 5.640      ;
; 74.324 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.057     ; 5.640      ;
; 74.384 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.124     ; 5.513      ;
; 74.384 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.124     ; 5.513      ;
; 74.384 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.124     ; 5.513      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.408 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.053      ; 5.581      ;
; 74.415 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 5.786      ;
; 74.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.115     ; 5.476      ;
; 74.448 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 5.545      ;
; 74.456 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.180      ; 5.745      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 9.476      ;
; 40.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 9.260      ;
; 41.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 8.963      ;
; 41.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 8.941      ;
; 41.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 8.902      ;
; 41.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 8.513      ;
; 41.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 8.490      ;
; 41.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 8.366      ;
; 42.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 8.140      ;
; 42.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 8.011      ;
; 42.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 8.008      ;
; 42.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.880      ;
; 42.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 7.746      ;
; 42.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 7.476      ;
; 42.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 7.259      ;
; 42.997 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 7.177      ;
; 43.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 7.128      ;
; 43.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.714      ;
; 43.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.432      ;
; 44.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.923      ;
; 46.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.096      ;
; 46.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.939      ;
; 46.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.926      ;
; 46.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.749      ;
; 46.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.536      ;
; 47.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.983      ;
; 47.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.409      ;
; 49.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 0.895      ;
; 92.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.735      ;
; 92.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.692      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.519      ;
; 92.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.476      ;
; 92.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.491      ;
; 92.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.275      ;
; 92.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.222      ;
; 92.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.200      ;
; 92.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.179      ;
; 92.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.161      ;
; 92.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.157      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.118      ;
; 92.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.978      ;
; 92.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.956      ;
; 93.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.913      ;
; 93.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.917      ;
; 93.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.789      ;
; 93.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.772      ;
; 93.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.749      ;
; 93.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.729      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.715      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.711      ;
; 93.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.706      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.681      ;
; 93.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.677      ;
; 93.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.677      ;
; 93.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.677      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.377 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.801      ;
; 0.390 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.814      ;
; 0.395 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.819      ;
; 0.404 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.204      ; 0.820      ;
; 0.411 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.204      ; 0.827      ;
; 0.421 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.845      ;
; 0.428 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.204      ; 0.844      ;
; 0.470 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.479      ; 1.203      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.488 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.479      ; 1.221      ;
; 0.503 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.115      ; 0.830      ;
; 0.505 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.479      ; 1.238      ;
; 0.508 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.056      ; 0.776      ;
; 0.521 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.945      ;
; 0.525 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.793      ;
; 0.541 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.056      ; 0.809      ;
; 0.602 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.204      ; 1.018      ;
; 0.611 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.004     ; 0.819      ;
; 0.618 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.311      ; 1.183      ;
; 0.642 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[24]                                                                                                                     ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.898      ; 1.794      ;
; 0.642 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.311      ; 1.207      ;
; 0.649 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.056      ; 0.917      ;
; 0.655 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.920      ;
; 0.657 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 1.081      ;
; 0.659 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~portb_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.318      ; 1.231      ;
; 0.661 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 1.085      ;
; 0.666 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.935      ;
; 0.667 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.936      ;
; 0.668 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.280      ; 1.202      ;
; 0.670 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.936      ;
; 0.677 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.204      ; 1.093      ;
; 0.681 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.204      ; 1.097      ;
; 0.686 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.898      ; 1.838      ;
; 0.690 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.115      ; 1.017      ;
; 0.716 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.981      ;
; 0.718 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.953      ;
; 0.723 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.992      ;
; 0.724 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.993      ;
; 0.724 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.993      ;
; 0.724 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.993      ;
; 0.725 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.630      ; 1.609      ;
; 0.725 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                                                     ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.630      ; 1.609      ;
; 0.725 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.057      ; 0.994      ;
; 0.726 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.992      ;
; 0.728 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.994      ;
; 0.731 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.628      ; 1.613      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.517      ; 1.183      ;
; 0.438 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.429      ; 1.121      ;
; 0.442 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.429      ; 1.125      ;
; 0.454 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.429      ; 1.137      ;
; 0.485 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.503 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.169      ;
; 0.504 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.437      ; 1.195      ;
; 0.506 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.108      ; 0.826      ;
; 0.509 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.175      ;
; 0.514 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.108      ; 0.834      ;
; 0.516 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.092      ; 0.820      ;
; 0.517 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.092      ; 0.821      ;
; 0.527 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.793      ;
; 0.529 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.795      ;
; 0.530 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.796      ;
; 0.531 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.197      ;
; 0.532 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.198      ;
; 0.532 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.198      ;
; 0.532 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.800      ;
; 0.533 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.199      ;
; 0.534 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.200      ;
; 0.534 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.801      ;
; 0.534 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.801      ;
; 0.536 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.804      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.802      ;
; 0.540 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.805      ;
; 0.541 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.809      ;
; 0.542 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.810      ;
; 0.543 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.811      ;
; 0.543 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.810      ;
; 0.549 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.215      ;
; 0.551 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.217      ;
; 0.564 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.230      ;
; 0.565 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.412      ; 1.231      ;
; 0.579 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.437      ; 1.270      ;
; 0.629 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.509      ; 1.392      ;
; 0.646 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.120      ; 0.978      ;
; 0.651 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.917      ;
; 0.655 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.037     ; 0.830      ;
; 0.661 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.474      ; 1.347      ;
; 0.669 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.120      ; 1.001      ;
; 0.690 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.957      ;
; 0.691 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.958      ;
; 0.700 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.429      ; 1.383      ;
; 0.701 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.120      ; 1.033      ;
; 0.704 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.437      ; 1.395      ;
; 0.705 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.092      ; 1.009      ;
; 0.706 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.970      ;
; 0.708 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.016      ; 0.936      ;
; 0.710 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.976      ;
; 0.714 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.092      ; 1.018      ;
; 0.714 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.067      ; 0.993      ;
; 0.715 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.092      ; 1.019      ;
; 0.719 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.075      ; 1.006      ;
; 0.724 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.992      ;
; 0.725 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.989      ;
; 0.726 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.991      ;
; 0.728 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.993      ;
; 0.730 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.995      ;
; 0.731 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 0.999      ;
; 0.731 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.998      ;
; 0.733 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.001      ;
; 0.733 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.999      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.999      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 1.000      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 1.000      ;
; 0.738 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.509      ; 1.501      ;
; 0.740 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.008      ;
; 0.745 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.155     ; 0.802      ;
; 0.748 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.057      ; 1.017      ;
; 0.750 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.067      ; 1.029      ;
; 0.756 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.108      ; 1.076      ;
; 0.760 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.155     ; 0.817      ;
; 0.760 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                   ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.117      ; 1.089      ;
; 0.764 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 1.028      ;
; 0.764 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 1.028      ;
; 0.765 ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.057      ; 1.034      ;
; 0.767 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.517      ; 1.538      ;
; 0.769 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                   ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.117      ; 1.098      ;
; 0.777 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.429      ; 1.460      ;
; 0.779 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.155     ; 0.836      ;
; 0.785 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.171     ; 0.826      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.776      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.798      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                         ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.776      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.777      ;
; 0.516 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.785      ;
; 0.516 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.785      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.786      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.786      ;
; 0.519 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.786      ;
; 0.520 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.787      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.744 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 1.085 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.378      ;
; 1.085 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.378      ;
; 1.086 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.379      ;
; 1.099 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.108 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.118 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.230 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.523      ;
; 1.232 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.525      ;
; 1.237 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.530      ;
; 1.237 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.532      ;
; 1.241 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.534      ;
; 1.249 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.542      ;
; 1.258 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.551      ;
; 1.320 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.613      ;
; 1.320 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.613      ;
; 1.321 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.614      ;
; 1.370 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.663      ;
; 1.371 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.665      ;
; 1.380 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.673      ;
; 1.381 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.674      ;
; 1.389 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.682      ;
; 1.398 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.691      ;
; 1.434 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.727      ;
; 1.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.728      ;
; 1.461 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.754      ;
; 1.461 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.754      ;
; 1.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.755      ;
; 1.511 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.804      ;
; 1.512 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.805      ;
; 1.520 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.813      ;
; 1.529 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.822      ;
; 1.529 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.822      ;
; 1.538 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.831      ;
; 1.597 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.890      ;
; 1.597 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.890      ;
; 1.598 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.891      ;
; 1.651 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.944      ;
; 1.669 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.962      ;
; 1.679 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.972      ;
; 1.679 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.972      ;
; 1.679 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.972      ;
; 1.679 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.972      ;
; 1.680 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.973      ;
; 1.680 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.973      ;
; 1.737 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.030      ;
; 1.737 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.030      ;
; 1.738 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.031      ;
; 1.788 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.081      ;
; 1.887 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.180      ;
; 1.888 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.181      ;
; 1.891 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.184      ;
; 2.247 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 1.797      ;
; 2.399 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 1.949      ;
; 2.482 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.032      ;
; 2.623 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.173      ;
; 2.759 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.309      ;
; 2.841 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.391      ;
; 2.841 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.391      ;
; 2.899 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.449      ;
; 3.154 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.704      ;
; 3.157 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.662     ; 2.707      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.099      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.513      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.507      ;
; 96.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.505      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.505      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.505      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.505      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.505      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.505      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.507      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.506      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.536      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.535      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.535      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.535      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.537      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.536      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.536      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.536      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.536      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.536      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.536      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
; 96.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.535      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.618      ;
; 1.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.992      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.248      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.235      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.250      ;
; 2.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.382      ;
; 3.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.376      ;
; 3.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.376      ;
; 3.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.376      ;
; 3.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.376      ;
; 3.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.376      ;
; 3.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.376      ;
; 3.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.374      ;
; 3.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.374      ;
; 3.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.374      ;
; 3.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.374      ;
; 3.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.374      ;
; 3.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.374      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.390      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.391      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.392      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.392      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.392      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.392      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.392      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.392      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+
; 9.761  ; 9.949        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.784  ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.830  ; 10.050       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.900  ; 9.900        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                                ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                      ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 9.947  ; 9.947        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                                      ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                        ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                          ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                                      ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                              ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                        ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                          ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                                      ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                      ;
; 10.098 ; 10.098       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                              ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.507 ; 19.727       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ;
; 19.507 ; 19.727       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                         ;
; 19.507 ; 19.727       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff   ;
; 19.507 ; 19.727       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; 19.507 ; 19.727       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff   ;
; 19.507 ; 19.727       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; 19.532 ; 19.752       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ;
; 19.532 ; 19.752       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ;
; 19.532 ; 19.752       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ;
; 19.532 ; 19.752       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ;
; 19.532 ; 19.752       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ;
; 19.532 ; 19.752       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ;
; 19.533 ; 19.753       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                           ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                                                                                                                                                           ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                         ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff   ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                            ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                             ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                            ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                            ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                            ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                            ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                            ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ;
; 19.550 ; 19.770       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                            ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ;
; 19.552 ; 19.772       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                                ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ;
; 19.558 ; 19.778       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ;
; 19.562 ; 19.782       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                            ;
; 19.563 ; 19.783       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                             ;
; 19.563 ; 19.783       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                       ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                       ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                        ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                        ;
; 19.572 ; 19.792       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                  ;
; 19.580 ; 19.800       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                            ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ;
; 19.585 ; 19.805       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ;
; 19.585 ; 19.805       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ;
; 19.585 ; 19.805       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ;
; 19.585 ; 19.805       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ;
; 19.585 ; 19.805       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ;
; 19.585 ; 19.805       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                       ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                       ;
; 19.645 ; 19.865       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                                   ;
; 19.645 ; 19.865       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                                   ;
; 19.645 ; 19.865       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                                   ;
; 19.645 ; 19.865       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                                   ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                         ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                        ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                        ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                        ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                        ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                        ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                        ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                         ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                                         ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                         ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                         ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                         ;
; 19.657 ; 19.877       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                                  ;
; 19.657 ; 19.877       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                                  ;
; 19.657 ; 19.877       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                                  ;
; 19.665 ; 19.885       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                                  ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                        ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                         ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                         ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                         ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                         ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                             ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                             ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                        ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                       ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                       ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                       ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                       ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                        ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                        ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                        ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                        ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                                      ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                                      ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                        ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                                        ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                        ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                        ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10]                                                                                                                 ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                                 ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                                 ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[13]                                                                                                                 ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[14]                                                                                                                 ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                                 ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]                                                                                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]                                                                                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]                                                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                        ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                                      ;
; 19.713 ; 19.933       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 39.518 ; 39.738       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 39.555 ; 39.775       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 39.555 ; 39.775       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ;
; 39.555 ; 39.775       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ;
; 39.565 ; 39.785       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 39.565 ; 39.785       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 39.565 ; 39.785       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; 39.565 ; 39.785       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; 39.565 ; 39.785       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; 39.565 ; 39.785       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; 39.575 ; 39.795       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ;
; 39.575 ; 39.795       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ;
; 39.592 ; 39.827       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 39.592 ; 39.812       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                        ;
; 39.592 ; 39.812       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                        ;
; 39.592 ; 39.812       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                        ;
; 39.592 ; 39.812       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                        ;
; 39.592 ; 39.812       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                        ;
; 39.592 ; 39.812       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                        ;
; 39.593 ; 39.813       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ;
; 39.593 ; 39.813       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ;
; 39.593 ; 39.813       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ;
; 39.593 ; 39.813       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                                                       ;
; 39.595 ; 39.830       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 39.595 ; 39.830       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 39.600 ; 39.820       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ;
; 39.600 ; 39.820       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ;
; 39.600 ; 39.820       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ;
; 39.600 ; 39.820       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ;
; 39.600 ; 39.820       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ;
; 39.601 ; 39.821       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                                                     ;
; 39.601 ; 39.821       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[20]                                                                                                                     ;
; 39.601 ; 39.821       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[31]                                                                                                                     ;
; 39.621 ; 39.856       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_datain_reg0    ;
; 39.621 ; 39.841       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[17]                                                                                                                     ;
; 39.621 ; 39.841       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[19]                                                                                                                     ;
; 39.621 ; 39.841       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                                                      ;
; 39.621 ; 39.841       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[27]                                                                                                                     ;
; 39.621 ; 39.841       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                                                      ;
; 39.624 ; 39.859       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_address_reg0   ;
; 39.624 ; 39.859       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_we_reg         ;
; 39.624 ; 39.844       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                                                     ;
; 39.624 ; 39.844       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                                                     ;
; 39.624 ; 39.844       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[26]                                                                                                                     ;
; 39.624 ; 39.844       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[28]                                                                                                                     ;
; 39.624 ; 39.844       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[29]                                                                                                                     ;
; 39.624 ; 39.844       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[30]                                                                                                                     ;
; 39.627 ; 39.847       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                                                                                                         ;
; 39.627 ; 39.847       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                                                                                                         ;
; 39.627 ; 39.847       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                                                          ;
; 39.627 ; 39.847       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                                                          ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 39.633 ; 39.853       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[18]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[21]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[22]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[23]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[25]                                                                                                                     ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                                                      ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                                                      ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                                                      ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                                                      ;
; 39.636 ; 39.856       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                                                      ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 39.639 ; 39.859       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ;
; 39.646 ; 39.866       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ;
; 39.649 ; 39.869       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.456 ; 49.691       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.456 ; 49.691       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.459 ; 49.694       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.516 ; 49.736       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                    ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.943 ; 3.191 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.534 ; 8.738 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; 1.614 ; 1.864 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; 4.934 ; 5.165 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.278 ; 2.548 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.047 ; 2.215 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 1.605 ; 1.803 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 1.488 ; 1.762 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 2.278 ; 2.548 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 3.273 ; 3.740 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 3.653 ; 3.744 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.878  ; 0.723  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.583 ; -1.789 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; -0.488 ; -0.711 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; -0.858 ; -1.077 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.824 ; -1.084 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -1.013 ; -1.242 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.969 ; -1.198 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.824 ; -1.084 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -1.436 ; -1.729 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -1.261 ; -1.516 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 0.268  ; 0.157  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.599 ; 14.270 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 9.883  ; 9.798  ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.464  ; 9.481  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.801  ; 7.705  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.892  ; 7.718  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.435  ; 7.334  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.464  ; 9.481  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 8.557  ; 8.363  ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 3.272  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;        ; 3.164  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.223 ; 11.898 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 9.577  ; 9.497  ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 7.172  ; 7.072  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.521  ; 7.428  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.605  ; 7.436  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.172  ; 7.072  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.172  ; 9.190  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 8.244  ; 8.056  ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 2.775  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;        ; 2.670  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.879 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                     ; Synchronization Node                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 73.879                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 38.336       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 35.543       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 73.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 38.365       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 35.544       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 73.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.084       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 34.857       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.147                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 38.673       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 35.474       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.303                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 38.871       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 35.432       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.378                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 38.647       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 35.731       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.403                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 38.911       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 35.492       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.486                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 38.826       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 35.660       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.497                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 38.616       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 35.881       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.080       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 35.439       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.557                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 39.083       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 35.474       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.566                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 38.754       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 35.812       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.569                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 38.872       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 35.697       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.719                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 38.644       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 36.075       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.764                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.082       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 35.682       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 38.870       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 35.942       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.872                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 39.083       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 35.789       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 39.084       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 35.817       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.084       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 35.922       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 38.874       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 36.144       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 152.771                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 77.998       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 74.773       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 152.881                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 78.098       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 74.783       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.353                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 78.613       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 74.740       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.384                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 78.311       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 75.073       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.639                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 78.900       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 74.739       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.694                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 78.771       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 74.923       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.708                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 78.872       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 74.836       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.833                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 78.874       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 74.959       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.848                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 79.082       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 74.766       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.944                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 78.871       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 75.073       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.995                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 78.122       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 75.873       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.017                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 78.876       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 75.141       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.085                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 79.083       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 75.002       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.169                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 78.898       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 75.271       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.212                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 78.872       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 75.340       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.501                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 78.897       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 75.604       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.545                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 78.873       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 75.672       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.891                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 79.088       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 75.803       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 155.259                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 78.872       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 76.387       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 155.400                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 79.082       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 76.318       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 57.55 MHz  ; 57.55 MHz       ; altera_reserved_tck ;                                                               ;
; 62.81 MHz  ; 62.81 MHz       ; eth_tx_clk          ;                                                               ;
; 75.47 MHz  ; 75.47 MHz       ; aud_bclk            ;                                                               ;
; 85.75 MHz  ; 85.75 MHz       ; eth_rx_clk          ;                                                               ;
; 292.65 MHz ; 250.0 MHz       ; sys_clk             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 16.583 ; 0.000         ;
; eth_tx_clk          ; 24.079 ; 0.000         ;
; eth_rx_clk          ; 28.338 ; 0.000         ;
; aud_bclk            ; 33.375 ; 0.000         ;
; altera_reserved_tck ; 41.312 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; aud_bclk            ; 0.329 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
; eth_rx_clk          ; 0.412 ; 0.000         ;
; eth_tx_clk          ; 0.430 ; 0.000         ;
; sys_clk             ; 0.430 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.386 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.232 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sys_clk             ; 9.750  ; 0.000             ;
; eth_tx_clk          ; 19.360 ; 0.000             ;
; eth_rx_clk          ; 19.472 ; 0.000             ;
; aud_bclk            ; 39.364 ; 0.000             ;
; altera_reserved_tck ; 49.300 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.583 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.689      ;
; 16.587 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.685      ;
; 16.701 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.571      ;
; 16.774 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.498      ;
; 16.782 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.490      ;
; 16.828 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.444      ;
; 16.951 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.321      ;
; 17.078 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.194      ;
; 17.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 2.071      ;
; 17.338 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.591      ;
; 17.350 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.730     ; 1.922      ;
; 17.418 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.511      ;
; 17.428 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.501      ;
; 17.463 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.466      ;
; 17.507 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.422      ;
; 17.545 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.384      ;
; 17.555 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.374      ;
; 17.743 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.186      ;
; 17.743 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.186      ;
; 17.744 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.185      ;
; 17.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.182      ;
; 17.752 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.177      ;
; 17.753 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.176      ;
; 17.792 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.137      ;
; 17.831 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.098      ;
; 17.873 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.056      ;
; 17.874 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.055      ;
; 17.882 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.047      ;
; 17.914 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.015      ;
; 17.914 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.015      ;
; 17.915 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.014      ;
; 17.917 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.012      ;
; 17.918 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.011      ;
; 17.956 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.973      ;
; 17.957 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.972      ;
; 17.987 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.942      ;
; 17.987 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.942      ;
; 17.988 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.941      ;
; 17.995 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.934      ;
; 17.995 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.934      ;
; 17.996 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.933      ;
; 17.999 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.930      ;
; 18.000 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.929      ;
; 18.002 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.927      ;
; 18.008 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.921      ;
; 18.009 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.920      ;
; 18.041 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.888      ;
; 18.043 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.886      ;
; 18.049 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.880      ;
; 18.072 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.857      ;
; 18.082 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.847      ;
; 18.083 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.846      ;
; 18.088 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.841      ;
; 18.124 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.805      ;
; 18.126 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.803      ;
; 18.127 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.802      ;
; 18.128 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.801      ;
; 18.135 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.794      ;
; 18.164 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.765      ;
; 18.164 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.765      ;
; 18.165 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.764      ;
; 18.170 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.759      ;
; 18.175 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.754      ;
; 18.175 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.754      ;
; 18.208 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.721      ;
; 18.214 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.715      ;
; 18.214 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.715      ;
; 18.250 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.679      ;
; 18.251 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.678      ;
; 18.252 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.677      ;
; 18.253 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.676      ;
; 18.254 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.675      ;
; 18.260 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.669      ;
; 18.262 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.667      ;
; 18.291 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.638      ;
; 18.291 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.638      ;
; 18.292 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.637      ;
; 18.563 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.366      ;
; 18.771 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.158      ;
; 18.781 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.148      ;
; 18.781 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.148      ;
; 18.782 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.147      ;
; 18.793 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.136      ;
; 18.796 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.133      ;
; 18.796 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.133      ;
; 19.188 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                 ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 24.079 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 16.095     ;
; 24.093 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 16.081     ;
; 24.157 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.200      ; 16.065     ;
; 24.214 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.960     ;
; 24.271 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.200      ; 15.951     ;
; 24.287 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.887     ;
; 24.724 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.425     ;
; 24.738 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.411     ;
; 24.819 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.395     ;
; 24.822 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.392     ;
; 24.859 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.290     ;
; 24.883 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.266     ;
; 24.894 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.280     ;
; 24.897 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.252     ;
; 24.932 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.217     ;
; 24.933 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.281     ;
; 24.936 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.278     ;
; 24.960 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.254     ;
; 24.989 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.185     ;
; 25.018 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.131     ;
; 25.055 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.159     ;
; 25.056 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.118     ;
; 25.074 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.140     ;
; 25.074 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.100     ;
; 25.079 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.070     ;
; 25.091 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.058     ;
; 25.093 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 15.056     ;
; 25.169 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.045     ;
; 25.174 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.975     ;
; 25.188 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.961     ;
; 25.200 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 15.014     ;
; 25.214 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.935     ;
; 25.250 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.964     ;
; 25.287 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.862     ;
; 25.309 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.840     ;
; 25.314 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.900     ;
; 25.364 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.850     ;
; 25.365 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.784     ;
; 25.365 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.200      ; 14.857     ;
; 25.379 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.770     ;
; 25.382 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.767     ;
; 25.394 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.780     ;
; 25.500 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.649     ;
; 25.509 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.705     ;
; 25.539 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.610     ;
; 25.542 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.607     ;
; 25.571 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.578     ;
; 25.573 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.576     ;
; 25.585 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.564     ;
; 25.615 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.534     ;
; 25.623 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.591     ;
; 25.634 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.515     ;
; 25.701 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.448     ;
; 25.719 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.430     ;
; 25.851 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.298     ;
; 25.880 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.269     ;
; 25.894 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.255     ;
; 25.924 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.225     ;
; 25.926 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.288     ;
; 25.970 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.244     ;
; 26.027 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.187     ;
; 26.037 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.112     ;
; 26.039 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.110     ;
; 26.040 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.174     ;
; 26.084 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 14.130     ;
; 26.119 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 14.030     ;
; 26.126 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.169      ; 14.065     ;
; 26.140 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.169      ; 14.051     ;
; 26.214 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.935     ;
; 26.228 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.921     ;
; 26.233 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.916     ;
; 26.248 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.234      ; 14.008     ;
; 26.261 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.169      ; 13.930     ;
; 26.299 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.850     ;
; 26.328 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.821     ;
; 26.334 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.169      ; 13.857     ;
; 26.354 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.795     ;
; 26.362 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.234      ; 13.894     ;
; 26.387 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.837     ;
; 26.398 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.751     ;
; 26.401 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.823     ;
; 26.443 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.234      ; 13.813     ;
; 26.454 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.770     ;
; 26.465 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.250      ; 13.807     ;
; 26.468 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.756     ;
; 26.476 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 13.738     ;
; 26.483 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.666     ;
; 26.519 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.630     ;
; 26.522 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.702     ;
; 26.567 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.250      ; 13.705     ;
; 26.579 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.250      ; 13.693     ;
; 26.589 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.635     ;
; 26.590 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 13.624     ;
; 26.595 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.629     ;
; 26.619 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.530     ;
; 26.649 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.127      ; 13.500     ;
; 26.662 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.562     ;
; 26.671 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.192      ; 13.543     ;
; 26.681 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.250      ; 13.591     ;
; 26.687 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.202      ; 13.537     ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                            ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 28.338 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.093     ; 11.591     ;
; 29.374 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.093     ; 10.555     ;
; 29.473 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|rec_en       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.093     ; 10.456     ;
; 30.676 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 10.079     ;
; 30.676 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 10.079     ;
; 30.676 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 10.079     ;
; 30.676 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 10.079     ;
; 30.676 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 10.079     ;
; 30.761 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 10.084     ;
; 30.837 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.983      ;
; 30.837 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.983      ;
; 30.837 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.983      ;
; 30.837 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.983      ;
; 30.837 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.983      ;
; 30.841 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.979      ;
; 30.841 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.979      ;
; 30.841 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.979      ;
; 30.841 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.979      ;
; 30.841 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.979      ;
; 30.862 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.559      ; 9.719      ;
; 30.880 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.965      ;
; 30.916 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.929      ;
; 30.963 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.792      ;
; 30.963 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.792      ;
; 30.963 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.792      ;
; 30.963 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.792      ;
; 30.963 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.792      ;
; 30.983 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.559      ; 9.598      ;
; 30.987 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.559      ; 9.594      ;
; 31.000 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.845      ;
; 31.005 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.840      ;
; 31.005 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.750      ;
; 31.005 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.750      ;
; 31.005 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.750      ;
; 31.005 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.750      ;
; 31.005 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.750      ;
; 31.015 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.740      ;
; 31.015 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.740      ;
; 31.015 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.740      ;
; 31.015 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.740      ;
; 31.015 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.740      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.102 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.653      ;
; 31.134 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.711      ;
; 31.152 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.668      ;
; 31.152 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.668      ;
; 31.152 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.668      ;
; 31.152 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.668      ;
; 31.152 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.668      ;
; 31.156 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.664      ;
; 31.156 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.664      ;
; 31.156 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.664      ;
; 31.156 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.664      ;
; 31.156 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.664      ;
; 31.186 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.634      ;
; 31.186 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.634      ;
; 31.186 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.634      ;
; 31.186 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.634      ;
; 31.186 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.634      ;
; 31.188 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.657      ;
; 31.207 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.613      ;
; 31.207 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.613      ;
; 31.207 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.613      ;
; 31.207 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.613      ;
; 31.207 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.613      ;
; 31.228 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.617      ;
; 31.304 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.451      ;
; 31.304 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.451      ;
; 31.304 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.451      ;
; 31.304 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.451      ;
; 31.304 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.451      ;
; 31.310 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.823      ; 9.535      ;
; 31.339 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.416      ;
; 31.339 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.416      ;
; 31.339 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.416      ;
; 31.339 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.416      ;
; 31.339 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.416      ;
; 31.411 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.344      ;
; 31.411 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.344      ;
; 31.411 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.344      ;
; 31.411 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.344      ;
; 31.411 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.344      ;
; 31.439 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.316      ;
; 31.439 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.316      ;
; 31.439 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.316      ;
; 31.439 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.316      ;
; 31.439 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.733      ; 9.316      ;
; 31.477 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.343      ;
; 31.477 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.343      ;
; 31.477 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.343      ;
; 31.477 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.343      ;
; 31.477 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.798      ; 9.343      ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.375 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.468     ; 6.179      ;
; 33.583 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.468     ; 5.971      ;
; 33.599 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.468     ; 5.955      ;
; 34.054 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.468     ; 5.500      ;
; 35.395 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.292     ; 4.335      ;
; 35.658 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.292     ; 4.072      ;
; 35.660 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 4.308      ;
; 35.691 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 4.130      ;
; 35.846 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.292     ; 3.884      ;
; 35.974 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.847      ;
; 36.011 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.810      ;
; 36.038 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.783      ;
; 36.186 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.782      ;
; 36.272 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.549      ;
; 36.274 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.292     ; 3.456      ;
; 36.348 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.620      ;
; 36.349 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.619      ;
; 36.483 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.338      ;
; 36.546 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.275      ;
; 36.596 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.468     ; 2.958      ;
; 36.631 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.337      ;
; 36.652 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.169      ;
; 36.680 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.141      ;
; 36.684 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.284      ;
; 36.743 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 3.078      ;
; 36.830 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.468     ; 2.724      ;
; 36.860 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.108      ;
; 36.882 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.086      ;
; 36.890 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 3.078      ;
; 36.946 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 2.875      ;
; 36.967 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 2.854      ;
; 36.976 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 2.845      ;
; 37.026 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 2.942      ;
; 37.164 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 2.804      ;
; 37.252 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.201     ; 2.569      ;
; 37.298 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 2.670      ;
; 37.389 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 2.579      ;
; 37.559 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.054     ; 2.409      ;
; 38.225 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag_d0                                                                                                                             ; eth_rx_clk   ; aud_bclk    ; 40.000       ; -0.434     ; 1.333      ;
; 73.282 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 6.734      ;
; 73.611 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 6.405      ;
; 73.657 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 6.546      ;
; 73.825 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 6.191      ;
; 73.876 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 6.140      ;
; 73.956 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 6.060      ;
; 73.986 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 6.217      ;
; 73.986 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 6.049      ;
; 74.016 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.140      ; 6.146      ;
; 74.017 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 6.018      ;
; 74.017 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.140      ; 6.145      ;
; 74.077 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.733      ;
; 74.078 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.732      ;
; 74.094 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.140      ; 6.068      ;
; 74.155 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.655      ;
; 74.174 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.842      ;
; 74.200 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 6.003      ;
; 74.251 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 5.952      ;
; 74.285 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.731      ;
; 74.315 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 5.720      ;
; 74.346 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 5.689      ;
; 74.369 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.647      ;
; 74.379 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 5.824      ;
; 74.418 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.140      ; 5.744      ;
; 74.419 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.140      ; 5.743      ;
; 74.423 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.593      ;
; 74.479 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.331      ;
; 74.480 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.212     ; 5.330      ;
; 74.499 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.517      ;
; 74.508 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.079     ; 5.472      ;
; 74.509 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.084     ; 5.466      ;
; 74.509 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.084     ; 5.466      ;
; 74.529 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 5.506      ;
; 74.549 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 5.654      ;
; 74.550 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.466      ;
; 74.560 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 5.475      ;
; 74.580 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 5.455      ;
; 74.611 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.013      ; 5.424      ;
; 74.627 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.052     ; 5.343      ;
; 74.627 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.052     ; 5.343      ;
; 74.673 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.105     ; 5.244      ;
; 74.673 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.105     ; 5.244      ;
; 74.673 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.105     ; 5.244      ;
; 74.700 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.110     ; 5.212      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.706 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                          ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.014      ; 5.252      ;
; 74.708 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.181      ; 5.495      ;
; 74.731 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.492     ; 4.799      ;
; 74.735 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.006     ; 5.281      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 9.018      ;
; 41.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 8.793      ;
; 41.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 8.540      ;
; 41.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 8.526      ;
; 41.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 8.466      ;
; 42.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 8.063      ;
; 42.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 8.001      ;
; 42.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 7.954      ;
; 42.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 7.676      ;
; 42.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 7.620      ;
; 42.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 7.600      ;
; 42.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 7.395      ;
; 42.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 7.340      ;
; 43.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 7.061      ;
; 43.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 6.884      ;
; 43.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 6.818      ;
; 43.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 6.741      ;
; 43.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 6.352      ;
; 44.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.060      ;
; 44.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 5.537      ;
; 46.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.809      ;
; 46.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.652      ;
; 46.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.639      ;
; 46.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 3.530      ;
; 47.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.286      ;
; 47.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 2.759      ;
; 48.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 2.255      ;
; 49.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 0.815      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.375      ;
; 92.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.342      ;
; 92.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.150      ;
; 92.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.159      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.117      ;
; 92.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.934      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.897      ;
; 93.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.883      ;
; 93.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.864      ;
; 93.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.850      ;
; 93.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.823      ;
; 93.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.790      ;
; 93.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.681      ;
; 93.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.667      ;
; 93.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.607      ;
; 93.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.586      ;
; 93.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.477      ;
; 93.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.420      ;
; 93.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.387      ;
; 93.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.358      ;
; 93.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.325      ;
; 93.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.311      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.298      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.633 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.297      ;
; 93.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.278      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.262      ;
; 93.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.261      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.736      ;
; 0.342 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.749      ;
; 0.347 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.754      ;
; 0.379 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.786      ;
; 0.383 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.181      ; 0.759      ;
; 0.389 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.181      ; 0.765      ;
; 0.406 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.181      ; 0.782      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.461 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.407      ; 1.098      ;
; 0.463 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 0.870      ;
; 0.465 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.110      ; 0.770      ;
; 0.467 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.715      ;
; 0.480 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.407      ; 1.117      ;
; 0.491 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.407      ; 1.128      ;
; 0.491 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.736      ;
; 0.493 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.739      ;
; 0.497 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.745      ;
; 0.560 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.181      ; 0.936      ;
; 0.571 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.013     ; 0.753      ;
; 0.585 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[24]                                                                                                                     ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.810      ; 1.625      ;
; 0.595 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 1.002      ;
; 0.597 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 1.004      ;
; 0.597 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.845      ;
; 0.601 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 0.848      ;
; 0.604 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.245      ; 1.079      ;
; 0.621 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.810      ; 1.661      ;
; 0.621 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.867      ;
; 0.626 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.245      ; 1.101      ;
; 0.629 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~portb_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.264      ; 1.123      ;
; 0.629 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.110      ; 0.934      ;
; 0.638 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.181      ; 1.014      ;
; 0.641 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 0.888      ;
; 0.642 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.227      ; 1.099      ;
; 0.647 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.181      ; 1.023      ;
; 0.651 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.032      ; 0.878      ;
; 0.660 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.016      ; 0.871      ;
; 0.665 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.212      ; 1.072      ;
; 0.668 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.913      ;
; 0.668 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.913      ;
; 0.669 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.914      ;
; 0.669 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.914      ;
; 0.669 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.914      ;
; 0.670 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.915      ;
; 0.670 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 0.915      ;
; 0.673 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.917      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.439      ; 1.081      ;
; 0.415 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.374      ; 1.019      ;
; 0.418 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.374      ; 1.022      ;
; 0.430 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.374      ; 1.034      ;
; 0.445 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.464 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.100      ; 0.759      ;
; 0.478 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.100      ; 0.773      ;
; 0.480 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.085      ; 0.760      ;
; 0.481 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.085      ; 0.761      ;
; 0.484 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.068      ;
; 0.490 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.074      ;
; 0.490 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.376      ; 1.096      ;
; 0.493 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.737      ;
; 0.496 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.738      ;
; 0.497 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.739      ;
; 0.498 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.744      ;
; 0.499 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.745      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.744      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.747      ;
; 0.502 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.744      ;
; 0.502 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.504 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.746      ;
; 0.505 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.750      ;
; 0.507 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.752      ;
; 0.507 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.749      ;
; 0.507 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.753      ;
; 0.508 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.092      ;
; 0.509 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.093      ;
; 0.510 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.094      ;
; 0.511 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.756      ;
; 0.512 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.096      ;
; 0.515 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.349      ; 1.094      ;
; 0.526 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.354      ; 1.110      ;
; 0.530 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.349      ; 1.109      ;
; 0.543 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.349      ; 1.122      ;
; 0.544 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.349      ; 1.123      ;
; 0.552 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.463      ; 1.210      ;
; 0.556 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.376      ; 1.162      ;
; 0.567 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.875      ;
; 0.587 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.895      ;
; 0.599 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.437      ; 1.266      ;
; 0.600 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.025     ; 0.770      ;
; 0.601 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.846      ;
; 0.614 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.113      ; 0.922      ;
; 0.621 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.073      ; 0.889      ;
; 0.630 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.072      ; 0.897      ;
; 0.631 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.085      ; 0.911      ;
; 0.638 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.882      ;
; 0.639 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.883      ;
; 0.641 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.886      ;
; 0.644 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.374      ; 1.248      ;
; 0.651 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.893      ;
; 0.652 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.898      ;
; 0.654 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.376      ; 1.260      ;
; 0.655 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.085      ; 0.935      ;
; 0.656 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.014      ; 0.865      ;
; 0.656 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.085      ; 0.936      ;
; 0.670 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.913      ;
; 0.670 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.914      ;
; 0.671 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.913      ;
; 0.673 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.918      ;
; 0.674 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.920      ;
; 0.676 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.921      ;
; 0.678 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.923      ;
; 0.678 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.922      ;
; 0.679 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.921      ;
; 0.679 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.921      ;
; 0.680 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.922      ;
; 0.684 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.142     ; 0.737      ;
; 0.685 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.931      ;
; 0.687 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.935      ;
; 0.689 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.932      ;
; 0.689 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.932      ;
; 0.693 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.437      ; 1.360      ;
; 0.696 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                   ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.114      ; 1.005      ;
; 0.697 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.100      ; 0.992      ;
; 0.699 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.142     ; 0.752      ;
; 0.707 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                   ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.114      ; 1.016      ;
; 0.709 ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.957      ;
; 0.720 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.374      ; 1.324      ;
; 0.722 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.142     ; 0.775      ;
; 0.726 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.439      ; 1.395      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                         ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.715      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.723      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.723      ;
; 0.477 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.723      ;
; 0.478 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.723      ;
; 0.478 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.724      ;
; 0.480 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.725      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.740      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.740      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.740      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.740      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.740      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.691 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.997 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.265      ;
; 0.998 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.266      ;
; 0.998 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.266      ;
; 1.013 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.287      ;
; 1.030 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.300      ;
; 1.108 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.376      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.377      ;
; 1.116 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.384      ;
; 1.135 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.403      ;
; 1.137 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.142 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.410      ;
; 1.152 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.421      ;
; 1.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.473      ;
; 1.206 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.474      ;
; 1.206 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.474      ;
; 1.231 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.499      ;
; 1.238 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.506      ;
; 1.238 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.506      ;
; 1.259 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.528      ;
; 1.261 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.529      ;
; 1.263 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.531      ;
; 1.264 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.532      ;
; 1.275 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.543      ;
; 1.276 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.544      ;
; 1.336 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.604      ;
; 1.337 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.605      ;
; 1.337 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.605      ;
; 1.339 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.607      ;
; 1.340 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.608      ;
; 1.360 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.628      ;
; 1.360 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.628      ;
; 1.382 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.650      ;
; 1.383 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.651      ;
; 1.385 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.653      ;
; 1.398 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.666      ;
; 1.451 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.719      ;
; 1.452 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.720      ;
; 1.482 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.750      ;
; 1.505 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.773      ;
; 1.543 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.811      ;
; 1.544 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.812      ;
; 1.544 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.812      ;
; 1.544 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.812      ;
; 1.545 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.813      ;
; 1.545 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.813      ;
; 1.581 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.849      ;
; 1.582 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.850      ;
; 1.582 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.850      ;
; 1.657 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.925      ;
; 1.760 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.028      ;
; 1.760 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.028      ;
; 1.764 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.032      ;
; 2.021 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 1.631      ;
; 2.161 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 1.771      ;
; 2.229 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 1.839      ;
; 2.360 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 1.970      ;
; 2.475 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 2.085      ;
; 2.567 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 2.177      ;
; 2.568 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 2.178      ;
; 2.605 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 2.215      ;
; 2.838 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 2.448      ;
; 2.848 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.585     ; 2.458      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 1.937      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.249      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.247      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.247      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.247      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.253      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.253      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.253      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.253      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.253      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.253      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.255      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.241      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.254      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.499      ;
; 1.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.814      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.018      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.001      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.015      ;
; 1.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.133      ;
; 2.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.046      ;
; 2.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.046      ;
; 2.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.046      ;
; 2.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.046      ;
; 2.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.046      ;
; 2.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.046      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.059      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.059      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.059      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.059      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.059      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.059      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.062      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 3.061      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.043      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.043      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.043      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.043      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.043      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.043      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.048      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.048      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.048      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.048      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.048      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.048      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
; 2.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.063      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+
; 9.750  ; 9.934        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.772  ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.826  ; 10.010       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.849  ; 10.065       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.880  ; 9.880        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                                ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                      ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 9.958  ; 9.958        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                                      ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                        ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                          ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                                      ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                              ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                        ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                          ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                                      ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 10.041 ; 10.041       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                                ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                      ;
; 10.116 ; 10.116       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                              ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.360 ; 19.576       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ;
; 19.360 ; 19.576       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                         ;
; 19.360 ; 19.576       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff   ;
; 19.360 ; 19.576       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; 19.360 ; 19.576       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff   ;
; 19.360 ; 19.576       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; 19.392 ; 19.608       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ;
; 19.392 ; 19.608       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ;
; 19.392 ; 19.608       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ;
; 19.392 ; 19.608       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ;
; 19.392 ; 19.608       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ;
; 19.392 ; 19.608       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                       ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                       ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                        ;
; 19.400 ; 19.616       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                        ;
; 19.411 ; 19.627       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                           ;
; 19.414 ; 19.630       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                            ;
; 19.416 ; 19.632       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                  ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                            ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; 19.418 ; 19.634       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                                                                                                                                                           ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ;
; 19.420 ; 19.636       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ;
; 19.421 ; 19.637       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                         ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff   ;
; 19.424 ; 19.640       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; 19.425 ; 19.641       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                             ;
; 19.425 ; 19.641       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ;
; 19.426 ; 19.642       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                            ;
; 19.426 ; 19.642       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                            ;
; 19.426 ; 19.642       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                            ;
; 19.426 ; 19.642       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                            ;
; 19.426 ; 19.642       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                            ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                            ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ;
; 19.429 ; 19.645       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                             ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ;
; 19.448 ; 19.664       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ;
; 19.452 ; 19.668       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                                  ;
; 19.452 ; 19.668       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                                                              ;
; 19.456 ; 19.672       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 19.456 ; 19.672       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ;
; 19.456 ; 19.672       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.472 ; 19.688       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                                                       ;
; 19.472 ; 19.688       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                                                       ;
; 19.472 ; 19.688       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                                                       ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                                            ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                            ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                                                        ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                                                        ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                                                        ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                                                        ;
; 19.488 ; 19.704       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                                                       ;
; 19.494 ; 19.710       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                                                        ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                  ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                  ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                                                           ;
; 19.498 ; 19.714       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                                                           ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                                                           ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                                             ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                                                             ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                                             ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                             ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                                             ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                                            ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                                            ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                                            ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                                             ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                                             ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                                             ;
; 19.522 ; 19.738       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                                             ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                                                             ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                                                             ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                                                             ;
; 19.530 ; 19.746       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                             ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                                                                 ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                                                                 ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                                                                 ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                                                                 ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                                                                 ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                            ;
; 19.550 ; 19.766       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                                                            ;
; 19.558 ; 19.774       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[10]                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 39.364 ; 39.580       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 39.410 ; 39.626       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 39.410 ; 39.626       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ;
; 39.410 ; 39.626       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ;
; 39.440 ; 39.656       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 39.440 ; 39.656       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 39.440 ; 39.656       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; 39.440 ; 39.656       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; 39.440 ; 39.656       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; 39.440 ; 39.656       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; 39.443 ; 39.659       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                        ;
; 39.443 ; 39.659       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                        ;
; 39.443 ; 39.659       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                        ;
; 39.443 ; 39.659       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                        ;
; 39.443 ; 39.659       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                        ;
; 39.443 ; 39.659       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                        ;
; 39.444 ; 39.660       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ;
; 39.444 ; 39.660       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ;
; 39.448 ; 39.664       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ;
; 39.448 ; 39.664       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ;
; 39.448 ; 39.664       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ;
; 39.448 ; 39.664       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                                                       ;
; 39.458 ; 39.674       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ;
; 39.458 ; 39.674       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ;
; 39.458 ; 39.674       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ;
; 39.458 ; 39.674       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ;
; 39.458 ; 39.674       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ;
; 39.461 ; 39.677       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                                                     ;
; 39.461 ; 39.677       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[20]                                                                                                                     ;
; 39.461 ; 39.677       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[31]                                                                                                                     ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 39.463 ; 39.679       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 39.467 ; 39.683       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                                                                                                         ;
; 39.467 ; 39.683       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                                                                                                         ;
; 39.467 ; 39.683       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                                                          ;
; 39.467 ; 39.683       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                                                          ;
; 39.477 ; 39.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                                                     ;
; 39.477 ; 39.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                                                     ;
; 39.477 ; 39.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[26]                                                                                                                     ;
; 39.477 ; 39.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[28]                                                                                                                     ;
; 39.477 ; 39.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[29]                                                                                                                     ;
; 39.477 ; 39.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[30]                                                                                                                     ;
; 39.481 ; 39.697       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; 39.481 ; 39.697       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ;
; 39.494 ; 39.710       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[17]                                                                                                                     ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[19]                                                                                                                     ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                                                      ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[27]                                                                                                                     ;
; 39.498 ; 39.714       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                                                      ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ;
; 39.500 ; 39.716       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ;
; 39.501 ; 39.717       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.392 ; 49.608       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                    ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                     ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.908 ; 3.236 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.321 ; 8.539 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; 1.296 ; 1.364 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; 4.487 ; 4.559 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; 1.911 ; 1.957 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 1.700 ; 1.649 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 1.282 ; 1.269 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 1.177 ; 1.276 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.911 ; 1.957 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 2.782 ; 3.182 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 3.299 ; 3.461 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.689  ; 0.461  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.694 ; -1.987 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; -0.244 ; -0.344 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; -0.586 ; -0.679 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.545 ; -0.646 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -0.746 ; -0.814 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.700 ; -0.740 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.545 ; -0.646 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -1.149 ; -1.246 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -0.992 ; -1.067 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 0.345  ; 0.162  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.730 ; 13.219 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 8.970  ; 8.721  ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 8.692  ; 8.573  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.254  ; 7.031  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.343  ; 7.044  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 6.879  ; 6.706  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 8.692  ; 8.573  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 7.965  ; 7.630  ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 3.046  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;        ; 2.918  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.402 ; 10.895 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 8.674  ; 8.435  ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 6.614  ; 6.447  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 6.976  ; 6.760  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.055  ; 6.768  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 6.614  ; 6.447  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 8.403  ; 8.290  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 7.655  ; 7.332  ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 2.585  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;        ; 2.462  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 74.248 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                     ; Synchronization Node                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.248                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 38.440       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 35.808       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.277                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.176       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 35.101       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 38.472       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 35.808       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 38.777       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 35.742       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.658                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 38.966       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 35.692       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 38.751       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 35.984       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.752                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 38.976       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 35.776       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 38.889       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 35.916       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.831                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 38.710       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 36.121       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.851                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.172       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 35.679       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.891                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 38.836       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 36.055       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.908                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 38.967       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 35.941       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 74.919                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 39.178       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 35.741       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.053                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 38.744       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 36.309       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.082                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.175       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 35.907       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 38.965       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 36.176       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.224                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 39.174       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 36.050       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 39.175       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 36.063       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.347                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 38.971       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 36.376       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 75.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.175       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 36.176       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.221                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 78.094       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 75.127       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.316                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 78.189       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 75.127       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.749                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 78.686       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 75.063       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 153.751                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 78.380       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 75.371       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.065                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 79.004       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 75.061       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.083                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 78.849       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 75.234       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.083                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 78.968       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 75.115       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.225                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 79.177       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 75.048       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.268                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 78.967       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 75.301       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.312                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 78.967       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 75.345       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.341                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 78.214       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 76.127       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.406                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 78.969       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 75.437       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.454                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 79.177       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 75.277       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.560                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 79.006       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 75.554       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.588                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 78.968       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 75.620       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.867                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 79.004       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 75.863       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 154.899                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 78.970       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 75.929       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 155.239                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 79.179       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 76.060       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 155.566                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 78.968       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 76.598       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 155.707                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 79.176       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 76.531       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 18.313 ; 0.000         ;
; eth_tx_clk          ; 32.663 ; 0.000         ;
; eth_rx_clk          ; 34.396 ; 0.000         ;
; aud_bclk            ; 37.645 ; 0.000         ;
; altera_reserved_tck ; 45.925 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_rx_clk          ; 0.132 ; 0.000         ;
; aud_bclk            ; 0.145 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
; eth_tx_clk          ; 0.201 ; 0.000         ;
; sys_clk             ; 0.201 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.319 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.562 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sys_clk             ; 9.435  ; 0.000             ;
; eth_rx_clk          ; 19.251 ; 0.000             ;
; eth_tx_clk          ; 19.299 ; 0.000             ;
; aud_bclk            ; 39.287 ; 0.000             ;
; altera_reserved_tck ; 49.448 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.313 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.270      ;
; 18.313 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.270      ;
; 18.458 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.125      ;
; 18.493 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.090      ;
; 18.493 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.090      ;
; 18.517 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.066      ;
; 18.580 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 1.003      ;
; 18.638 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 0.945      ;
; 18.668 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 0.915      ;
; 18.710 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.240      ;
; 18.752 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.404     ; 0.831      ;
; 18.758 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.192      ;
; 18.774 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.176      ;
; 18.776 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.174      ;
; 18.790 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.160      ;
; 18.827 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.123      ;
; 18.859 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.091      ;
; 18.911 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.039      ;
; 18.915 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.035      ;
; 18.917 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.033      ;
; 18.918 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.032      ;
; 18.918 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.032      ;
; 18.919 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.031      ;
; 18.919 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.031      ;
; 18.927 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.023      ;
; 18.963 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.987      ;
; 18.977 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.973      ;
; 18.979 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.971      ;
; 18.981 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.969      ;
; 18.983 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.967      ;
; 18.995 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.955      ;
; 18.996 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.954      ;
; 19.031 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.919      ;
; 19.032 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.918      ;
; 19.045 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.905      ;
; 19.047 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.903      ;
; 19.049 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.901      ;
; 19.052 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.898      ;
; 19.056 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.894      ;
; 19.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.889      ;
; 19.062 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.888      ;
; 19.062 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.888      ;
; 19.062 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.888      ;
; 19.063 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.887      ;
; 19.064 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.886      ;
; 19.064 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.886      ;
; 19.067 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.883      ;
; 19.068 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.882      ;
; 19.068 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.882      ;
; 19.074 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.876      ;
; 19.075 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.875      ;
; 19.075 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.875      ;
; 19.097 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.853      ;
; 19.100 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.850      ;
; 19.113 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.837      ;
; 19.115 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.835      ;
; 19.119 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.831      ;
; 19.119 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.831      ;
; 19.120 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.830      ;
; 19.123 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.827      ;
; 19.124 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.826      ;
; 19.130 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.820      ;
; 19.132 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.818      ;
; 19.132 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.818      ;
; 19.165 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.785      ;
; 19.167 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.783      ;
; 19.168 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.782      ;
; 19.171 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.779      ;
; 19.172 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.778      ;
; 19.172 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.778      ;
; 19.198 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.752      ;
; 19.199 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.751      ;
; 19.200 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.750      ;
; 19.200 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.750      ;
; 19.224 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.726      ;
; 19.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.725      ;
; 19.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.725      ;
; 19.335 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.615      ;
; 19.403 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.547      ;
; 19.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.546      ;
; 19.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.546      ;
; 19.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.546      ;
; 19.412 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.538      ;
; 19.415 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.535      ;
; 19.416 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 0.534      ;
; 19.606 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.022     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                 ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.663 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 7.377      ;
; 32.690 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.065      ; 7.382      ;
; 32.712 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 7.328      ;
; 32.733 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.065      ; 7.339      ;
; 32.789 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 7.251      ;
; 32.826 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 7.214      ;
; 32.973 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 7.064      ;
; 33.007 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 7.069      ;
; 33.022 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 7.015      ;
; 33.031 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 7.006      ;
; 33.037 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 7.000      ;
; 33.050 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 7.026      ;
; 33.052 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 7.024      ;
; 33.058 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 7.018      ;
; 33.067 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.970      ;
; 33.067 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 6.973      ;
; 33.073 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.964      ;
; 33.086 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.951      ;
; 33.095 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.981      ;
; 33.099 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.938      ;
; 33.101 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.975      ;
; 33.107 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.969      ;
; 33.117 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 6.923      ;
; 33.122 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.915      ;
; 33.136 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.901      ;
; 33.150 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.926      ;
; 33.157 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.880      ;
; 33.163 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.874      ;
; 33.167 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.870      ;
; 33.188 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.888      ;
; 33.203 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.834      ;
; 33.212 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.825      ;
; 33.213 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.824      ;
; 33.218 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.819      ;
; 33.219 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.818      ;
; 33.228 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 6.812      ;
; 33.231 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.845      ;
; 33.239 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.837      ;
; 33.254 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.783      ;
; 33.282 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.794      ;
; 33.290 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.747      ;
; 33.293 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.744      ;
; 33.344 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.693      ;
; 33.358 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.065      ; 6.714      ;
; 33.364 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 6.676      ;
; 33.373 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.664      ;
; 33.377 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.660      ;
; 33.394 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.682      ;
; 33.409 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.628      ;
; 33.427 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.610      ;
; 33.433 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.033      ; 6.607      ;
; 33.437 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.639      ;
; 33.454 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.583      ;
; 33.460 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.577      ;
; 33.495 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.542      ;
; 33.499 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.538      ;
; 33.512 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.564      ;
; 33.527 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.510      ;
; 33.531 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.506      ;
; 33.538 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.499      ;
; 33.546 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.491      ;
; 33.548 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.489      ;
; 33.555 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.521      ;
; 33.659 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.378      ;
; 33.674 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.363      ;
; 33.675 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.401      ;
; 33.689 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.050      ; 6.368      ;
; 33.701 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.336      ;
; 33.710 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.366      ;
; 33.718 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.353      ;
; 33.722 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.315      ;
; 33.723 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.089      ; 6.373      ;
; 33.738 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.050      ; 6.319      ;
; 33.738 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.338      ;
; 33.743 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.294      ;
; 33.745 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.096      ; 6.358      ;
; 33.759 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.278      ;
; 33.759 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.312      ;
; 33.766 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.089      ; 6.330      ;
; 33.767 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.304      ;
; 33.786 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.096      ; 6.317      ;
; 33.788 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.096      ; 6.315      ;
; 33.808 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.263      ;
; 33.815 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.050      ; 6.242      ;
; 33.819 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.218      ;
; 33.829 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.096      ; 6.274      ;
; 33.836 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.201      ;
; 33.838 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.199      ;
; 33.844 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.227      ;
; 33.847 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.229      ;
; 33.852 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.050      ; 6.205      ;
; 33.855 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.182      ;
; 33.871 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.166      ;
; 33.879 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.192      ;
; 33.881 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.190      ;
; 33.885 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.186      ;
; 33.891 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][29] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.069      ; 6.185      ;
; 33.891 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][7]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.180      ;
; 33.893 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.064      ; 6.178      ;
; 33.894 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.030      ; 6.143      ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                            ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 34.396 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.040     ; 5.571      ;
; 34.849 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.040     ; 5.118      ;
; 34.868 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|rec_en       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.040     ; 5.099      ;
; 35.616 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.705      ;
; 35.616 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.705      ;
; 35.616 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.705      ;
; 35.616 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.705      ;
; 35.616 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.705      ;
; 35.622 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.699      ;
; 35.622 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.699      ;
; 35.622 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.699      ;
; 35.622 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.699      ;
; 35.622 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.699      ;
; 35.684 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.708      ;
; 35.686 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.635      ;
; 35.686 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.635      ;
; 35.686 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.635      ;
; 35.686 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.635      ;
; 35.686 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.635      ;
; 35.719 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.280      ; 4.568      ;
; 35.729 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.663      ;
; 35.733 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.280      ; 4.554      ;
; 35.736 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.656      ;
; 35.772 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.549      ;
; 35.772 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.549      ;
; 35.772 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.549      ;
; 35.772 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.549      ;
; 35.772 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.549      ;
; 35.791 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.601      ;
; 35.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.526      ;
; 35.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.526      ;
; 35.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.526      ;
; 35.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.526      ;
; 35.795 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.526      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.280      ; 4.487      ;
; 35.809 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.558      ;
; 35.809 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.558      ;
; 35.809 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.558      ;
; 35.809 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.558      ;
; 35.809 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.558      ;
; 35.810 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.557      ;
; 35.810 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.557      ;
; 35.810 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.557      ;
; 35.810 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.557      ;
; 35.810 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.557      ;
; 35.816 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.505      ;
; 35.816 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.505      ;
; 35.816 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.505      ;
; 35.816 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.505      ;
; 35.816 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.505      ;
; 35.826 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.566      ;
; 35.861 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.531      ;
; 35.878 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.443      ;
; 35.878 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.443      ;
; 35.878 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.443      ;
; 35.878 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.443      ;
; 35.878 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.443      ;
; 35.887 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.434      ;
; 35.887 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.434      ;
; 35.887 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.434      ;
; 35.887 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.434      ;
; 35.887 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.434      ;
; 35.899 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.493      ;
; 35.931 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.461      ;
; 35.953 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.414      ;
; 35.953 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.414      ;
; 35.953 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.414      ;
; 35.953 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.414      ;
; 35.953 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.414      ;
; 35.967 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.400      ;
; 35.967 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.400      ;
; 35.967 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.400      ;
; 35.967 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.400      ;
; 35.967 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.400      ;
; 35.986 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.335      ;
; 35.986 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.335      ;
; 35.986 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.335      ;
; 35.986 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.335      ;
; 35.986 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.335      ;
; 35.994 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.385      ; 4.398      ;
; 35.994 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.373      ;
; 35.994 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.373      ;
; 35.994 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.373      ;
; 35.994 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.373      ;
; 35.994 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.373      ;
; 36.007 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.360      ;
; 36.007 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.360      ;
; 36.007 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.360      ;
; 36.007 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.360      ;
; 36.007 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]        ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.360      ; 4.360      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.308      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.308      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.308      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.308      ;
; 36.013 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]         ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.314      ; 4.308      ;
; 36.048 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.275     ; 3.684      ;
; 36.048 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.275     ; 3.684      ;
; 36.048 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.275     ; 3.684      ;
; 36.048 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.275     ; 3.684      ;
; 36.048 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.275     ; 3.684      ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.645 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.411      ; 2.773      ;
; 37.671 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.411      ; 2.747      ;
; 37.686 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.411      ; 2.732      ;
; 37.790 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.411      ; 2.628      ;
; 38.513 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.489      ; 1.983      ;
; 38.577 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.902      ;
; 38.603 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.987      ;
; 38.633 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.489      ; 1.863      ;
; 38.716 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.489      ; 1.780      ;
; 38.725 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.754      ;
; 38.741 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.738      ;
; 38.764 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.715      ;
; 38.858 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.732      ;
; 38.871 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.608      ;
; 38.872 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.718      ;
; 38.892 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.489      ; 1.604      ;
; 38.944 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.535      ;
; 38.953 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.637      ;
; 38.963 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.516      ;
; 39.031 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.448      ;
; 39.049 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.541      ;
; 39.052 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.427      ;
; 39.090 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.411      ; 1.328      ;
; 39.094 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.496      ;
; 39.103 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag_d0                                                                                                                             ; eth_rx_clk   ; aud_bclk    ; 40.000       ; -0.241     ; 0.633      ;
; 39.103 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.376      ;
; 39.155 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.411      ; 1.263      ;
; 39.160 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.319      ;
; 39.170 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.420      ;
; 39.170 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.309      ;
; 39.194 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.396      ;
; 39.195 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.395      ;
; 39.195 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.284      ;
; 39.267 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.323      ;
; 39.304 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                         ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.472      ; 1.175      ;
; 39.336 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.254      ;
; 39.348 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.242      ;
; 39.389 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.201      ;
; 39.508 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]                                                                        ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                           ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.583      ; 1.082      ;
; 76.816 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 3.151      ;
; 76.978 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.989      ;
; 77.033 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 3.017      ;
; 77.068 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.899      ;
; 77.099 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.868      ;
; 77.156 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.811      ;
; 77.195 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.855      ;
; 77.208 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.795      ;
; 77.209 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.794      ;
; 77.249 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.718      ;
; 77.264 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.075      ; 2.818      ;
; 77.267 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.075      ; 2.815      ;
; 77.274 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.096     ; 2.637      ;
; 77.277 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.096     ; 2.634      ;
; 77.285 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.765      ;
; 77.285 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.075      ; 2.797      ;
; 77.295 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.096     ; 2.616      ;
; 77.316 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.734      ;
; 77.318 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.649      ;
; 77.326 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.641      ;
; 77.358 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.609      ;
; 77.370 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.633      ;
; 77.371 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.632      ;
; 77.374 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.676      ;
; 77.408 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.559      ;
; 77.415 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 2.586      ;
; 77.415 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.028     ; 2.586      ;
; 77.417 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.025     ; 2.587      ;
; 77.439 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.528      ;
; 77.444 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.075      ; 2.638      ;
; 77.444 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.075      ; 2.638      ;
; 77.454 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.096     ; 2.457      ;
; 77.454 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.096     ; 2.457      ;
; 77.460 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.543      ;
; 77.461 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.542      ;
; 77.466 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.584      ;
; 77.472 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.025     ; 2.510      ;
; 77.472 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.025     ; 2.510      ;
; 77.491 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.512      ;
; 77.492 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.004     ; 2.511      ;
; 77.513 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.074     ; 2.420      ;
; 77.513 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.074     ; 2.420      ;
; 77.513 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.074     ; 2.420      ;
; 77.517 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.450      ;
; 77.536 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.514      ;
; 77.543 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.507      ;
; 77.573 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.477      ;
; 77.575 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 80.000       ; 0.043      ; 2.475      ;
; 77.589 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.040     ; 2.378      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.590 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.131     ; 2.286      ;
; 77.591 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.229     ; 2.187      ;
; 77.595 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; aud_bclk     ; aud_bclk    ; 80.000       ; -0.044     ; 2.368      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.353      ;
; 45.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 4.307      ;
; 46.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.137      ;
; 46.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.096      ;
; 46.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.083      ;
; 46.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.977      ;
; 46.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.926      ;
; 46.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.828      ;
; 46.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.739      ;
; 46.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.667      ;
; 46.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.639      ;
; 46.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.619      ;
; 46.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.612      ;
; 46.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.407      ;
; 46.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.315      ;
; 46.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 3.310      ;
; 46.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.300      ;
; 47.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.118      ;
; 47.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 3.073      ;
; 47.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.738      ;
; 48.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.799      ;
; 48.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.775      ;
; 48.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.729      ;
; 48.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.654      ;
; 48.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.514      ;
; 49.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.256      ;
; 49.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.041      ;
; 49.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 0.370      ;
; 96.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.586      ;
; 96.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.571      ;
; 96.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.540      ;
; 96.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.525      ;
; 96.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.493      ;
; 96.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.447      ;
; 96.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.370      ;
; 96.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.355      ;
; 96.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.329      ;
; 96.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.316      ;
; 96.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.314      ;
; 96.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.301      ;
; 96.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.277      ;
; 96.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.236      ;
; 96.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.223      ;
; 96.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.210      ;
; 96.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.195      ;
; 96.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.189      ;
; 96.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.159      ;
; 96.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.144      ;
; 96.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.138      ;
; 96.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.117      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.066      ;
; 96.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.061      ;
; 96.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.046      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.037      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.986      ;
; 96.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.972      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.968      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.960      ;
; 96.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.957      ;
; 96.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.956      ;
; 96.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.956      ;
; 96.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.956      ;
; 96.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.956      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.253      ; 0.489      ;
; 0.138 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.207      ; 0.449      ;
; 0.140 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.207      ; 0.451      ;
; 0.146 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.207      ; 0.457      ;
; 0.167 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.474      ;
; 0.176 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.208      ; 0.488      ;
; 0.176 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.483      ;
; 0.176 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.483      ;
; 0.178 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.485      ;
; 0.180 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.487      ;
; 0.183 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.490      ;
; 0.185 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.203      ; 0.492      ;
; 0.186 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                                                            ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.199      ; 0.489      ;
; 0.190 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.199      ; 0.493      ;
; 0.197 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.199      ; 0.500      ;
; 0.197 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.199      ; 0.500      ;
; 0.201 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.333      ;
; 0.202 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.208      ; 0.515      ;
; 0.203 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.040      ; 0.327      ;
; 0.206 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.338      ;
; 0.207 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.208 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.315      ;
; 0.209 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.318      ;
; 0.214 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.323      ;
; 0.214 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.323      ;
; 0.215 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.324      ;
; 0.215 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.322      ;
; 0.228 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.252      ; 0.584      ;
; 0.244 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.207      ; 0.555      ;
; 0.249 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.208      ; 0.561      ;
; 0.251 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.002     ; 0.333      ;
; 0.262 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.026      ; 0.372      ;
; 0.271 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.040      ; 0.395      ;
; 0.271 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.252      ; 0.627      ;
; 0.273 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.381      ;
; 0.273 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.031      ; 0.388      ;
; 0.274 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.026      ; 0.384      ;
; 0.276 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.040      ; 0.400      ;
; 0.277 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.040      ; 0.401      ;
; 0.278 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.385      ;
; 0.279 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.253      ; 0.636      ;
; 0.280 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.388      ;
; 0.280 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.388      ;
; 0.281 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.041     ; 0.325      ;
; 0.282 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.182      ; 0.548      ;
; 0.282 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.391      ;
; 0.283 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.392      ;
; 0.283 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.392      ;
; 0.284 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.393      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.391      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.285 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.394      ;
; 0.285 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.392      ;
; 0.286 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.393      ;
; 0.287 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.031      ; 0.402      ;
; 0.289 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                    ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.011      ; 0.384      ;
; 0.289 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.398      ;
; 0.290 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.041     ; 0.333      ;
; 0.292 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.399      ;
; 0.292 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.041     ; 0.335      ;
; 0.292 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.207      ; 0.603      ;
; 0.293 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.012      ; 0.389      ;
; 0.293 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.401      ;
; 0.294 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.402      ;
; 0.298 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.407      ;
; 0.298 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.407      ;
; 0.298 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[6]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.054     ; 0.328      ;
; 0.299 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.054     ; 0.329      ;
; 0.304 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.047      ; 0.435      ;
; 0.306 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.199      ; 0.609      ;
; 0.308 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                                                            ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.054     ; 0.338      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.325      ;
; 0.153 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.333      ;
; 0.155 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.335      ;
; 0.161 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.341      ;
; 0.168 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.073      ; 0.325      ;
; 0.171 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.218      ; 0.493      ;
; 0.172 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.073      ; 0.329      ;
; 0.182 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.073      ; 0.339      ;
; 0.184 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.218      ; 0.507      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.333      ;
; 0.205 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.386      ;
; 0.206 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.313      ;
; 0.207 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.315      ;
; 0.210 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.173      ; 0.487      ;
; 0.220 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.173      ; 0.497      ;
; 0.222 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.330      ;
; 0.242 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.073      ; 0.399      ;
; 0.246 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.004      ; 0.334      ;
; 0.247 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~portb_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.155      ; 0.506      ;
; 0.250 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.138      ; 0.492      ;
; 0.260 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.440      ;
; 0.261 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                                                     ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.674      ;
; 0.263 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.443      ;
; 0.263 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.676      ;
; 0.263 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.371      ;
; 0.264 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[24]                                                                                                                     ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.399      ; 0.767      ;
; 0.266 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.374      ;
; 0.266 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.374      ;
; 0.267 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.375      ;
; 0.268 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.375      ;
; 0.269 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.307      ; 0.680      ;
; 0.271 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.399      ;
; 0.275 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.019      ; 0.378      ;
; 0.276 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.384      ;
; 0.279 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                                                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.399      ; 0.782      ;
; 0.279 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.096      ; 0.460      ;
; 0.280 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.387      ;
; 0.280 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.025      ; 0.389      ;
; 0.280 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.388      ;
; 0.281 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.025      ; 0.390      ;
; 0.281 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.389      ;
; 0.282 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.389      ;
; 0.283 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.391      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                         ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.027      ; 0.317      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.316      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.317      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.316      ;
; 0.208 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                   ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.296 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.446 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.570      ;
; 0.456 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.582      ;
; 0.509 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.633      ;
; 0.515 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.636      ;
; 0.523 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.648      ;
; 0.558 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.679      ;
; 0.559 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.680      ;
; 0.560 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.681      ;
; 0.575 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.697      ;
; 0.578 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.702      ;
; 0.589 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.711      ;
; 0.592 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.713      ;
; 0.593 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.714      ;
; 0.613 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.734      ;
; 0.614 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.735      ;
; 0.615 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.736      ;
; 0.642 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.763      ;
; 0.644 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.765      ;
; 0.645 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.766      ;
; 0.655 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.777      ;
; 0.659 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.780      ;
; 0.673 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.794      ;
; 0.674 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.795      ;
; 0.674 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.795      ;
; 0.697 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.818      ;
; 0.698 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.819      ;
; 0.698 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.819      ;
; 0.699 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.820      ;
; 0.699 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.820      ;
; 0.700 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.821      ;
; 0.708 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.829      ;
; 0.722 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.843      ;
; 0.724 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.845      ;
; 0.725 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.846      ;
; 0.725 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.846      ;
; 0.760 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.881      ;
; 0.761 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.882      ;
; 0.762 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.883      ;
; 1.022 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 0.777      ;
; 1.099 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 0.854      ;
; 1.128 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 0.883      ;
; 1.178 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 0.933      ;
; 1.233 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 0.988      ;
; 1.272 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 1.027      ;
; 1.279 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 1.034      ;
; 1.284 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 1.039      ;
; 1.320 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 1.075      ;
; 1.321 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.329     ; 1.076      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 0.952      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.651      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.652      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.650      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.650      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.650      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.656      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.655      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.655      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.655      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.655      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.655      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.657      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.653      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.653      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.653      ;
; 98.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.653      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.637      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
; 98.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.651      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.682      ;
; 0.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.923      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.941      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.945      ;
; 0.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.000      ;
; 1.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.498      ;
; 1.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.498      ;
; 1.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.498      ;
; 1.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.498      ;
; 1.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.498      ;
; 1.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.498      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.505      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.496      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.496      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.496      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.496      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.496      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.496      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.503      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.504      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.453  ; 9.637        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                                ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                      ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                                      ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                              ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                        ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                                      ;
; 10.145 ; 10.361       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                        ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                          ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                              ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                                      ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978_ctrl|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                                ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.251 ; 19.481       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_address_reg0  ;
; 19.251 ; 19.481       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_datain_reg0   ;
; 19.251 ; 19.481       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~porta_we_reg        ;
; 19.255 ; 19.485       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.255 ; 19.485       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.255 ; 19.485       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.255 ; 19.439       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                                                        ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                                             ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                                                            ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                                                             ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                                                             ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                                                             ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                             ;
; 19.265 ; 19.449       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; 19.269 ; 19.453       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                                             ;
; 19.269 ; 19.453       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                                                             ;
; 19.269 ; 19.453       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                                             ;
; 19.269 ; 19.453       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                             ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[6]                                                                                                                                            ;
; 19.275 ; 19.459       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                            ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                                                           ;
; 19.276 ; 19.460       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                  ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                  ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                                           ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                                                            ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                                                            ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                                                       ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                                                       ;
; 19.277 ; 19.461       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                                                       ;
; 19.278 ; 19.462       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                                                  ;
; 19.278 ; 19.462       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                                                       ;
; 19.280 ; 19.464       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                  ;
; 19.280 ; 19.464       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                  ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;
; 19.281 ; 19.465       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                            ;
; 19.283 ; 19.467       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                                            ;
+--------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.299 ; 19.483       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ;
; 19.299 ; 19.483       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ;
; 19.299 ; 19.483       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ;
; 19.299 ; 19.483       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; 19.299 ; 19.483       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ;
; 19.299 ; 19.483       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                     ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                     ;
; 19.300 ; 19.484       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                     ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                             ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                          ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ;
; 19.301 ; 19.485       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[22]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                                                                                                                                                                                 ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                                                                                                                                                                                  ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                                                                                                                                                                                  ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                                                                                                                                                                                  ;
; 19.302 ; 19.532       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                                                                        ;
; 19.302 ; 19.486       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 19.302 ; 19.486       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 19.302 ; 19.486       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ;
; 19.302 ; 19.486       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; 19.302 ; 19.486       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ;
; 19.302 ; 19.486       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; 19.303 ; 19.533       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 19.303 ; 19.533       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 19.305 ; 19.535       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 19.306 ; 19.536       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ;
; 19.306 ; 19.536       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_we_reg                                                                                                                          ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                           ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                           ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                           ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                           ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                           ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                           ;
; 19.308 ; 19.492       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                           ;
; 19.308 ; 19.538       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                             ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                             ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ;
; 19.310 ; 19.494       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.287 ; 39.503       ; 0.216          ; High Pulse Width ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                             ;
; 39.315 ; 39.499       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; 39.315 ; 39.499       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[16]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[17]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[18]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[19]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[20]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[23]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[24]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[25]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[26]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[27]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[28]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[29]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[30]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[31]                            ;
; 39.316 ; 39.546       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16~portb_address_reg0  ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 39.323 ; 39.507       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[0]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[1]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[21]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[22]                            ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[2]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 39.323 ; 39.553       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                  ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                  ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                  ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                  ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                  ;
; 39.324 ; 39.508       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                  ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 39.326 ; 39.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                        ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                        ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                        ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                        ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                        ;
; 39.328 ; 39.512       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                        ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                   ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                   ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                   ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                   ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                    ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                    ;
; 39.330 ; 39.514       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                    ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 39.332 ; 39.516       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.465 ; 49.681       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.145 ; 1.410 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.412 ; 3.743 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; 0.870 ; 1.497 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; 2.267 ; 2.846 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; 1.153 ; 1.848 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 0.987 ; 1.634 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 0.825 ; 1.478 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 0.786 ; 1.422 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.153 ; 1.848 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 1.665 ; 2.233 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.730 ; 1.994 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.625  ; 0.335  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.496 ; -0.762 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; -0.392 ; -0.951 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; -0.543 ; -1.102 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.513 ; -1.131 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -0.557 ; -1.173 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.537 ; -1.153 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.513 ; -1.131 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.775 ; -1.442 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -0.694 ; -1.328 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.009 ; -0.297 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.545 ; 6.985 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 5.230 ; 5.373 ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 4.538 ; 4.706 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.486 ; 3.598 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.494 ; 3.597 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.329 ; 3.398 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.538 ; 4.706 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 3.827 ; 3.947 ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 1.504 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;       ; 1.551 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.359 ; 5.800 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 5.092 ; 5.231 ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 3.215 ; 3.281 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.370 ; 3.478 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.375 ; 3.474 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.215 ; 3.281 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.415 ; 4.578 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 3.695 ; 3.811 ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 1.270 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;       ; 1.315 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 77.342 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                     ; Synchronization Node                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]         ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]         ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0] ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.342                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 39.283       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 38.059       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.347                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 39.284       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 38.063       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.610       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 37.838       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 39.409       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 38.047       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.563                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 39.417       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 38.146       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 39.469       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 38.131       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 39.504       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 38.104       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.611                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 39.540       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 38.071       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.612                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 39.406       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 38.206       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 39.402       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 38.219       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.657                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 39.608       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 38.049       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.684                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.606       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 38.078       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.696                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 39.395       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 38.301       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.727                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 39.543       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 38.184       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.782                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.608       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 38.174       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.799                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 39.605       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 38.194       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 39.540       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 38.281       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.859                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 39.545       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 38.314       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.867                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 39.607       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 38.260       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 77.874                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.607       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 38.267       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 156.853                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 79.167       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 77.686       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 156.913                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 79.222       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 77.691       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.067                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 79.392       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 77.675       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.121                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 79.290       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 77.831       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.215                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 79.536       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 77.679       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.240                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 79.483       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 77.757       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.315                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 79.544       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 77.771       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.325                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 79.542       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 77.783       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.377                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 79.609       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 77.768       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.391                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 79.547       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 77.844       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.392                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 79.223       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 78.169       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.423                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 79.541       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 77.882       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.476                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 79.610       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 77.866       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.492                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 79.536       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 77.956       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.512                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 79.543       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 77.969       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.641                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 79.535       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 78.106       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.665                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 79.546       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 78.119       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.767                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 79.613       ;
;  audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 78.154       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 157.991                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 79.544       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 78.447       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                              ; 158.043                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                                                               ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                                                                                 ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 79.609       ;
;  audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 78.434       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 16.294 ; 0.132 ; 48.091   ; 0.562   ; 9.435               ;
;  altera_reserved_tck ; 40.720 ; 0.186 ; 48.091   ; 0.562   ; 49.300              ;
;  aud_bclk            ; 33.193 ; 0.145 ; N/A      ; N/A     ; 39.287              ;
;  eth_rx_clk          ; 27.733 ; 0.132 ; N/A      ; N/A     ; 19.251              ;
;  eth_tx_clk          ; 23.029 ; 0.201 ; N/A      ; N/A     ; 19.299              ;
;  sys_clk             ; 16.294 ; 0.201 ; N/A      ; N/A     ; 9.435               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  aud_bclk            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  eth_rx_clk          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  eth_tx_clk          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.943 ; 3.236 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.534 ; 8.738 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; 1.614 ; 1.864 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; 4.934 ; 5.165 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.278 ; 2.548 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.047 ; 2.215 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 1.605 ; 1.803 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 1.488 ; 1.762 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 2.278 ; 2.548 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 3.273 ; 3.740 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 3.653 ; 3.744 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.878  ; 0.723  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.496 ; -0.762 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; aud_bclk            ; -0.244 ; -0.344 ; Rise       ; aud_bclk            ;
; aud_lrc             ; aud_bclk            ; -0.543 ; -0.679 ; Rise       ; aud_bclk            ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.513 ; -0.646 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -0.557 ; -0.814 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.537 ; -0.740 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.513 ; -0.646 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.775 ; -1.246 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -0.694 ; -1.067 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 0.345  ; 0.162  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.599 ; 14.270 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 9.883  ; 9.798  ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.464  ; 9.481  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.801  ; 7.705  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.892  ; 7.718  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.435  ; 7.334  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.464  ; 9.481  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 8.557  ; 8.363  ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 3.272  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;        ; 3.164  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.359 ; 5.800 ; Fall       ; altera_reserved_tck                                   ;
; aud_dacdat          ; aud_bclk            ; 5.092 ; 5.231 ; Fall       ; aud_bclk                                              ;
; eth_tx_data[*]      ; eth_tx_clk          ; 3.215 ; 3.281 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.370 ; 3.478 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.375 ; 3.474 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.215 ; 3.281 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.415 ; 4.578 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en           ; eth_tx_clk          ; 3.695 ; 3.811 ; Rise       ; eth_tx_clk                                            ;
; aud_mclk            ; sys_clk             ; 1.270 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; aud_mclk            ; sys_clk             ;       ; 1.315 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eth_tx_en           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_mclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_dacdat          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; aud_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_tx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_bclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_lrc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_adcdat              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxdv                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; aud_mclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; aud_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; aud_mclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; aud_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; aud_mclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; aud_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5828       ; 0        ; 84       ; 0        ;
; eth_tx_clk          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; aud_bclk            ; aud_bclk            ; 2844       ; 0        ; 64       ; 0        ;
; eth_rx_clk          ; aud_bclk            ; 11         ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; aud_bclk            ; 10         ; 0        ; 0        ; 0        ;
; aud_bclk            ; eth_rx_clk          ; 10         ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_rx_clk          ; 5986       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
; aud_bclk            ; eth_tx_clk          ; 10         ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_tx_clk          ; 1866822    ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 96         ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5828       ; 0        ; 84       ; 0        ;
; eth_tx_clk          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; aud_bclk            ; aud_bclk            ; 2844       ; 0        ; 64       ; 0        ;
; eth_rx_clk          ; aud_bclk            ; 11         ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; aud_bclk            ; 10         ; 0        ; 0        ; 0        ;
; aud_bclk            ; eth_rx_clk          ; 10         ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_rx_clk          ; 5986       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
; aud_bclk            ; eth_tx_clk          ; 10         ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_tx_clk          ; 1866822    ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 96         ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 226        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 226        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 919   ; 919  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jan 15 15:47:22 2019
Info: Command: quartus_sta eth_audio_transmit -c eth_audio_transmit
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_i0l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'eth_audio_transmit.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.294               0.000 sys_clk 
    Info (332119):    23.029               0.000 eth_tx_clk 
    Info (332119):    27.733               0.000 eth_rx_clk 
    Info (332119):    33.193               0.000 aud_bclk 
    Info (332119):    40.720               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.377               0.000 aud_bclk 
    Info (332119):     0.412               0.000 eth_rx_clk 
    Info (332119):     0.453               0.000 altera_reserved_tck 
    Info (332119):     0.485               0.000 eth_tx_clk 
    Info (332119):     0.485               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 48.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.091               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.325               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.761               0.000 sys_clk 
    Info (332119):    19.507               0.000 eth_tx_clk 
    Info (332119):    19.632               0.000 eth_rx_clk 
    Info (332119):    39.518               0.000 aud_bclk 
    Info (332119):    49.447               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.879 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.583               0.000 sys_clk 
    Info (332119):    24.079               0.000 eth_tx_clk 
    Info (332119):    28.338               0.000 eth_rx_clk 
    Info (332119):    33.375               0.000 aud_bclk 
    Info (332119):    41.312               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 aud_bclk 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.412               0.000 eth_rx_clk 
    Info (332119):     0.430               0.000 eth_tx_clk 
    Info (332119):     0.430               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 48.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.386               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.232               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.750               0.000 sys_clk 
    Info (332119):    19.360               0.000 eth_tx_clk 
    Info (332119):    19.472               0.000 eth_rx_clk 
    Info (332119):    39.364               0.000 aud_bclk 
    Info (332119):    49.300               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 74.248 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.313               0.000 sys_clk 
    Info (332119):    32.663               0.000 eth_tx_clk 
    Info (332119):    34.396               0.000 eth_rx_clk 
    Info (332119):    37.645               0.000 aud_bclk 
    Info (332119):    45.925               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 eth_rx_clk 
    Info (332119):     0.145               0.000 aud_bclk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.201               0.000 eth_tx_clk 
    Info (332119):     0.201               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 49.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.319               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.435               0.000 sys_clk 
    Info (332119):    19.251               0.000 eth_rx_clk 
    Info (332119):    19.299               0.000 eth_tx_clk 
    Info (332119):    39.287               0.000 aud_bclk 
    Info (332119):    49.448               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 77.342 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 552 megabytes
    Info: Processing ended: Tue Jan 15 15:47:28 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


