GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\ram_char.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\testpattern.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_display.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_driver.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_top.v'
Analyzing Verilog file 'F:\Project\Sipeed\Tang_Primer\Project\show-image\src\gowin_prom\gowin_prom.v'
Compiling module 'video_top'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_top.v":1)
Compiling module 'video_display(H_DISP=12'd1280,V_DISP=12'd720)'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_display.v":1)
Compiling module 'Gowin_pROM'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\gowin_prom\gowin_prom.v":10)
Compiling module 'video_driver(H_SYNC=12'd40,H_BACK=12'd220,H_DISP=12'd1280,H_TOTAL=12'd1650,V_SYNC=12'd5,V_BACK=12'd20,V_DISP=12'd720,V_TOTAL=12'd750)'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_driver.v":1)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_driver.v":66)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_driver.v":77)
Compiling module 'TMDS_rPLL'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\gowin_rpll\TMDS_rPLL.v":9)
Compiling module 'DVI_TX_Top'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\dvi_tx\dvi_tx.v":1048)
Compiling module '**'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\dvi_tx\dvi_tx.v":0)
WARN  (EX1998) : Net 'tp0_vs_in' does not have a driver("F:\Project\Sipeed\Tang_Primer\Project\show-image\src\video_top.v":17)
NOTE  (EX0101) : Current top module is "video_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Project\Sipeed\Tang_Primer\Project\show-image\impl\gwsynthesis\dk_video.vg" completed
[100%] Generate report file "F:\Project\Sipeed\Tang_Primer\Project\show-image\impl\gwsynthesis\dk_video_syn.rpt.html" completed
GowinSynthesis finish
