ResetHalt

; Set VBR to the beginning of what will be SRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x20000000

; Set RAMBAR1 (SRAM)
writecontrolreg 0x0C05 0x20000021

; Set FLASHBAR (Flash)
writecontrolreg 0x0C04 0x00000061

; Default value of IPSBAR = 0x40000001
; NOTE:  All subsequent writes to MBAR relative
;        locations must be changed if MBAR is moved

; Initialize PLL, Fsys = 60 MHz
writemem.b 0x40120008 0x04   ; CCHR
writemem.w 0x40120000 0x4007 ; SYNCR
delay 800 ; while (!(MCF5223_CLOCK_SYNSR & MCF5223_CLOCK_SYNSR_LOCK));

; Enable PST[3:0] signals
writemem.b 0x40100074 0x0F

; Clear CFMPROT - CFM Protection Register
writemem.l 0x401D0010 0x0

; Clear CFMDACC - CFM Data Access Register
writemem.l 0x401D0018 0x0