
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.706299 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.706299 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.636719 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.636719 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.742188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.742188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.010167    0.060671    1.558419 2315.300537 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.060671    0.000227 2315.300781 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035695    0.177011    0.207592 2315.508301 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.177094    0.002046 2315.510254 ^ io_west_out[6] (out)
                                           2315.510254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.510254   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.239746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.706299 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.706299 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.636719 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.636719 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.742188 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.742188 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005576    0.041622    1.487706 2315.229736 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.041622    0.000227 2315.229980 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173355    0.198042 2315.427979 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.173383    0.001819 2315.429932 ^ io_south_out[6] (out)
                                           2315.429932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.429932   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.320312   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.741211 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.741211 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.320312 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.320312 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.533203 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.533203 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007830    0.051306    1.672106 2315.205322 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.051306    0.000227 2315.205566 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035762    0.177340    0.204409 2315.409912 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.177371    0.002046 2315.411865 ^ io_west_out[4] (out)
                                           2315.411865   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.411865   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.338379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.949219 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.949219 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.603271 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.603271 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.447510 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.447510 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022621    0.114718    1.661420 2315.108887 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.114718    0.000227 2315.109131 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035405    0.176091    0.226692 2315.335693 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.176180    0.002046 2315.337891 ^ io_west_out[12] (out)
                                           2315.337891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.337891   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.412109   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.949219 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.949219 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.603271 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.603271 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.447510 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.447510 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004928    0.039515    1.615717 2315.063232 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.039515    0.000227 2315.063232 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.173305    0.197133 2315.260498 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.173333    0.001819 2315.262207 ^ io_south_out[12] (out)
                                           2315.262207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.262207   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.487793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.514404 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.514404 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.598389 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.598389 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.290771 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.290771 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005575    0.043089    1.768967 2315.059814 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043089    0.000227 2315.060059 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173352    0.198497 2315.258545 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.173380    0.001819 2315.260254 ^ io_south_out[13] (out)
                                           2315.260254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.260254   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.489746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.741211 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.741211 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.320312 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.320312 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.533203 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.533203 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005182    0.036721    1.496346 2315.029541 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.036721    0.000227 2315.029785 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034870    0.173186    0.195996 2315.225586 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.173213    0.001819 2315.227539 ^ io_south_out[4] (out)
                                           2315.227539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.227539   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.522461   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.514404 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.514404 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.598389 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.598389 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.290771 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.290771 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.025056    0.127595    1.703256 2314.993896 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.127595    0.000227 2314.994141 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035289    0.175593    0.230557 2315.224854 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.175680    0.002046 2315.226807 ^ io_west_out[13] (out)
                                           2315.226807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.226807   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.522949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.848633 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.848633 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.584473 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.584473 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.394775 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.394775 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009271    0.056125    1.625040 2315.019775 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.056125    0.000227 2315.020020 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.175602    0.204864 2315.224854 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.175638    0.002046 2315.226807 ^ io_west_out[7] (out)
                                           2315.226807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.226807   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.522949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.848633 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.848633 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.584473 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.584473 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.394775 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.394775 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005444    0.038174    1.492026 2314.886719 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.038174    0.000227 2314.886963 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173360    0.196678 2315.083496 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.173388    0.001819 2315.085449 ^ io_south_out[7] (out)
                                           2315.085449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.085449   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.665039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.343750 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.343750 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.924805 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.924805 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.999756 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.999756 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008224    0.061496    1.712806 2314.712402 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.061496    0.000227 2314.712646 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.175345    0.206683 2314.919434 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.175379    0.002046 2314.921387 ^ io_west_out[5] (out)
                                           2314.921387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.921387   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.828613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.343750 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.343750 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.924805 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.924805 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.999756 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.999756 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004828    0.043899    1.492481 2314.492188 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.043899    0.000227 2314.492432 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.173298    0.198725 2314.691162 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.173326    0.001819 2314.692871 ^ io_south_out[5] (out)
                                           2314.692871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.692871   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.057129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.848633 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.848633 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.584473 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.584473 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006382    0.042622    2.250772 2313.835205 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.042622    0.000227 2313.835449 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035570    0.176454    0.200544 2314.036133 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.176485    0.002046 2314.038086 ^ io_east_out[7] (out)
                                           2314.038086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.038086   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.711914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.706299 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.706299 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.636719 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.636719 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009424    0.054471    2.184379 2313.821045 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.054471    0.000227 2313.821289 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035646    0.176805    0.205318 2314.026611 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.176837    0.002046 2314.028564 ^ io_east_out[6] (out)
                                           2314.028564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.028564   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.721680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.741211 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.741211 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.320312 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.320312 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.009293    0.054170    2.446768 2313.767090 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.054170    0.000227 2313.767334 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035585    0.176521    0.204864 2313.972168 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.176553    0.002046 2313.974121 ^ io_east_out[4] (out)
                                           2313.974121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.974121   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.775879   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.706299 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.706299 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.636719 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.636719 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005415    0.041012    2.014531 2313.651123 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.041012    0.000227 2313.651367 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.173595    0.197815 2313.849121 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.173624    0.001819 2313.851074 ^ io_south_out[22] (out)
                                           2313.851074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.851074   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.898926   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.949219 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.949219 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.603271 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.603271 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005851    0.039652    1.997933 2313.601074 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.039652    0.000227 2313.601318 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035570    0.176460    0.199407 2313.800781 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.176491    0.002046 2313.802734 ^ io_east_out[12] (out)
                                           2313.802734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.802734   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.947266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.514404 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.514404 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.598389 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.598389 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005077    0.036916    1.916760 2313.515137 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.036916    0.000227 2313.515381 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035728    0.177213    0.198725 2313.714111 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.177245    0.002046 2313.716064 ^ io_east_out[13] (out)
                                           2313.716064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.716064   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.033691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.949219 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.949219 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.603271 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.603271 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005101    0.040153    1.735089 2313.338379 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.040153    0.000227 2313.338379 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173356    0.197360 2313.535889 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.173384    0.001819 2313.537598 ^ io_south_out[28] (out)
                                           2313.537598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.537598   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.212402   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.514404 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.514404 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.598389 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.598389 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005403    0.042460    1.725994 2313.324463 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042460    0.000227 2313.324707 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.173593    0.198497 2313.523193 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.173621    0.001819 2313.524902 ^ io_south_out[29] (out)
                                           2313.524902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.524902   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.225098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.741211 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.741211 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.320312 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.320312 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005169    0.036669    1.998615 2313.318848 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036669    0.000227 2313.319092 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034950    0.173563    0.196223 2313.515381 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.173592    0.001819 2313.517090 ^ io_south_out[20] (out)
                                           2313.517090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.517090   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.232910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.848633 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.848633 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.584473 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.584473 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005203    0.037205    1.633680 2313.218262 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.037205    0.000227 2313.218506 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.173309    0.196223 2313.414551 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.173337    0.001819 2313.416504 ^ io_south_out[23] (out)
                                           2313.416504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.416504   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.333984   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.343750 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.343750 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.924805 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.924805 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007462    0.046346    2.116849 2313.041504 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.046346    0.000227 2313.041748 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035595    0.176573    0.201908 2313.243652 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.176606    0.002046 2313.245605 ^ io_east_out[5] (out)
                                           2313.245605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.245605   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.504395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.628906 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.628906 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.486572 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.486572 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.058350 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.058350 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007330    0.045540    1.975423 2313.033691 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.045540    0.000227 2313.033936 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034850    0.173082    0.199179 2313.233154 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.173110    0.001819 2313.235107 ^ io_north_out[1] (out)
                                           2313.235107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.235107   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.514648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.343750 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.343750 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2310.924805 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2310.924805 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004993    0.044440    1.828766 2312.753418 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.044440    0.000227 2312.753662 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173349    0.198952 2312.952637 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.173378    0.001819 2312.954346 ^ io_south_out[21] (out)
                                           2312.954346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.954346   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.795898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.628906 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.628906 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.486572 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.486572 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.058350 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.058350 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006835    0.046313    1.545459 2312.603760 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.046313    0.000227 2312.604004 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.175140    0.200998 2312.805176 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.175174    0.002046 2312.807129 ^ io_west_out[17] (out)
                                           2312.807129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.807129   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.943359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.848633 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.848633 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.009236    0.053762    2.459956 2312.308594 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.053762    0.000227 2312.308838 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.035112    0.174251    0.203272 2312.511963 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.174333    0.001819 2312.513916 ^ io_north_out[23] (out)
                                           2312.513916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.513916   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.235840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.706299 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.706299 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009373    0.054292    2.495199 2312.201416 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.054292    0.000227 2312.201660 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.035008    0.173768    0.203045 2312.404785 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.173849    0.001819 2312.406494 ^ io_north_out[22] (out)
                                           2312.406494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.406494   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.343262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.848633 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.848633 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006484    0.043036    2.280103 2312.128662 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.043036    0.000227 2312.128906 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035475    0.175980    0.200544 2312.329346 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.176004    0.001819 2312.331299 ^ io_east_out[23] (out)
                                           2312.331299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.331299   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.418945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.949219 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.949219 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011947    0.065500    2.042498 2311.991699 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.065500    0.000227 2311.991943 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173455    0.206910 2312.198975 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.173535    0.001819 2312.200684 ^ io_north_out[28] (out)
                                           2312.200684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.200684   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.549316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.741211 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.741211 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.010273    0.058241    2.053184 2311.794434 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.058241    0.000227 2311.794678 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034940    0.173469    0.204409 2311.999023 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.173549    0.001819 2312.000732 ^ io_north_out[20] (out)
                                           2312.000732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.000732   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.749023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.949219 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.949219 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005834    0.039579    1.843091 2311.792236 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.039579    0.000227 2311.792480 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035490    0.176058    0.199179 2311.991699 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.176082    0.001819 2311.993652 ^ io_east_out[28] (out)
                                           2311.993652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.993652   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.756348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.514404 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.514404 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004721    0.035482    2.260777 2311.775391 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.035482    0.000227 2311.775635 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.176413    0.197588 2311.973145 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.176444    0.002046 2311.975098 ^ io_east_out[29] (out)
                                           2311.975098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.975098   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.774902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.706299 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.706299 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009394    0.054334    2.014531 2311.720703 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.054334    0.000227 2311.720947 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035600    0.176515    0.205091 2311.926025 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.176593    0.001819 2311.927979 ^ io_east_out[22] (out)
                                           2311.927979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.927979   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.822266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.741211 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.741211 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009563    0.055342    1.931767 2311.673096 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.055342    0.000227 2311.673096 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035588    0.176536    0.205318 2311.878418 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.176567    0.002046 2311.880615 ^ io_east_out[20] (out)
                                           2311.880615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.880615   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.869629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.514404 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.514404 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.014173    0.075090    1.966782 2311.481201 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.075090    0.000227 2311.481445 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.035008    0.173888    0.210775 2311.692383 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.173969    0.001819 2311.694092 ^ io_north_out[29] (out)
                                           2311.694092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.694092   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.056152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.628906 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.628906 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.486572 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.486572 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007382    0.045763    1.997478 2311.484131 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.045763    0.000227 2311.484375 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.035001    0.173791    0.199861 2311.684082 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.173820    0.001819 2311.686035 ^ io_north_out[17] (out)
                                           2311.686035   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.686035   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.063965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.343750 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.343750 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005547    0.037856    2.040452 2311.384277 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.037856    0.000227 2311.384521 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173461    0.196678 2311.581055 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.173490    0.001819 2311.583008 ^ io_north_out[21] (out)
                                           2311.583008   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.583008   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.167480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.628906 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.628906 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.486572 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.486572 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004796    0.036347    1.790340 2311.276855 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.036347    0.000227 2311.277100 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035648    0.176815    0.198497 2311.475586 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.176842    0.001819 2311.477539 ^ io_east_out[17] (out)
                                           2311.477539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.477539   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.272949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.343750 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.343750 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007334    0.045803    1.811259 2311.155029 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.045803    0.000227 2311.155273 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035432    0.175807    0.201226 2311.356445 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.175838    0.002046 2311.358643 ^ io_east_out[21] (out)
                                           2311.358643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.358643   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.391602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009368    0.054270    2.137540 2310.178467 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.054270    0.000227 2310.178711 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.035117    0.174277    0.203499 2310.382080 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.174359    0.001819 2310.384033 ^ io_north_out[6] (out)
                                           2310.384033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.384033   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.366211   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011703    0.064548    2.077741 2310.128418 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064548    0.000227 2310.128662 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.173494    0.206683 2310.335449 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.173574    0.001819 2310.337158 ^ io_north_out[12] (out)
                                           2310.337158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.337158   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.413086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009150    0.053389    2.288289 2310.013428 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.053389    0.000227 2310.013672 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173385    0.202590 2310.216309 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.173465    0.001819 2310.218018 ^ io_north_out[7] (out)
                                           2310.218018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.218018   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.532227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010178    0.057824    2.066599 2309.854736 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.057824    0.000227 2309.854980 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.173033    0.203954 2310.058838 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.173112    0.001819 2310.060791 ^ io_north_out[4] (out)
                                           2310.060791   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.060791   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.689453   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.298340 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.298340 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.050781 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.050781 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022568    0.114471    1.661192 2309.711914 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.114471    0.000227 2309.712158 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.175893    0.226237 2309.938232 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.175984    0.002046 2309.940430 ^ io_west_out[28] (out)
                                           2309.940430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.940430   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.810059   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.450684 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.450684 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.041016 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.041016 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009423    0.057557    1.555691 2309.596680 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.057557    0.000227 2309.596924 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.175153    0.205091 2309.802002 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.175187    0.002046 2309.803955 ^ io_west_out[22] (out)
                                           2309.803955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.803955   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.946289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005303    0.036850    2.008847 2309.570801 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.036850    0.000227 2309.570801 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.173508    0.196223 2309.767090 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.173536    0.001819 2309.769043 ^ io_north_out[5] (out)
                                           2309.769043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.769043   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.980957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.061768 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.061768 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.788086 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.788086 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007872    0.051481    1.672333 2309.460449 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.051481    0.000227 2309.460693 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.175131    0.202817 2309.663330 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.175165    0.002046 2309.665527 ^ io_west_out[20] (out)
                                           2309.665527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.665527   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.084473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.197021 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.197021 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.725098 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.725098 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009323    0.056338    1.625267 2309.350342 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.056338    0.000227 2309.350586 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035447    0.175903    0.205091 2309.555664 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.175939    0.002046 2309.557617 ^ io_west_out[23] (out)
                                           2309.557617   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.557617   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.192383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.058105 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.058105 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.561768 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.561768 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008746    0.063395    1.714852 2309.276611 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.063395    0.000227 2309.276855 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035631    0.176725    0.208502 2309.485352 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.176806    0.001819 2309.487305 ^ io_west_out[21] (out)
                                           2309.487305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.487305   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.262695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.628906 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.628906 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004678    0.035893    1.646868 2309.275879 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.035893    0.000227 2309.276123 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035643    0.176813    0.198042 2309.474121 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.176845    0.002046 2309.476074 ^ io_east_out[1] (out)
                                           2309.476074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.476074   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.273926   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.025018    0.127418    1.703256 2309.231201 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.127418    0.000227 2309.231445 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.175688    0.230557 2309.461914 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.175776    0.002046 2309.464111 ^ io_west_out[29] (out)
                                           2309.464111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.464111   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.286133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.642822 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.642822 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.528076 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.528076 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.014141    0.074944    1.668241 2309.196289 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.074944    0.000227 2309.196533 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173510    0.210548 2309.406982 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.173590    0.001819 2309.408691 ^ io_north_out[13] (out)
                                           2309.408691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.408691   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.341309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.628906 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.628906 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005438    0.039244    1.347416 2308.976318 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.039244    0.000227 2308.976562 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.173735    0.197360 2309.173828 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.173764    0.001819 2309.175781 ^ io_south_out[17] (out)
                                           2309.175781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.175781   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.574219   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007987    0.034125   14.216994 2305.720459 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034125    0.000000 2305.720459 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006613    0.031181    1.939043 2307.659424 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.031181    0.000227 2307.659668 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034945    0.091560    0.174396 2307.833984 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.091605    0.001819 2307.835938 v io_north_out[19] (out)
                                           2307.835938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.835938   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.914551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007987    0.048442   14.473700 2305.977051 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.048442    0.000000 2305.977051 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007933    0.049898    1.606168 2307.583252 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.049898    0.000227 2307.583496 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035505    0.176143    0.203045 2307.786377 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.176173    0.002046 2307.788574 ^ io_east_out[19] (out)
                                           2307.788574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.788574   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.961914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007559    0.049247    1.548187 2307.409424 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.049247    0.000227 2307.409668 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035721    0.177146    0.203499 2307.613281 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.177176    0.001819 2307.614990 ^ io_west_out[1] (out)
                                           2307.614990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.614990   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.135254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.861328 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.861328 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005346    0.038882    1.468152 2307.329346 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.038882    0.000227 2307.329590 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.172958    0.196678 2307.526367 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.172986    0.001819 2307.528076 ^ io_south_out[1] (out)
                                           2307.528076   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.528076   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.221680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007182    0.045611   14.713351 2306.216797 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.045611    0.000227 2306.217041 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035716    0.177141    0.202135 2306.418945 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.177173    0.002046 2306.421143 ^ io_east_out[8] (out)
                                           2306.421143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.421143   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.328613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006639    0.043405   14.658554 2306.161865 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.043405    0.000227 2306.162109 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035666    0.176909    0.200998 2306.363037 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.176941    0.002046 2306.365234 ^ io_east_out[11] (out)
                                           2306.365234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.365234   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.385254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008037    0.050335   14.583066 2306.086426 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.050335    0.000227 2306.086670 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035716    0.177134    0.203954 2306.290527 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.177167    0.002046 2306.292725 ^ io_east_out[3] (out)
                                           2306.292725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.292725   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.457520   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007227    0.045730   14.551915 2306.055176 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.045730    0.000227 2306.055420 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035576    0.176482    0.201680 2306.257080 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.176513    0.002046 2306.259277 ^ io_east_out[9] (out)
                                           2306.259277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.259277   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.490723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005115    0.040911   14.340003 2305.843262 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.040911    0.000227 2305.843506 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.173732    0.198042 2306.041504 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.173761    0.001819 2306.043457 ^ io_south_out[24] (out)
                                           2306.043457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.043457   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.706543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006328    0.042270   14.196303 2305.699707 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.042270    0.000227 2305.699951 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.173396    0.198270 2305.898193 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.173424    0.001819 2305.899902 ^ io_south_out[27] (out)
                                           2305.899902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.899902   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.850098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005165    0.037125   14.139460 2305.642822 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.037125    0.000227 2305.643066 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.172962    0.195996 2305.839111 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.172989    0.001819 2305.840820 ^ io_south_out[25] (out)
                                           2305.840820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.840820   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.909180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005326    0.038092   14.133093 2305.636475 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.038092    0.000227 2305.636719 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.173307    0.196451 2305.833008 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.173336    0.001819 2305.834961 ^ io_south_out[19] (out)
                                           2305.834961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.834961   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.915527   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008425    0.051934   13.878207 2305.381592 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.051934    0.000227 2305.381836 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.176383    0.203954 2305.585693 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.176414    0.002046 2305.587891 ^ io_east_out[2] (out)
                                           2305.587891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.587891   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.162109   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005814    0.040523   13.791805 2305.295166 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.040523    0.000227 2305.295410 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035654    0.176857    0.199861 2305.495117 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.176889    0.002046 2305.497314 ^ io_east_out[10] (out)
                                           2305.497314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.497314   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.252930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007090    0.045267   13.776344 2305.279785 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.045267    0.000227 2305.280029 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035642    0.176793    0.201680 2305.481689 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.176825    0.002046 2305.483643 ^ io_east_out[0] (out)
                                           2305.483643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.483643   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.266602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013553    0.072990   11.792054 2301.390137 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.072990    0.000227 2301.390381 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034998    0.173828    0.209866 2301.600342 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.173909    0.001819 2301.602051 ^ io_north_out[24] (out)
                                           2301.602051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.602051   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.147949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007155    0.045495   11.745669 2301.343750 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.045495    0.000227 2301.343994 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.176394    0.201453 2301.545410 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.176425    0.002046 2301.547607 ^ io_east_out[24] (out)
                                           2301.547607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.547607   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.202637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006634    0.043381   11.690872 2301.289062 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043381    0.000227 2301.289307 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035648    0.176802    0.200998 2301.490234 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.176829    0.001819 2301.492188 ^ io_east_out[27] (out)
                                           2301.492188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.492188   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.258301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015599    0.081574   11.666771 2301.264893 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.081574    0.000227 2301.265137 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.173692    0.213049 2301.478271 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.173772    0.001819 2301.479980 ^ io_north_out[27] (out)
                                           2301.479980   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.479980   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.270020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.011027    0.061623   11.603333 2301.201416 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.061623    0.000227 2301.201660 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.173055    0.205318 2301.406982 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.173134    0.001819 2301.408936 ^ io_north_out[25] (out)
                                           2301.408936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.408936   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.340820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007863    0.048452   11.586508 2301.184570 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.048452    0.000227 2301.184814 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035600    0.176588    0.202817 2301.387695 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.176619    0.002046 2301.389893 ^ io_east_out[25] (out)
                                           2301.389893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.389893   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.359863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008508    0.052278   10.910753 2300.509033 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.052278    0.000227 2300.509277 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035491    0.175986    0.204182 2300.713379 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.176062    0.001819 2300.715088 ^ io_east_out[18] (out)
                                           2300.715088   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.715088   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.035156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005615    0.039725   10.823442 2300.421631 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.039725    0.000227 2300.421875 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035519    0.176226    0.199179 2300.621094 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.176257    0.002046 2300.623047 ^ io_east_out[26] (out)
                                           2300.623047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.623047   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.126953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007032    0.045021   10.808435 2300.406494 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.045021    0.000227 2300.406738 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035417    0.175704    0.200998 2300.607910 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.175728    0.001592 2300.609375 ^ io_east_out[16] (out)
                                           2300.609375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.609375   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.140625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005727    0.029485    7.883273 2299.386719 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.029485    0.000227 2299.386963 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.091294    0.173486 2299.560303 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.091337    0.001819 2299.562256 v io_south_out[18] (out)
                                           2299.562256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.562256   data arrival time
---------------------------------------------------------------------------------------------
                                           5700.187988   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.503174 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.503418 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004543    0.027472    4.574986 2296.078369 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027472    0.000227 2296.078613 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.091475    0.172804 2296.251465 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.091519    0.001819 2296.253174 v io_south_out[26] (out)
                                           2296.253174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.253174   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.497070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005855    0.029722    5.657285 2295.255371 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029722    0.000227 2295.255615 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.091353    0.173713 2295.429443 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.091397    0.001819 2295.431152 v io_north_out[18] (out)
                                           2295.431152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.431152   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.319336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.012313    0.042725    5.066795 2294.665039 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042725    0.000227 2294.665283 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034945    0.091476    0.179398 2294.844482 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.091521    0.001819 2294.846436 v io_north_out[26] (out)
                                           2294.846436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.846436   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.903809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.793213 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.793213 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.120605 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.120605 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.891357 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.891357 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.255371 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.255615 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.598145 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.598145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007958    0.048239    4.469712 2294.067871 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.048239    0.000227 2294.068115 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.173489    0.200544 2294.268555 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.173517    0.001819 2294.270508 ^ io_north_out[16] (out)
                                           2294.270508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.270508   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.479492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006792    0.043224    1.813532 2269.678467 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.043224    0.000227 2269.678711 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173453    0.198725 2269.877441 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.173482    0.001819 2269.879150 ^ io_north_out[3] (out)
                                           2269.879150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.879150   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.871094   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.399170 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.399170 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.864990 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.864990 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008447    0.056425    1.720537 2269.585449 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.056425    0.000227 2269.585693 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.175315    0.204864 2269.790527 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.175350    0.002046 2269.792480 ^ io_west_out[19] (out)
                                           2269.792480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.792480   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.957520   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013430    0.072440   15.618299 2253.384766 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.072440    0.000227 2253.385010 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034850    0.173128    0.209184 2253.594238 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.173207    0.001819 2253.595947 ^ io_north_out[8] (out)
                                           2253.595947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.595947   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.153809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015578    0.081483   15.493470 2253.260010 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.081483    0.000227 2253.260254 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.173268    0.212594 2253.472900 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.173348    0.001819 2253.474609 ^ io_north_out[11] (out)
                                           2253.474609   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.474609   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.275391   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011045    0.061703   15.430260 2253.196777 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.061703    0.000227 2253.197021 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.035006    0.173802    0.205773 2253.402832 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.173882    0.001819 2253.404541 ^ io_north_out[9] (out)
                                           2253.404541   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.404541   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.345703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010035    0.061724   15.279966 2253.046387 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.061724    0.000227 2253.046631 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035322    0.175346    0.206910 2253.253662 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.175380    0.002046 2253.255615 ^ io_west_out[24] (out)
                                           2253.255615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.255615   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.494141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.027055    0.136985   15.169462 2252.936035 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.136985    0.000227 2252.936279 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.175588    0.233058 2253.169189 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.175675    0.002046 2253.171387 ^ io_west_out[27] (out)
                                           2253.171387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.171387   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.578613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010215    0.061476   15.171737 2252.938232 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.061476    0.000227 2252.938477 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035270    0.175044    0.206455 2253.145020 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.175131    0.002046 2253.146973 ^ io_west_out[25] (out)
                                           2253.146973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.146973   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.603516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005887    0.029781    9.484211 2247.250732 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029781    0.000227 2247.250977 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.091709    0.173941 2247.424805 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.091755    0.001819 2247.426758 v io_north_out[2] (out)
                                           2247.426758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.426758   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.323242   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007947    0.056939    8.954885 2246.721436 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056939    0.000227 2246.721680 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035458    0.175957    0.205546 2246.927246 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.175993    0.002046 2246.929199 ^ io_west_out[18] (out)
                                           2246.929199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.929199   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.820801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012492    0.067907    8.893495 2246.659912 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.067907    0.000227 2246.660156 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173469    0.207820 2246.868164 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.173549    0.001819 2246.869873 ^ io_north_out[10] (out)
                                           2246.869873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.869873   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.880371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008182    0.049201    8.475354 2246.241943 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.049201    0.000227 2246.242188 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.173442    0.200998 2246.443115 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.173471    0.001819 2246.444824 ^ io_north_out[0] (out)
                                           2246.444824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.444824   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.305176   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008012    0.034960    5.558832 2243.325439 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034960    0.000227 2243.325684 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035795    0.093394    0.177579 2243.503174 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.093442    0.002046 2243.505127 v io_west_out[26] (out)
                                           2243.505127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.505127   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.245117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.333984 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.333984 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.362549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.362549 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.207520 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.207520 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.096924 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.096924 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.748779 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.748779 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.323486 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.323486 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.766602 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.766602 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006220    0.044303    1.490662 2239.257080 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044303    0.000227 2239.257324 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035633    0.176739    0.201453 2239.458984 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.176769    0.001819 2239.460693 ^ io_west_out[16] (out)
                                           2239.460693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.460693   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.289551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027891    0.140845    1.528406 2220.972900 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.140845    0.000227 2220.973145 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035844    0.178172    0.236014 2221.209229 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.178193    0.002046 2221.211182 ^ io_west_out[11] (out)
                                           2221.211182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.211182   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.539062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.191162 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.191162 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2199.994629 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2199.994629 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.846191 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.846191 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.628174 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.628174 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.012695 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.012695 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.444580 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.444580 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006294    0.042131    1.411536 2220.855957 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.042131    0.000227 2220.856201 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.172954    0.197815 2221.054199 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.172981    0.001819 2221.055908 ^ io_south_out[11] (out)
                                           2221.055908   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.055908   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.693848   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010435    0.062388    1.527724 2197.937012 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.062388    0.000227 2197.937256 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035710    0.177096    0.208274 2198.145508 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.177179    0.002046 2198.147461 ^ io_west_out[9] (out)
                                           2198.147461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.147461   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.602051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.914551 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.914551 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.123779 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.123779 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.966553 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.966553 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.917480 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.917480 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.834717 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.834961 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.409424 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.409424 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005284    0.037603    1.354010 2197.763428 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.037603    0.000227 2197.763428 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.173738    0.196678 2197.960205 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.173767    0.001819 2197.962158 ^ io_south_out[9] (out)
                                           2197.962158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.962158   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.787598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009990    0.061546    1.647095 2173.610840 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.061546    0.000227 2173.611084 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.174897    0.206455 2173.817383 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.174983    0.002046 2173.819580 ^ io_west_out[8] (out)
                                           2173.819580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.819580   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.930176   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.581055 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.581055 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.963623 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.963623 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.005046    0.040662    1.565922 2173.529541 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.040662    0.000227 2173.529785 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.172955    0.197360 2173.727295 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.172983    0.001819 2173.729004 ^ io_south_out[8] (out)
                                           2173.729004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.729004   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.021484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008460    0.056480   15.235401 2161.153076 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.056480    0.000227 2161.153076 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.175147    0.204864 2161.358154 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.175181    0.002046 2161.360107 ^ io_west_out[3] (out)
                                           2161.360107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.360107   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.390137   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005430    0.038509   14.992338 2160.909912 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.038509    0.000227 2160.910156 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034949    0.173559    0.196906 2161.106934 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.173587    0.001819 2161.108887 ^ io_south_out[3] (out)
                                           2161.108887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.108887   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.641602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007916    0.056828    8.954885 2154.872559 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.056828    0.000227 2154.872559 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.175607    0.205091 2155.077881 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.175642    0.002046 2155.079834 ^ io_west_out[2] (out)
                                           2155.079834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.079834   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.670410   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005824    0.029662    8.742518 2154.660156 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029662    0.000227 2154.660400 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.091663    0.173941 2154.834229 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.091708    0.001819 2154.836182 v io_south_out[2] (out)
                                           2154.836182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.836182   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.914062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007512    0.033911    5.557467 2151.475098 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033911    0.000227 2151.475342 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035320    0.092401    0.176215 2151.651367 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.092455    0.002046 2151.653564 v io_west_out[10] (out)
                                           2151.653564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.653564   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.096680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004766    0.027828    5.434686 2151.352295 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027828    0.000227 2151.352539 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.091497    0.173031 2151.525391 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.091541    0.001819 2151.527344 v io_south_out[10] (out)
                                           2151.527344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.527344   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.223145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005671    0.042179    1.488616 2147.406250 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.042179    0.000227 2147.406494 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.175251    0.199407 2147.605713 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.175285    0.002046 2147.607910 ^ io_west_out[0] (out)
                                           2147.607910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.607910   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.142090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.917480 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.917480 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006693    0.042843    1.319449 2147.237061 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.042843    0.000227 2147.237305 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173352    0.198497 2147.435791 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.173381    0.001819 2147.437500 ^ io_south_out[0] (out)
                                           2147.437500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.437500   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.312500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.004008    0.024984    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024986    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.099273    0.113005 2000.127563 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.099275    0.000455 2000.128052 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.521484 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.521484 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.339478 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.339478 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.689209 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.689209 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.646484 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.646484 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.436157 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.436157 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.867554 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.867554 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.499268 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.499268 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.317383 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.317383 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.545166 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.545166 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.315918 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.315918 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.679932 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.680176 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.720947 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.720947 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.590576 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.590820 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.380615 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.380615 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.028809 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.028809 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.166504 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.166504 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.071289 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.071533 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.749023 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.749023 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.515869 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.516113 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.245117 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.245117 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005326    0.037099    1.488388 2145.733643 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.037099    0.000227 2145.733887 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.173309    0.196223 2145.930176 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.173337    0.001819 2145.931885 ^ io_south_out[16] (out)
                                           2145.931885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2145.931885   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.818359   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.099682    0.069570    0.069570 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000    0.069570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166090    0.235660 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001352    0.237012 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197879    0.434891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.131910    0.012538    0.447428 ^ cell3/clk (fpgacell)
     2    0.028572    0.145286    1.926135    2.373563 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.145341    0.004671    2.378234 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035495    0.176523    0.236170    2.614403 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.176538    0.001713    2.616116 ^ config_data_out (out)
                                              2.616116   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.616116   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.134277   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010973    0.055807    0.037289 2000.037354 ^ config_en (in)
                                                         config_en (net)
                      0.055815    0.000000 2000.037354 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114458    0.138248    0.167574 2000.204956 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.138667    0.006366 2000.211304 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.166680    0.186869    0.184400 2000.395630 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.260464    0.092541 2000.488281 ^ cell0/config_en (fpgacell)
                                           2000.488281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008185 10000.244141 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196451 10000.440430 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.139479    0.015461 10000.456055 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.206055   clock uncertainty
                                  0.000000 10000.206055   clock reconvergence pessimism
                                 -2.448860 9997.755859   library setup time
                                           9997.755859   data required time
---------------------------------------------------------------------------------------------
                                           9997.755859   data required time
                                           -2000.488281   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.268066   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010973    0.055807    0.037289 2000.037354 ^ config_en (in)
                                                         config_en (net)
                      0.055815    0.000000 2000.037354 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114458    0.138248    0.167574 2000.204956 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.138667    0.006366 2000.211304 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.166680    0.186869    0.184400 2000.395630 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.245853    0.080490 2000.476196 ^ cell1/config_en (fpgacell)
                                           2000.476196   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008185 10000.244141 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196451 10000.440430 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.147210    0.029104 10000.469727 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.218750   clock uncertainty
                                  0.000000 10000.218750   clock reconvergence pessimism
                                 -2.448860 9997.769531   library setup time
                                           9997.769531   data required time
---------------------------------------------------------------------------------------------
                                           9997.769531   data required time
                                           -2000.476196   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.293457   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010973    0.055807    0.037289 2000.037354 ^ config_en (in)
                                                         config_en (net)
                      0.055815    0.000000 2000.037354 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114458    0.138248    0.167574 2000.204956 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.142968    0.020009 2000.224976 ^ cell2/config_en (fpgacell)
                                           2000.224976   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001819 10000.237305 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197360 10000.434570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.132377    0.013642 10000.448242 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.198242   clock uncertainty
                                  0.000000 10000.198242   clock reconvergence pessimism
                                 -2.448860 9997.749023   library setup time
                                           9997.749023   data required time
---------------------------------------------------------------------------------------------
                                           9997.749023   data required time
                                           -2000.224976   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.523438   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010973    0.055807    0.037289 2000.037354 ^ config_en (in)
                                                         config_en (net)
                      0.055815    0.000000 2000.037354 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114458    0.138248    0.167574 2000.204956 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.138824    0.007503 2000.212402 ^ cell3/config_en (fpgacell)
                                           2000.212402   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001819 10000.237305 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197360 10000.434570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.131910    0.012733 10000.447266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.197266   clock uncertainty
                                  0.000000 10000.197266   clock reconvergence pessimism
                                 -2.448860 9997.748047   library setup time
                                           9997.748047   data required time
---------------------------------------------------------------------------------------------
                                           9997.748047   data required time
                                           -2000.212402   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.535645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011335    0.057428    0.038426 2000.038452 ^ nrst (in)
                                                         nrst (net)
                      0.057436    0.000000 2000.038452 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120234    0.144660    0.168484 2000.206909 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.145167    0.007276 2000.214233 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.172608    0.192519    0.185992 2000.400269 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.274291    0.099590 2000.499878 ^ cell0/nrst (fpgacell)
                                           2000.499878   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008185 10000.244141 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196451 10000.440430 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.139479    0.015461 10000.456055 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.206055   clock uncertainty
                                  0.000000 10000.206055   clock reconvergence pessimism
                                 -1.055470 9999.149414   library setup time
                                           9999.149414   data required time
---------------------------------------------------------------------------------------------
                                           9999.149414   data required time
                                           -2000.499878   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.649414   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011335    0.057428    0.038426 2000.038452 ^ nrst (in)
                                                         nrst (net)
                      0.057436    0.000000 2000.038452 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120234    0.144660    0.168484 2000.206909 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.145167    0.007276 2000.214233 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.172608    0.192519    0.185992 2000.400269 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.256856    0.085493 2000.485718 ^ cell1/nrst (fpgacell)
                                           2000.485718   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008185 10000.244141 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196451 10000.440430 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.147210    0.029104 10000.469727 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.218750   clock uncertainty
                                  0.000000 10000.218750   clock reconvergence pessimism
                                 -1.055470 9999.163086   library setup time
                                           9999.163086   data required time
---------------------------------------------------------------------------------------------
                                           9999.163086   data required time
                                           -2000.485718   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.677734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011335    0.057428    0.038426 2000.038452 ^ nrst (in)
                                                         nrst (net)
                      0.057436    0.000000 2000.038452 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120234    0.144660    0.168484 2000.206909 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.152003    0.025466 2000.232422 ^ cell2/nrst (fpgacell)
                                           2000.232422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001819 10000.237305 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197360 10000.434570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.132377    0.013642 10000.448242 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.198242   clock uncertainty
                                  0.000000 10000.198242   clock reconvergence pessimism
                                 -1.055470 9999.142578   library setup time
                                           9999.142578   data required time
---------------------------------------------------------------------------------------------
                                           9999.142578   data required time
                                           -2000.232422   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.909668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011335    0.057428    0.038426 2000.038452 ^ nrst (in)
                                                         nrst (net)
                      0.057436    0.000000 2000.038452 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120234    0.144660    0.168484 2000.206909 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.145787    0.010459 2000.217407 ^ cell3/nrst (fpgacell)
                                           2000.217407   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001819 10000.237305 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197360 10000.434570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.131910    0.012733 10000.447266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.197266   clock uncertainty
                                  0.000000 10000.197266   clock reconvergence pessimism
                                 -1.055470 9999.141602   library setup time
                                           9999.141602   data required time
---------------------------------------------------------------------------------------------
                                           9999.141602   data required time
                                           -2000.217407   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.924316   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.004036    0.011500    0.006594 2000.006592 v config_data_in (in)
                                                         config_data_in (net)
                      0.011503    0.000000 2000.006592 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037640    0.086361    0.171667 2000.178345 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.086493    0.002956 2000.181274 v cell0/config_data_in (fpgacell)
                                           2000.181274   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008185 10000.244141 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196451 10000.440430 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.139479    0.015461 10000.456055 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.206055   clock uncertainty
                                  0.000000 10000.206055   clock reconvergence pessimism
                                  0.225470 10000.430664   library setup time
                                           10000.430664   data required time
---------------------------------------------------------------------------------------------
                                           10000.430664   data required time
                                           -2000.181274   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.250488   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.099682    0.069570    0.069570 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000    0.069570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166090    0.235660 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008442    0.244102 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196121    0.440223 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.147210    0.029250    0.469473 ^ cell1/clk (fpgacell)
     1    0.104459    0.503561    2.161898    2.631371 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.506289    0.032520    2.663891 ^ cell2/config_data_in (fpgacell)
                                              2.663891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001819 10000.237305 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197360 10000.434570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.132377    0.013642 10000.448242 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.198242   clock uncertainty
                                  0.000000 10000.198242   clock reconvergence pessimism
                                  0.387480 10000.585938   library setup time
                                           10000.585938   data required time
---------------------------------------------------------------------------------------------
                                           10000.585938   data required time
                                             -2.663891   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.921875   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.099682    0.069570    0.069570 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000    0.069570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166090    0.235660 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008442    0.244102 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196121    0.440223 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.139479    0.015294    0.455517 ^ cell0/clk (fpgacell)
     1    0.089368    0.432343    2.116275    2.571792 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.433492    0.019504    2.591296 ^ cell1/config_data_in (fpgacell)
                                              2.591296   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.069318    0.008185 10000.244141 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.136705    0.196451 10000.440430 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.147210    0.029104 10000.469727 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.218750   clock uncertainty
                                  0.000000 10000.218750   clock reconvergence pessimism
                                  0.387480 10000.606445   library setup time
                                           10000.606445   data required time
---------------------------------------------------------------------------------------------
                                           10000.606445   data required time
                                             -2.591296   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.015625   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.099682    0.069570    0.069570 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000    0.069570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166090    0.235660 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001352    0.237012 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197879    0.434891 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.132377    0.013944    0.448835 ^ cell2/clk (fpgacell)
     1    0.087140    0.421779    2.109334    2.558168 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.422890    0.018946    2.577114 ^ cell3/config_data_in (fpgacell)
                                              2.577114   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.099682    0.069122 10000.069336 ^ clk (in)
                                                         clk (net)
                      0.099753    0.000000 10000.069336 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.067581    0.166438 10000.235352 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.067628    0.001819 10000.237305 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.129979    0.197360 10000.434570 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.131910    0.012733 10000.447266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.197266   clock uncertainty
                                  0.000000 10000.197266   clock reconvergence pessimism
                                  0.387480 10000.584961   library setup time
                                           10000.584961   data required time
---------------------------------------------------------------------------------------------
                                           10000.584961   data required time
                                             -2.577114   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.007812   slack (MET)



