Reading OpenROAD database at '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/41-openroad-repairantennas/1-diodeinsertion/systolic_sorter.odb'…
Reading library file at '/home/stonepine/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   systolic_sorter
Die area:                 ( 0 0 ) ( 1751000 1751000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     49074
Number of terminals:      517
Number of snets:          2
Number of nets:           4854

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 331.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 326752.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 116453.
[INFO DRT-0033] via shape region query size = 38160.
[INFO DRT-0033] met2 shape region query size = 23132.
[INFO DRT-0033] via2 shape region query size = 30528.
[INFO DRT-0033] met3 shape region query size = 23175.
[INFO DRT-0033] via3 shape region query size = 30528.
[INFO DRT-0033] met4 shape region query size = 7968.
[INFO DRT-0033] via4 shape region query size = 288.
[INFO DRT-0033] met5 shape region query size = 336.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1253 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 325 unique inst patterns.
[INFO DRT-0084]   Complete 3931 groups.
#scanned instances     = 49074
#unique  instances     = 331
#stdCellGenAp          = 9481
#stdCellValidPlanarAp  = 100
#stdCellValidViaAp     = 7101
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 14173
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:02, memory = 251.27 (MB), peak = 251.27 (MB)

[INFO DRT-0157] Number of guides:     37046

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 253 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 253 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 12060.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 10778.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5950.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 297.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 18015 vertical wires in 6 frboxes and 11075 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 966 vertical wires in 6 frboxes and 2585 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 378.65 (MB), peak = 378.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 378.65 (MB), peak = 378.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 465.15 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 569.15 (MB).
    Completing 30% with 244 violations.
    elapsed time = 00:00:01, memory = 636.77 (MB).
    Completing 40% with 244 violations.
    elapsed time = 00:00:01, memory = 655.52 (MB).
    Completing 50% with 244 violations.
    elapsed time = 00:00:01, memory = 695.02 (MB).
    Completing 60% with 467 violations.
    elapsed time = 00:00:01, memory = 702.27 (MB).
    Completing 70% with 467 violations.
    elapsed time = 00:00:02, memory = 707.40 (MB).
    Completing 80% with 633 violations.
    elapsed time = 00:00:03, memory = 717.40 (MB).
    Completing 90% with 633 violations.
    elapsed time = 00:00:03, memory = 719.52 (MB).
    Completing 100% with 790 violations.
    elapsed time = 00:00:03, memory = 743.77 (MB).
[INFO DRT-0199]   Number of violations = 939.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      1      0      0      0      0
Metal Spacing       49      0    163      0     33    117
Min Hole             0      0      1      0      0      0
Recheck              0      0    118      0     31      0
Short                0      0    385      2     39      0
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:04, memory = 1067.65 (MB), peak = 1067.65 (MB)
Total wire length = 407403 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189347 um.
Total wire length on LAYER met2 = 210621 um.
Total wire length on LAYER met3 = 5129 um.
Total wire length on LAYER met4 = 2304 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29616.
Up-via summary (total 29616):

------------------------
 FR_MASTERSLICE        0
            li1    13798
           met1    15497
           met2      311
           met3       10
           met4        0
------------------------
                   29616


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 939 violations.
    elapsed time = 00:00:00, memory = 1069.15 (MB).
    Completing 20% with 939 violations.
    elapsed time = 00:00:00, memory = 1081.77 (MB).
    Completing 30% with 755 violations.
    elapsed time = 00:00:01, memory = 1086.15 (MB).
    Completing 40% with 755 violations.
    elapsed time = 00:00:01, memory = 1087.40 (MB).
    Completing 50% with 755 violations.
    elapsed time = 00:00:01, memory = 1087.40 (MB).
    Completing 60% with 579 violations.
    elapsed time = 00:00:02, memory = 1087.65 (MB).
    Completing 70% with 579 violations.
    elapsed time = 00:00:02, memory = 1087.65 (MB).
    Completing 80% with 393 violations.
    elapsed time = 00:00:03, memory = 1087.90 (MB).
    Completing 90% with 393 violations.
    elapsed time = 00:00:03, memory = 1087.90 (MB).
    Completing 100% with 214 violations.
    elapsed time = 00:00:03, memory = 1089.40 (MB).
[INFO DRT-0199]   Number of violations = 214.
Viol/Layer         li1   met1   met3
Metal Spacing        2     14     98
Recheck              0      1      0
Short                0     99      0
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:04, memory = 1092.40 (MB), peak = 1092.40 (MB)
Total wire length = 407017 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189285 um.
Total wire length on LAYER met2 = 210249 um.
Total wire length on LAYER met3 = 5181 um.
Total wire length on LAYER met4 = 2301 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29621.
Up-via summary (total 29621):

------------------------
 FR_MASTERSLICE        0
            li1    13797
           met1    15501
           met2      313
           met3       10
           met4        0
------------------------
                   29621


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 214 violations.
    elapsed time = 00:00:00, memory = 1092.40 (MB).
    Completing 20% with 214 violations.
    elapsed time = 00:00:00, memory = 1092.40 (MB).
    Completing 30% with 204 violations.
    elapsed time = 00:00:00, memory = 1094.90 (MB).
    Completing 40% with 204 violations.
    elapsed time = 00:00:00, memory = 1094.90 (MB).
    Completing 50% with 204 violations.
    elapsed time = 00:00:00, memory = 1094.90 (MB).
    Completing 60% with 197 violations.
    elapsed time = 00:00:00, memory = 1095.52 (MB).
    Completing 70% with 197 violations.
    elapsed time = 00:00:00, memory = 1095.52 (MB).
    Completing 80% with 194 violations.
    elapsed time = 00:00:01, memory = 1097.02 (MB).
    Completing 90% with 194 violations.
    elapsed time = 00:00:01, memory = 1097.02 (MB).
    Completing 100% with 166 violations.
    elapsed time = 00:00:02, memory = 1098.52 (MB).
[INFO DRT-0199]   Number of violations = 166.
Viol/Layer        met1   met3
Metal Spacing       12     98
Short               56      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:02, memory = 1098.52 (MB), peak = 1098.52 (MB)
Total wire length = 406973 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 189265 um.
Total wire length on LAYER met2 = 210208 um.
Total wire length on LAYER met3 = 5195 um.
Total wire length on LAYER met4 = 2304 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29587.
Up-via summary (total 29587):

------------------------
 FR_MASTERSLICE        0
            li1    13797
           met1    15461
           met2      318
           met3       11
           met4        0
------------------------
                   29587


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 166 violations.
    elapsed time = 00:00:00, memory = 1098.52 (MB).
    Completing 20% with 166 violations.
    elapsed time = 00:00:00, memory = 1100.27 (MB).
    Completing 30% with 100 violations.
    elapsed time = 00:00:00, memory = 1100.27 (MB).
    Completing 40% with 100 violations.
    elapsed time = 00:00:00, memory = 1100.27 (MB).
    Completing 50% with 100 violations.
    elapsed time = 00:00:00, memory = 1100.27 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1100.27 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1100.27 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 1108.90 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 1108.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1108.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:01, memory = 1108.90 (MB), peak = 1108.90 (MB)
Total wire length = 406972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 188913 um.
Total wire length on LAYER met2 = 210232 um.
Total wire length on LAYER met3 = 5517 um.
Total wire length on LAYER met4 = 2308 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29634.
Up-via summary (total 29634):

------------------------
 FR_MASTERSLICE        0
            li1    13797
           met1    15494
           met2      326
           met3       17
           met4        0
------------------------
                   29634


[INFO DRT-0198] Complete detail routing.
Total wire length = 406972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 188913 um.
Total wire length on LAYER met2 = 210232 um.
Total wire length on LAYER met3 = 5517 um.
Total wire length on LAYER met4 = 2308 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29634.
Up-via summary (total 29634):

------------------------
 FR_MASTERSLICE        0
            li1    13797
           met1    15494
           met2      326
           met3       17
           met4        0
------------------------
                   29634


[INFO DRT-0267] cpu time = 00:02:32, elapsed time = 00:00:11, memory = 1108.90 (MB), peak = 1108.90 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                              1270    4767.07
  Tap cell                              42679   53399.96
  Antenna cell                            351     878.34
  Clock buffer                            387    5235.02
  Timing Repair Buffer                   1261    9935.78
  Inverter                                843    3239.36
  Clock inverter                           50     391.63
  Sequential cell                         705   18493.99
  Multi-Input combinational cell         1528   14415.08
  Total                                 49074  110756.22
Writing OpenROAD database to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/43-openroad-detailedrouting/systolic_sorter.odb'…
Writing netlist to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/43-openroad-detailedrouting/systolic_sorter.nl.v'…
Writing powered netlist to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/43-openroad-detailedrouting/systolic_sorter.pnl.v'…
Writing layout to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/43-openroad-detailedrouting/systolic_sorter.def'…
Writing timing constraints to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/43-openroad-detailedrouting/systolic_sorter.sdc'…
