--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys2_1200General.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 309987 paths analyzed, 4019 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.315ns.
--------------------------------------------------------------------------------

Paths for end point U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP48_X0Y5.C2), 2928 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.256ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.A5       net (fanout=2)        0.366   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tad_logic             0.937   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_lut<0>4
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.440   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y17.D6       net (fanout=8)        0.720   U4/Mmux__n1201242
    SLICE_X7Y17.D        Tilo                  0.259   U4/x<2>
                                                       U4/Mmux__n12012412
    DSP48_X0Y5.C2        net (fanout=1)        0.685   U4/_n1201<2>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.256ns (3.975ns logic, 6.281ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.235ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.A5       net (fanout=2)        0.366   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tad_logic             0.937   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_lut<0>4
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.419   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lut<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y17.D6       net (fanout=8)        0.720   U4/Mmux__n1201242
    SLICE_X7Y17.D        Tilo                  0.259   U4/x<2>
                                                       U4/Mmux__n12012412
    DSP48_X0Y5.C2        net (fanout=1)        0.685   U4/_n1201<2>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.235ns (3.954ns logic, 6.281ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.227ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.AX       net (fanout=2)        0.526   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tito_logic            0.748   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.440   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y17.D6       net (fanout=8)        0.720   U4/Mmux__n1201242
    SLICE_X7Y17.D        Tilo                  0.259   U4/x<2>
                                                       U4/Mmux__n12012412
    DSP48_X0Y5.C2        net (fanout=1)        0.685   U4/_n1201<2>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.227ns (3.786ns logic, 6.441ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP48_X0Y5.C1), 2925 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.195ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.A5       net (fanout=2)        0.366   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tad_logic             0.937   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_lut<0>4
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.440   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y17.C6       net (fanout=8)        0.659   U4/Mmux__n1201242
    SLICE_X7Y17.C        Tilo                  0.259   U4/x<2>
                                                       U4/Mmux__n1201169
    DSP48_X0Y5.C1        net (fanout=1)        0.685   U4/_n1201<1>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.195ns (3.975ns logic, 6.220ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.174ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.A5       net (fanout=2)        0.366   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tad_logic             0.937   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_lut<0>4
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.419   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lut<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y17.C6       net (fanout=8)        0.659   U4/Mmux__n1201242
    SLICE_X7Y17.C        Tilo                  0.259   U4/x<2>
                                                       U4/Mmux__n1201169
    DSP48_X0Y5.C1        net (fanout=1)        0.685   U4/_n1201<1>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.174ns (3.954ns logic, 6.220ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.AX       net (fanout=2)        0.526   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tito_logic            0.748   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.440   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y17.C6       net (fanout=8)        0.659   U4/Mmux__n1201242
    SLICE_X7Y17.C        Tilo                  0.259   U4/x<2>
                                                       U4/Mmux__n1201169
    DSP48_X0Y5.C1        net (fanout=1)        0.685   U4/_n1201<1>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.166ns (3.786ns logic, 6.380ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP48_X0Y5.C7), 2937 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.097ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.A5       net (fanout=2)        0.366   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tad_logic             0.937   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_lut<0>4
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.440   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y22.B6       net (fanout=8)        0.307   U4/Mmux__n1201242
    SLICE_X7Y22.B        Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016410
    SLICE_X7Y22.A5       net (fanout=1)        0.187   U4/Mmux__n1201649
    SLICE_X7Y22.A        Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016411
    DSP48_X0Y5.C7        net (fanout=1)        0.493   U4/_n1201<7>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.097ns (4.234ns logic, 5.863ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.076ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.A5       net (fanout=2)        0.366   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tad_logic             0.937   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_lut<0>4
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.419   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lut<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y22.B6       net (fanout=8)        0.307   U4/Mmux__n1201242
    SLICE_X7Y22.B        Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016410
    SLICE_X7Y22.A5       net (fanout=1)        0.187   U4/Mmux__n1201649
    SLICE_X7Y22.A        Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016411
    DSP48_X0Y5.C7        net (fanout=1)        0.493   U4/_n1201<7>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.076ns (4.213ns logic, 5.863ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_3 (FF)
  Destination:          U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT (DSP)
  Requirement:          10.000ns
  Data Path Delay:      10.068ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.265 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_3 to U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.391   U4/x<4>
                                                       U4/x_3
    SLICE_X4Y16.D5       net (fanout=41)       0.858   U4/x<3>
    SLICE_X4Y16.DMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_add_283_OUT<3>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.AX       net (fanout=2)        0.526   U4/Madd_GND_29_o_GND_29_o_add_283_OUT3
    SLICE_X4Y17.CQ       Tito_logic            0.748   U4/GND_29_o_GND_29_o_add_283_OUT<6>
                                                       U4/Madd_GND_29_o_GND_29_o_add_283_OUT_cy<0>_6
                                                       U4/GND_29_o_GND_29_o_add_283_OUT<6>_rt
    SLICE_X4Y15.D5       net (fanout=1)        0.561   U4/GND_29_o_GND_29_o_add_283_OUT<6>
    SLICE_X4Y15.DMUX     Topdd                 0.440   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_lutdi3
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C5       net (fanout=1)        0.620   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<3>
    SLICE_X9Y15.C        Tilo                  0.259   U4/Mmux__n12018112
                                                       U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B4      net (fanout=11)       0.500   U4/Mcompar_y[8]_GND_29_o_LessThan_285_o_cy<4>
    SLICE_X10Y14.B       Tilo                  0.203   U4/Mmux__n12018121
                                                       U4/Mmux__n12018121
    SLICE_X10Y14.C4      net (fanout=1)        0.267   U4/Mmux__n12018121
    SLICE_X10Y14.CMUX    Tilo                  0.361   U4/Mmux__n12018121
                                                       U4/Mmux__n12018123_G
                                                       U4/Mmux__n12018123
    SLICE_X13Y15.C6      net (fanout=1)        0.492   U4/Mmux__n12018123
    SLICE_X13Y15.C       Tilo                  0.259   U4/Mmux__n1201152
                                                       U4/Mmux__n12018124
    SLICE_X8Y18.B5       net (fanout=2)        0.603   U4/Mmux__n1201812
    SLICE_X8Y18.BMUX     Tilo                  0.251   U4/GND_29_o_GND_29_o_equal_116_o
                                                       U4/Mmux__n1201242_SW1
    SLICE_X7Y21.A6       net (fanout=1)        0.609   N127
    SLICE_X7Y21.A        Tilo                  0.259   U4/Mmux__n121845
                                                       U4/Mmux__n1201242
    SLICE_X7Y22.B6       net (fanout=8)        0.307   U4/Mmux__n1201242
    SLICE_X7Y22.B        Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016410
    SLICE_X7Y22.A5       net (fanout=1)        0.187   U4/Mmux__n1201649
    SLICE_X7Y22.A        Tilo                  0.259   U4/x<8>
                                                       U4/Mmux__n12016411
    DSP48_X0Y5.C7        net (fanout=1)        0.493   U4/_n1201<7>
    DSP48_X0Y5.CLK       Tdspdck_C_CREG        0.105   U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
                                                       U4/Maddsub_y[8]_GND_29_o_MuLt_378_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.068ns (4.045ns logic, 6.023ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U4/mem/Mram_ram48_RAMA (SLICE_X22Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/memi_0 (FF)
  Destination:          U4/mem/Mram_ram48_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.036 - 0.039)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/memi_0 to U4/mem/Mram_ram48_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   U4/memi<1>
                                                       U4/memi_0
    SLICE_X22Y26.AX      net (fanout=114)      0.290   U4/memi<0>
    SLICE_X22Y26.CLK     Tdh         (-Th)     0.120   U4/mem/Mram_ram48_RAMD_O
                                                       U4/mem/Mram_ram48_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.114ns logic, 0.290ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U4/mem/Mram_ram47_RAMA (SLICE_X26Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/memi_0 (FF)
  Destination:          U4/mem/Mram_ram47_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.097 - 0.082)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/memi_0 to U4/mem/Mram_ram47_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.234   U4/memi<1>
                                                       U4/memi_0
    SLICE_X26Y28.AX      net (fanout=114)      0.318   U4/memi<0>
    SLICE_X26Y28.CLK     Tdh         (-Th)     0.120   U4/mem/Mram_ram47_RAMD_O
                                                       U4/mem/Mram_ram47_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.114ns logic, 0.318ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point U4/mem/Mram_ram48_RAMC (SLICE_X22Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/memi_2 (FF)
  Destination:          U4/mem/Mram_ram48_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/memi_2 to U4/mem/Mram_ram48_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   U4/memi<2>
                                                       U4/memi_2
    SLICE_X22Y26.CX      net (fanout=115)      0.348   U4/memi<2>
    SLICE_X22Y26.CLK     Tdh         (-Th)     0.098   U4/mem/Mram_ram48_RAMD_O
                                                       U4/mem/Mram_ram48_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.100ns logic, 0.348ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: U4/mem/Mram_ram59_RAMD_O/CLK
  Logical resource: U4/mem/Mram_ram59_RAMA/CLK
  Location pin: SLICE_X2Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: U4/mem/Mram_ram59_RAMD_O/CLK
  Logical resource: U4/mem/Mram_ram59_RAMB/CLK
  Location pin: SLICE_X2Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.315|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 864  (Setup/Max: 864, Hold: 0)

Constraints cover 309987 paths, 0 nets, and 4696 connections

Design statistics:
   Minimum period:  10.315ns{1}   (Maximum frequency:  96.946MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 07 10:52:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 256 MB



