// Seed: 540763592
`default_nettype wire
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  always id_0 = 1;
  logic id_3;
  assign id_0 = ~id_3 != id_1;
  type_8(
      1'b0, id_2
  );
  logic id_4;
  type_10
      id_5 (
          .id_0(1),
          .id_1(id_2),
          .id_2(1),
          .id_3(id_1)
      ),
      id_6;
  type_11(
      id_4
  );
endmodule
