// Seed: 3653533430
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3
);
  assign id_2 = {1, 1};
  uwire id_5 = 1'b0;
  wire  id_6;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input supply1 id_6
    , id_9,
    input logic id_7
);
  wire id_10;
  assign id_0 = 1;
  wire  id_11;
  tri   id_12;
  uwire id_13 = 1;
  always @(1 or posedge id_9) begin : LABEL_0
    assign id_12 = id_7;
  end
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
