#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 24 22:19:48 2022
# Process ID: 15892
# Current directory: D:/data/logic_design_lab/final_project/final/final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/data/logic_design_lab/final_project/final/final.runs/synth_1/top.vds
# Journal file: D:/data/logic_design_lab/final_project/final/final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 959.672 ; gain = 233.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'bg_crtl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_crtl.v:24]
INFO: [Synth 8-6157] synthesizing module 'bg_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_mem_addr_gen.v:25]
	Parameter BG_WIDTH bound to: 320 - type: integer 
	Parameter BG_HEIGHT bound to: 240 - type: integer 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter H_WIDTH bound to: 320 - type: integer 
	Parameter H_HEIGHT bound to: 240 - type: integer 
	Parameter BG_AREA bound to: 76800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bg_mem_addr_gen' (2#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_mem_addr_gen.v:25]
WARNING: [Synth 8-7023] instance 'UMEMGEN' of module 'bg_mem_addr_gen' has 7 connections declared, but only 6 given [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_crtl.v:36]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_bg_big' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-15892-DESKTOP-0M9JO91/realtime/blk_mem_gen_bg_big_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_bg_big' (3#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-15892-DESKTOP-0M9JO91/realtime/blk_mem_gen_bg_big_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bg_crtl' (4#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bg_crtl.v:24]
INFO: [Synth 8-6157] synthesizing module 'pipe_crtl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_crtl.v:24]
INFO: [Synth 8-6157] synthesizing module 'pipe_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:42]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
	Parameter PX_ADDR_BITS_N bound to: 17 - type: integer 
	Parameter PIPE_WIDTH_CNT bound to: 16 - type: integer 
	Parameter PIPE_LEN_CNT bound to: 240 - type: integer 
	Parameter PIPE_AREA bound to: 3840 - type: integer 
WARNING: [Synth 8-5788] Register pipe_gaps_reg[5] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:96]
WARNING: [Synth 8-5788] Register pipe_gaps_reg[4] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:96]
WARNING: [Synth 8-5788] Register pipe_gaps_reg[3] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:96]
WARNING: [Synth 8-5788] Register pipe_gaps_reg[2] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:96]
WARNING: [Synth 8-5788] Register pipe_gaps_reg[1] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:96]
WARNING: [Synth 8-5788] Register pipe_gaps_reg[0] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:96]
WARNING: [Synth 8-5788] Register pipe_lens_reg[5] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:103]
WARNING: [Synth 8-5788] Register pipe_lens_reg[4] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:103]
WARNING: [Synth 8-5788] Register pipe_lens_reg[3] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:103]
WARNING: [Synth 8-5788] Register pipe_lens_reg[2] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:103]
WARNING: [Synth 8-5788] Register pipe_lens_reg[1] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:103]
WARNING: [Synth 8-5788] Register pipe_lens_reg[0] in module pipe_mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:103]
INFO: [Synth 8-6155] done synthesizing module 'pipe_mem_addr_gen' (5#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_mem_addr_gen.v:42]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_pipe' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-15892-DESKTOP-0M9JO91/realtime/blk_mem_gen_pipe_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_pipe' (6#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-15892-DESKTOP-0M9JO91/realtime/blk_mem_gen_pipe_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_pipe' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_crtl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'pipe_crtl' (7#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/pipe_crtl.v:24]
INFO: [Synth 8-6157] synthesizing module 'bird_ctrl' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'bird_mem_addr_gen' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:24]
	Parameter BIRD_WIDTH_CNT bound to: 10 - type: integer 
	Parameter BIRD_HEIGHT_CNT bound to: 10 - type: integer 
	Parameter BIRD_AREA bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bird_mem_addr_gen' (8#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_bird' [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-15892-DESKTOP-0M9JO91/realtime/blk_mem_gen_bird_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_bird' (9#1) [D:/data/logic_design_lab/final_project/final/final.runs/synth_1/.Xil/Vivado-15892-DESKTOP-0M9JO91/realtime/blk_mem_gen_bird_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_bird' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'bird_ctrl' (10#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/vga_controller.v:6]
	Parameter CNT_BITS_N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (11#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/vga_controller.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design bird_mem_addr_gen has unconnected port rst
WARNING: [Synth 8-3331] design bg_mem_addr_gen has unconnected port mode[1]
WARNING: [Synth 8-3331] design bg_mem_addr_gen has unconnected port mode[0]
WARNING: [Synth 8-3331] design top has unconnected port btn_u
WARNING: [Synth 8-3331] design top has unconnected port btn_m
WARNING: [Synth 8-3331] design top has unconnected port btn_d
WARNING: [Synth 8-3331] design top has unconnected port btn_r
WARNING: [Synth 8-3331] design top has unconnected port btn_l
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.648 ; gain = 308.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.648 ; gain = 308.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.648 ; gain = 308.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1034.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/blk_mem_gen_pipe/blk_mem_gen_pipe_in_context.xdc] for cell 'UPIPE/blk_mem_gen_pipe_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_pipe/blk_mem_gen_pipe/blk_mem_gen_pipe_in_context.xdc] for cell 'UPIPE/blk_mem_gen_pipe_inst'
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/blk_mem_gen_bird/blk_mem_gen_bird_in_context.xdc] for cell 'UBIRD/blk_mem_gen_bird_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bird/blk_mem_gen_bird/blk_mem_gen_bird_in_context.xdc] for cell 'UBIRD/blk_mem_gen_bird_inst'
Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/blk_mem_gen_bg_big/blk_mem_gen_bg_big_in_context.xdc] for cell 'UBG/blk_mem_gen_bg_inst'
Finished Parsing XDC File [d:/data/logic_design_lab/final_project/final/final.srcs/sources_1/ip/blk_mem_gen_bg_big/blk_mem_gen_bg_big/blk_mem_gen_bg_big_in_context.xdc] for cell 'UBG/blk_mem_gen_bg_inst'
Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/final_project/final/final.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1135.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.633 ; gain = 409.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.633 ; gain = 409.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UPIPE/blk_mem_gen_pipe_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UBIRD/blk_mem_gen_bird_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UBG/blk_mem_gen_bg_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.633 ; gain = 409.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.633 ; gain = 409.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 8     
	   4 Input     17 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 16    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module bg_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module pipe_mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 8     
	   4 Input     17 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 13    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 22    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module bird_mem_addr_gen 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'UBIRD/UMEMGEN/phase_reg' and it is trimmed from '17' to '9' bits. [D:/data/logic_design_lab/final_project/final/final.srcs/sources_1/new/bird_mem_addr_gen.v:51]
WARNING: [Synth 8-3331] design pipe_mem_addr_gen has unconnected port h_cnt[0]
WARNING: [Synth 8-3331] design pipe_mem_addr_gen has unconnected port v_cnt[0]
WARNING: [Synth 8-3331] design top has unconnected port btn_u
WARNING: [Synth 8-3331] design top has unconnected port btn_m
WARNING: [Synth 8-3331] design top has unconnected port btn_d
WARNING: [Synth 8-3331] design top has unconnected port btn_r
WARNING: [Synth 8-3331] design top has unconnected port btn_l
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[0]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[3]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[1]'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[2]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UBG/UMEMGEN/position_reg[9] )
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[0]__0' (FDE) to 'UBIRD/UMEMGEN/phase_reg[5]'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[1]__0' (FDE) to 'UBIRD/UMEMGEN/phase_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[2]__0' (FDE) to 'UBIRD/UMEMGEN/phase_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[5]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[6]'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[6]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[7]'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[7]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UBIRD/UMEMGEN/phase_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_0/UPIPE/UMEMGEN/pos_reg[7]' (FDC) to 'i_0/UPIPE/UMEMGEN/pos_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/UPIPE/UMEMGEN/pos_reg[8]' (FDC) to 'i_0/UPIPE/UMEMGEN/pos_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\UPIPE/UMEMGEN/pos_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1147.746 ; gain = 421.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1147.746 ; gain = 421.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1212.504 ; gain = 486.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[4]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'UBIRD/UMEMGEN/phase_reg[1]' (FDE) to 'UBIRD/UMEMGEN/phase_reg[3]__0'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1213.531 ; gain = 487.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |blk_mem_gen_bg_big |         1|
|2     |blk_mem_gen_bird   |         1|
|3     |blk_mem_gen_pipe   |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_bg_big |     1|
|2     |blk_mem_gen_bird   |     1|
|3     |blk_mem_gen_pipe   |     1|
|4     |BUFG               |     2|
|5     |CARRY4             |   140|
|6     |LUT1               |    70|
|7     |LUT2               |   109|
|8     |LUT3               |    85|
|9     |LUT4               |   107|
|10    |LUT5               |   124|
|11    |LUT6               |   226|
|12    |FDCE               |    14|
|13    |FDPE               |     2|
|14    |FDRE               |    92|
|15    |FDSE               |     2|
|16    |IBUF               |     2|
|17    |OBUF               |    14|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |  1025|
|2     |  UBG            |bg_crtl           |   139|
|3     |    UMEMGEN      |bg_mem_addr_gen   |   127|
|4     |  UBIRD          |bird_ctrl         |    22|
|5     |    UMEMGEN      |bird_mem_addr_gen |     7|
|6     |  UPIPE          |pipe_crtl         |   462|
|7     |    UMEMGEN      |pipe_mem_addr_gen |   447|
|8     |  clk_wiz_0_inst |clock_divisor     |    29|
|9     |  vga_inst       |vga_controller    |   355|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1217.348 ; gain = 491.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1217.348 ; gain = 390.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1217.348 ; gain = 491.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1229.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1229.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1229.438 ; gain = 773.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/final_project/final/final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 24 22:20:58 2022...
