#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x598a620285b0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x598a62028740 .scope module, "uart" "uart" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 1 "RXi";
    .port_info 3 /INPUT 32 "BAUD_RATEi";
    .port_info 4 /INPUT 1 "BAUD_RATE_WEi";
    .port_info 5 /INPUT 1 "BAUD_RATE_RDi";
    .port_info 6 /OUTPUT 1 "DONEo";
    .port_info 7 /INPUT 1 "RDi";
    .port_info 8 /OUTPUT 8 "DATAo";
    .port_info 9 /OUTPUT 1 "EMPTYo";
    .port_info 10 /OUTPUT 1 "FULLo";
P_0x598a6203cf80 .param/l "CLK_FREQ" 0 3 4, +C4<00000101111101011110000100000000>;
P_0x598a6203cfc0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x598a6203d000 .param/l "FIFO_DEPTH" 0 3 6, +C4<00000000000000000000000000010000>;
o0x783538e6e6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x598a6206b6a0_0 .net "BAUD_RATE_RDi", 0 0, o0x783538e6e6a8;  0 drivers
o0x783538e6e798 .functor BUFZ 1, C4<z>; HiZ drive
v0x598a6206b760_0 .net "BAUD_RATE_WEi", 0 0, o0x783538e6e798;  0 drivers
o0x783538e6ea98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x598a6206b870_0 .net "BAUD_RATEi", 31 0, o0x783538e6ea98;  0 drivers
o0x783538e6e018 .functor BUFZ 1, C4<z>; HiZ drive
v0x598a6206b910_0 .net "CLKip", 0 0, o0x783538e6e018;  0 drivers
v0x598a6206b9b0_0 .net "DATAo", 7 0, v0x598a6203dc60_0;  1 drivers
v0x598a6206baa0_0 .var "DONEo", 0 0;
v0x598a6206bb40_0 .net "EMPTYo", 0 0, L_0x598a6207c7e0;  1 drivers
v0x598a6206bc10_0 .net "FULLo", 0 0, L_0x598a6207c510;  1 drivers
o0x783538e6e108 .functor BUFZ 1, C4<z>; HiZ drive
v0x598a6206bce0_0 .net "RDi", 0 0, o0x783538e6e108;  0 drivers
o0x783538e6e138 .functor BUFZ 1, C4<z>; HiZ drive
v0x598a6206bdb0_0 .net "RSTi", 0 0, o0x783538e6e138;  0 drivers
o0x783538e6e978 .functor BUFZ 1, C4<z>; HiZ drive
v0x598a6206be50_0 .net "RXi", 0 0, o0x783538e6e978;  0 drivers
v0x598a6206bef0_0 .net "data", 7 0, v0x598a6206a440_0;  1 drivers
v0x598a6206bfe0_0 .net "done", 0 0, v0x598a6206a4e0_0;  1 drivers
v0x598a6206c0d0_0 .net "ready", 0 0, v0x598a6206a5b0_0;  1 drivers
S_0x598a62026fb0 .scope module, "fifo_inst" "DualPortFIFO" 3 50, 4 219 0, S_0x598a62028740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 8 "DATAi";
    .port_info 3 /INPUT 1 "WEi";
    .port_info 4 /OUTPUT 1 "FULLo";
    .port_info 5 /OUTPUT 8 "DATAo";
    .port_info 6 /INPUT 1 "RDi";
    .port_info 7 /OUTPUT 1 "EMPTYo";
P_0x598a62019650 .param/l "DATA_WIDTH" 0 4 220, +C4<00000000000000000000000000001000>;
P_0x598a62019690 .param/l "FIFO_DEPTH" 0 4 221, +C4<00000000000000000000000000010000>;
v0x598a6203d480_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a6203d7b0_0 .net "DATAi", 7 0, v0x598a6206a440_0;  alias, 1 drivers
v0x598a6203dc60_0 .var "DATAo", 7 0;
v0x598a6203df90_0 .net "EMPTYo", 0 0, L_0x598a6207c7e0;  alias, 1 drivers
v0x598a6203e440_0 .net "FULLo", 0 0, L_0x598a6207c510;  alias, 1 drivers
v0x598a6203e770_0 .net "RDi", 0 0, o0x783538e6e108;  alias, 0 drivers
v0x598a6203ecf0_0 .net "RSTi", 0 0, o0x783538e6e138;  alias, 0 drivers
v0x598a62066a40_0 .net "WEi", 0 0, v0x598a6206a4e0_0;  alias, 1 drivers
v0x598a62066b00_0 .net *"_ivl_0", 31 0, L_0x598a6206c350;  1 drivers
L_0x783538bb70a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x598a62066be0_0 .net *"_ivl_11", 26 0, L_0x783538bb70a8;  1 drivers
L_0x783538bb70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x598a62066cc0_0 .net/2u *"_ivl_12", 31 0, L_0x783538bb70f0;  1 drivers
L_0x783538bb7018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x598a62066da0_0 .net *"_ivl_3", 26 0, L_0x783538bb7018;  1 drivers
L_0x783538bb7060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x598a62066e80_0 .net/2u *"_ivl_4", 31 0, L_0x783538bb7060;  1 drivers
v0x598a62066f60_0 .net *"_ivl_8", 31 0, L_0x598a6207c6a0;  1 drivers
v0x598a62067040_0 .var "count", 4 0;
v0x598a62067120 .array "fifo_mem", 15 0, 7 0;
v0x598a620671e0_0 .var "rd_ptr", 3 0;
v0x598a620673d0_0 .var "wr_ptr", 3 0;
E_0x598a6202e3f0 .event posedge, v0x598a6203ecf0_0, v0x598a6203d480_0;
L_0x598a6206c350 .concat [ 5 27 0 0], v0x598a62067040_0, L_0x783538bb7018;
L_0x598a6207c510 .cmp/eq 32, L_0x598a6206c350, L_0x783538bb7060;
L_0x598a6207c6a0 .concat [ 5 27 0 0], v0x598a62067040_0, L_0x783538bb70a8;
L_0x598a6207c7e0 .cmp/eq 32, L_0x598a6207c6a0, L_0x783538bb70f0;
S_0x598a620675b0 .scope module, "uart_rx_inst" "uart_rx" 3 34, 5 12 0, S_0x598a62028740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 1 "RXi";
    .port_info 3 /INPUT 1 "BAUD_RATE_RDi";
    .port_info 4 /INPUT 1 "BAUD_RATE_WEi";
    .port_info 5 /INPUT 32 "BAUD_RATEi";
    .port_info 6 /OUTPUT 1 "DONEo";
    .port_info 7 /OUTPUT 1 "READYo";
    .port_info 8 /OUTPUT 8 "DATAo";
P_0x598a62048530 .param/l "DATA_WDTH" 0 5 15, +C4<00000000000000000000000000001000>;
P_0x598a62048570 .param/l "FREQ_CLK" 0 5 14, +C4<00000101111101011110000100000000>;
enum0x598a61fe6bb0 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "RECEIVE" 2'b10,
   "STOP" 2'b11
 ;
v0x598a6206a130_0 .net "BAUD_RATE_RDi", 0 0, o0x783538e6e6a8;  alias, 0 drivers
v0x598a6206a200_0 .net "BAUD_RATE_WEi", 0 0, o0x783538e6e798;  alias, 0 drivers
v0x598a6206a2d0_0 .net "BAUD_RATEi", 31 0, o0x783538e6ea98;  alias, 0 drivers
v0x598a6206a3a0_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a6206a440_0 .var "DATAo", 7 0;
v0x598a6206a4e0_0 .var "DONEo", 0 0;
v0x598a6206a5b0_0 .var "READYo", 0 0;
v0x598a6206a650_0 .net "RSTi", 0 0, o0x783538e6e138;  alias, 0 drivers
v0x598a6206a740_0 .net "RXi", 0 0, o0x783538e6e978;  alias, 0 drivers
v0x598a6206a7e0_0 .var "STATE", 1 0;
v0x598a6206a880_0 .var/2u "baud_rate", 31 0;
v0x598a6206a970_0 .net "baud_rate_read", 0 0, v0x598a62068710_0;  1 drivers
v0x598a6206aa10_0 .net "baud_rate_we", 0 0, v0x598a62068c70_0;  1 drivers
v0x598a6206ab00_0 .var/2u "bit_cntr", 31 0;
v0x598a6206abc0_0 .var "bit_idx", 3 0;
v0x598a6206aca0_0 .net/2u "br", 31 0, L_0x598a6206c2b0;  1 drivers
v0x598a6206ad80_0 .var/2u "clk_count", 31 0;
v0x598a6206af70_0 .var "data", 7 0;
v0x598a6206b050_0 .var "done", 0 0;
v0x598a6206b110_0 .var/2u "half_bit_cntr", 31 0;
v0x598a6206b1f0_0 .var "half_rx_strb", 0 0;
v0x598a6206b2b0_0 .var "ready", 0 0;
v0x598a6206b370_0 .net "rst", 0 0, v0x598a62069630_0;  1 drivers
v0x598a6206b410_0 .net "rx", 0 0, v0x598a62069b60_0;  1 drivers
v0x598a6206b4b0_0 .var "rx_strb", 0 0;
E_0x598a6202dce0 .event edge, v0x598a6206af70_0, v0x598a6206b2b0_0, v0x598a6206b050_0;
E_0x598a61ffa390 .event edge, v0x598a6206a2d0_0;
L_0x598a6206c2b0 .cast/2 32, v0x598a62067eb0_0;
S_0x598a620679c0 .scope module, "baud_rate_mem" "mem" 5 54, 6 10 0, S_0x598a620675b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RDi";
    .port_info 2 /INPUT 1 "WEi";
    .port_info 3 /INPUT 32 "DATAi";
    .port_info 4 /OUTPUT 32 "Qo";
P_0x598a62067bc0 .param/l "DATA_WIDTH" 0 6 12, +C4<00000000000000000000000000100000>;
v0x598a62067d00_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a62067df0_0 .net "DATAi", 31 0, v0x598a6206a880_0;  1 drivers
v0x598a62067eb0_0 .var "Qo", 31 0;
v0x598a62067fa0_0 .net "RDi", 0 0, v0x598a62068710_0;  alias, 1 drivers
v0x598a62068060_0 .net "WEi", 0 0, v0x598a62068c70_0;  alias, 1 drivers
v0x598a62068170_0 .var "ram", 31 0;
E_0x598a620499f0 .event posedge, v0x598a6203d480_0;
S_0x598a620682f0 .scope module, "br_rd_stab" "sync" 5 51, 7 10 0, S_0x598a620675b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x598a62068540_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a62068650_0 .net "SIGi", 0 0, o0x783538e6e6a8;  alias, 0 drivers
v0x598a62068710_0 .var "SIGo", 0 0;
v0x598a620687b0_0 .var "meta_sig", 0 0;
S_0x598a620688b0 .scope module, "br_we_stab" "sync" 5 50, 7 10 0, S_0x598a620675b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x598a62068b10_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a62068bb0_0 .net "SIGi", 0 0, o0x783538e6e798;  alias, 0 drivers
v0x598a62068c70_0 .var "SIGo", 0 0;
v0x598a62068d70_0 .var "meta_sig", 0 0;
S_0x598a62068e70 .scope begin, "calc_bit_value" "calc_bit_value" 5 72, 5 72 0, S_0x598a620675b0;
 .timescale -9 -12;
S_0x598a62069050 .scope begin, "fsm_uart_rx" "fsm_uart_rx" 5 129, 5 129 0, S_0x598a620675b0;
 .timescale -9 -12;
S_0x598a62069280 .scope module, "rst_stab" "sync" 5 49, 7 10 0, S_0x598a620675b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x598a620694b0_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a62069570_0 .net "SIGi", 0 0, o0x783538e6e138;  alias, 0 drivers
v0x598a62069630_0 .var "SIGo", 0 0;
v0x598a62069700_0 .var "meta_sig", 0 0;
S_0x598a62069800 .scope module, "rx_stab" "sync" 5 48, 7 10 0, S_0x598a620675b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x598a620699e0_0 .net "CLKip", 0 0, o0x783538e6e018;  alias, 0 drivers
v0x598a62069aa0_0 .net "SIGi", 0 0, o0x783538e6e978;  alias, 0 drivers
v0x598a62069b60_0 .var "SIGo", 0 0;
v0x598a62069c30_0 .var "meta_sig", 0 0;
S_0x598a62069d70 .scope begin, "set_out" "set_out" 5 184, 5 184 0, S_0x598a620675b0;
 .timescale -9 -12;
S_0x598a62069f50 .scope begin, "strobe_logic" "strobe_logic" 5 79, 5 79 0, S_0x598a620675b0;
 .timescale -9 -12;
    .scope S_0x598a62069800;
T_0 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62069aa0_0;
    %assign/vec4 v0x598a62069c30_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x598a62069800;
T_1 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62069c30_0;
    %assign/vec4 v0x598a62069b60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x598a62069280;
T_2 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62069570_0;
    %assign/vec4 v0x598a62069700_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x598a62069280;
T_3 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62069700_0;
    %assign/vec4 v0x598a62069630_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x598a620688b0;
T_4 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62068bb0_0;
    %assign/vec4 v0x598a62068d70_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x598a620688b0;
T_5 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62068d70_0;
    %assign/vec4 v0x598a62068c70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x598a620682f0;
T_6 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62068650_0;
    %assign/vec4 v0x598a620687b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x598a620682f0;
T_7 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a620687b0_0;
    %assign/vec4 v0x598a62068710_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x598a620679c0;
T_8 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62068060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x598a62067df0_0;
    %assign/vec4 v0x598a62068170_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x598a620679c0;
T_9 ;
    %wait E_0x598a620499f0;
    %load/vec4 v0x598a62067fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x598a62068170_0;
    %assign/vec4 v0x598a62067eb0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x598a620675b0;
T_10 ;
Ewait_0 .event/or E_0x598a61ffa390, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x598a62068e70;
    %jmp t_0;
    .scope S_0x598a62068e70;
t_1 ;
    %load/vec4 v0x598a6206a2d0_0;
    %cast2;
    %store/vec4 v0x598a6206a880_0, 0, 32;
    %pushi/vec4 100000000, 0, 32;
    %load/vec4 v0x598a6206a880_0;
    %div;
    %cast2;
    %store/vec4 v0x598a6206ab00_0, 0, 32;
    %load/vec4 v0x598a6206ab00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v0x598a6206b110_0, 0, 32;
    %end;
    .scope S_0x598a620675b0;
t_0 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x598a620675b0;
T_11 ;
    %wait E_0x598a620499f0;
    %fork t_3, S_0x598a62069f50;
    %jmp t_2;
    .scope S_0x598a62069f50;
t_3 ;
    %load/vec4 v0x598a6206b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b4b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x598a6206a7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b4b0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x598a6206ad80_0;
    %load/vec4 v0x598a6206b110_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598a6206b1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b1f0_0, 0;
    %load/vec4 v0x598a6206ad80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x598a6206ad80_0, 0;
T_11.9 ;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x598a6206ad80_0;
    %load/vec4 v0x598a6206ab00_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598a6206b4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b4b0_0, 0;
    %load/vec4 v0x598a6206ad80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x598a6206ad80_0, 0;
T_11.11 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x598a6206ad80_0;
    %load/vec4 v0x598a6206ab00_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598a6206b4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b4b0_0, 0;
    %load/vec4 v0x598a6206ad80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x598a6206ad80_0, 0;
T_11.13 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %end;
    .scope S_0x598a620675b0;
t_2 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x598a620675b0;
T_12 ;
    %wait E_0x598a620499f0;
    %fork t_5, S_0x598a62069050;
    %jmp t_4;
    .scope S_0x598a62069050;
t_5 ;
    %load/vec4 v0x598a6206b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x598a6206abc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x598a6206ad80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x598a6206a7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x598a6206a7e0_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598a6206b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b050_0, 0;
    %load/vec4 v0x598a6206b410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x598a6206b410_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %assign/vec4 v0x598a6206a7e0_0, 0;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x598a6206b2b0_0, 0;
    %load/vec4 v0x598a6206b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x598a6206b410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x598a6206b410_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %assign/vec4 v0x598a6206a7e0_0, 0;
T_12.14 ;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x598a6206a7e0_0, 0;
T_12.13 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x598a6206b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x598a6206b410_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x598a6206abc0_0;
    %assign/vec4/off/d v0x598a6206af70_0, 4, 5;
    %load/vec4 v0x598a6206abc0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_12.20, 5;
    %load/vec4 v0x598a6206abc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x598a6206abc0_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x598a6206abc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x598a6206a7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x598a6206b050_0, 0;
T_12.21 ;
    %jmp T_12.19;
T_12.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x598a6206a7e0_0, 0;
T_12.19 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x598a6206b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %load/vec4 v0x598a6206b4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %assign/vec4 v0x598a6206a7e0_0, 0;
T_12.22 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.1 ;
    %end;
    .scope S_0x598a620675b0;
t_4 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x598a620675b0;
T_13 ;
Ewait_1 .event/or E_0x598a6202dce0, E_0x0;
    %wait Ewait_1;
    %fork t_7, S_0x598a62069d70;
    %jmp t_6;
    .scope S_0x598a62069d70;
t_7 ;
    %load/vec4 v0x598a6206af70_0;
    %store/vec4 v0x598a6206a440_0, 0, 8;
    %load/vec4 v0x598a6206b2b0_0;
    %store/vec4 v0x598a6206a5b0_0, 0, 1;
    %load/vec4 v0x598a6206b050_0;
    %store/vec4 v0x598a6206a4e0_0, 0, 1;
    %end;
    .scope S_0x598a620675b0;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x598a62026fb0;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x598a620673d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x598a620671e0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x598a62067040_0, 0, 5;
    %end;
    .thread T_14, $init;
    .scope S_0x598a62026fb0;
T_15 ;
    %wait E_0x598a6202e3f0;
    %load/vec4 v0x598a6203ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x598a620673d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x598a620671e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x598a62067040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x598a62066a40_0;
    %load/vec4 v0x598a6203e440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x598a6203d7b0_0;
    %load/vec4 v0x598a620673d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x598a62067120, 0, 4;
    %load/vec4 v0x598a620673d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0x598a620673d0_0;
    %addi 1, 0, 4;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v0x598a620673d0_0, 0;
T_15.2 ;
    %load/vec4 v0x598a6203e770_0;
    %load/vec4 v0x598a6203df90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x598a620671e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x598a62067120, 4;
    %assign/vec4 v0x598a6203dc60_0, 0;
    %load/vec4 v0x598a620671e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %load/vec4 v0x598a620671e0_0;
    %addi 1, 0, 4;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %assign/vec4 v0x598a620671e0_0, 0;
T_15.6 ;
    %load/vec4 v0x598a62066a40_0;
    %load/vec4 v0x598a6203e440_0;
    %nor/r;
    %and;
    %load/vec4 v0x598a6203e770_0;
    %load/vec4 v0x598a6203df90_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %jmp T_15.14;
T_15.10 ;
    %load/vec4 v0x598a62067040_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x598a62067040_0, 0;
    %jmp T_15.14;
T_15.11 ;
    %load/vec4 v0x598a62067040_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x598a62067040_0, 0;
    %jmp T_15.14;
T_15.12 ;
    %load/vec4 v0x598a62067040_0;
    %assign/vec4 v0x598a62067040_0, 0;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "/home/imp/work/uart/test/../src/uart.sv";
    "/home/imp/work/uart/test/../src/fifo.sv";
    "/home/imp/work/uart/test/../src/uart_rx.sv";
    "/home/imp/work/uart/test/../src/uart_rx_mem.sv";
    "/home/imp/work/uart/test/../src/sync.sv";
