#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fea4d101d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fea4da5610_0 .net "PC", 31 0, v000001fea4d49d20_0;  1 drivers
v000001fea4da5390_0 .var "clk", 0 0;
v000001fea4da4d50_0 .net "clkout", 0 0, L_000001fea4da1ad0;  1 drivers
v000001fea4da4850_0 .net "cycles_consumed", 31 0, v000001fea4da5930_0;  1 drivers
v000001fea4da48f0_0 .var "rst", 0 0;
S_000001fea4d104f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fea4d101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fea4d2e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fea4d2e908 .param/l "add" 0 4 5, C4<100000>;
P_000001fea4d2e940 .param/l "addi" 0 4 8, C4<001000>;
P_000001fea4d2e978 .param/l "addu" 0 4 5, C4<100001>;
P_000001fea4d2e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fea4d2e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fea4d2ea20 .param/l "beq" 0 4 10, C4<000100>;
P_000001fea4d2ea58 .param/l "bne" 0 4 10, C4<000101>;
P_000001fea4d2ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fea4d2eac8 .param/l "j" 0 4 12, C4<000010>;
P_000001fea4d2eb00 .param/l "jal" 0 4 12, C4<000011>;
P_000001fea4d2eb38 .param/l "jr" 0 4 6, C4<001000>;
P_000001fea4d2eb70 .param/l "lw" 0 4 8, C4<100011>;
P_000001fea4d2eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fea4d2ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fea4d2ec18 .param/l "ori" 0 4 8, C4<001101>;
P_000001fea4d2ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fea4d2ec88 .param/l "sll" 0 4 6, C4<000000>;
P_000001fea4d2ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fea4d2ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fea4d2ed30 .param/l "srl" 0 4 6, C4<000010>;
P_000001fea4d2ed68 .param/l "sub" 0 4 5, C4<100010>;
P_000001fea4d2eda0 .param/l "subu" 0 4 5, C4<100011>;
P_000001fea4d2edd8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fea4d2ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fea4d2ee48 .param/l "xori" 0 4 8, C4<001110>;
L_000001fea4da0fe0 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1360 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1a60 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da0cd0 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1440 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1280 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1830 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da0e20 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1ad0 .functor OR 1, v000001fea4da5390_0, v000001fea4d18f60_0, C4<0>, C4<0>;
L_000001fea4da0db0 .functor OR 1, L_000001fea4def300, L_000001fea4def940, C4<0>, C4<0>;
L_000001fea4da1210 .functor AND 1, L_000001fea4deed60, L_000001fea4def8a0, C4<1>, C4<1>;
L_000001fea4da13d0 .functor NOT 1, v000001fea4da48f0_0, C4<0>, C4<0>, C4<0>;
L_000001fea4da1130 .functor OR 1, L_000001fea4def440, L_000001fea4df0520, C4<0>, C4<0>;
L_000001fea4da1b40 .functor OR 1, L_000001fea4da1130, L_000001fea4df0700, C4<0>, C4<0>;
L_000001fea4da11a0 .functor OR 1, L_000001fea4def800, L_000001fea4e04b10, C4<0>, C4<0>;
L_000001fea4da12f0 .functor AND 1, L_000001fea4def760, L_000001fea4da11a0, C4<1>, C4<1>;
L_000001fea4da18a0 .functor OR 1, L_000001fea4e05bf0, L_000001fea4e05b50, C4<0>, C4<0>;
L_000001fea4da0d40 .functor AND 1, L_000001fea4e050b0, L_000001fea4da18a0, C4<1>, C4<1>;
L_000001fea4da0f70 .functor NOT 1, L_000001fea4da1ad0, C4<0>, C4<0>, C4<0>;
v000001fea4d4a0e0_0 .net "ALUOp", 3 0, v000001fea4d186a0_0;  1 drivers
v000001fea4d4a180_0 .net "ALUResult", 31 0, v000001fea4d49fa0_0;  1 drivers
v000001fea4d4aa40_0 .net "ALUSrc", 0 0, v000001fea4d17980_0;  1 drivers
v000001fea4d4db60_0 .net "ALUin2", 31 0, L_000001fea4e065f0;  1 drivers
v000001fea4d4e060_0 .net "MemReadEn", 0 0, v000001fea4d17fc0_0;  1 drivers
v000001fea4d4ece0_0 .net "MemWriteEn", 0 0, v000001fea4d17b60_0;  1 drivers
v000001fea4d4d660_0 .net "MemtoReg", 0 0, v000001fea4d17840_0;  1 drivers
v000001fea4d4d8e0_0 .net "PC", 31 0, v000001fea4d49d20_0;  alias, 1 drivers
v000001fea4d4e240_0 .net "PCPlus1", 31 0, L_000001fea4df0160;  1 drivers
v000001fea4d4e100_0 .net "PCsrc", 0 0, v000001fea4d49640_0;  1 drivers
v000001fea4d4e7e0_0 .net "RegDst", 0 0, v000001fea4d19000_0;  1 drivers
v000001fea4d4e6a0_0 .net "RegWriteEn", 0 0, v000001fea4d18ba0_0;  1 drivers
v000001fea4d4d0c0_0 .net "WriteRegister", 4 0, L_000001fea4dee900;  1 drivers
v000001fea4d4e740_0 .net *"_ivl_0", 0 0, L_000001fea4da0fe0;  1 drivers
L_000001fea4da6850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4dfc0_0 .net/2u *"_ivl_10", 4 0, L_000001fea4da6850;  1 drivers
L_000001fea4da6c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d2a0_0 .net *"_ivl_101", 15 0, L_000001fea4da6c40;  1 drivers
v000001fea4d4dc00_0 .net *"_ivl_102", 31 0, L_000001fea4defee0;  1 drivers
L_000001fea4da6c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d020_0 .net *"_ivl_105", 25 0, L_000001fea4da6c88;  1 drivers
L_000001fea4da6cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d700_0 .net/2u *"_ivl_106", 31 0, L_000001fea4da6cd0;  1 drivers
v000001fea4d4d340_0 .net *"_ivl_108", 0 0, L_000001fea4deed60;  1 drivers
L_000001fea4da6d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4cf80_0 .net/2u *"_ivl_110", 5 0, L_000001fea4da6d18;  1 drivers
v000001fea4d4e880_0 .net *"_ivl_112", 0 0, L_000001fea4def8a0;  1 drivers
v000001fea4d4e1a0_0 .net *"_ivl_115", 0 0, L_000001fea4da1210;  1 drivers
v000001fea4d4eba0_0 .net *"_ivl_116", 47 0, L_000001fea4def620;  1 drivers
L_000001fea4da6d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4e420_0 .net *"_ivl_119", 15 0, L_000001fea4da6d60;  1 drivers
L_000001fea4da6898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fea4d4dd40_0 .net/2u *"_ivl_12", 5 0, L_000001fea4da6898;  1 drivers
v000001fea4d4e4c0_0 .net *"_ivl_120", 47 0, L_000001fea4deec20;  1 drivers
L_000001fea4da6da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4de80_0 .net *"_ivl_123", 15 0, L_000001fea4da6da8;  1 drivers
v000001fea4d4d160_0 .net *"_ivl_125", 0 0, L_000001fea4df0020;  1 drivers
v000001fea4d4d980_0 .net *"_ivl_126", 31 0, L_000001fea4def1c0;  1 drivers
v000001fea4d4dca0_0 .net *"_ivl_128", 47 0, L_000001fea4defda0;  1 drivers
v000001fea4d4d200_0 .net *"_ivl_130", 47 0, L_000001fea4defe40;  1 drivers
v000001fea4d4da20_0 .net *"_ivl_132", 47 0, L_000001fea4dee9a0;  1 drivers
v000001fea4d4e2e0_0 .net *"_ivl_134", 47 0, L_000001fea4df00c0;  1 drivers
v000001fea4d4dac0_0 .net *"_ivl_14", 0 0, L_000001fea4da4c10;  1 drivers
v000001fea4d4e560_0 .net *"_ivl_140", 0 0, L_000001fea4da13d0;  1 drivers
L_000001fea4da6e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d3e0_0 .net/2u *"_ivl_142", 31 0, L_000001fea4da6e38;  1 drivers
L_000001fea4da6f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d480_0 .net/2u *"_ivl_146", 5 0, L_000001fea4da6f10;  1 drivers
v000001fea4d4dde0_0 .net *"_ivl_148", 0 0, L_000001fea4def440;  1 drivers
L_000001fea4da6f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fea4d4e9c0_0 .net/2u *"_ivl_150", 5 0, L_000001fea4da6f58;  1 drivers
v000001fea4d4ed80_0 .net *"_ivl_152", 0 0, L_000001fea4df0520;  1 drivers
v000001fea4d4e380_0 .net *"_ivl_155", 0 0, L_000001fea4da1130;  1 drivers
L_000001fea4da6fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fea4d4ee20_0 .net/2u *"_ivl_156", 5 0, L_000001fea4da6fa0;  1 drivers
v000001fea4d4e600_0 .net *"_ivl_158", 0 0, L_000001fea4df0700;  1 drivers
L_000001fea4da68e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d520_0 .net/2u *"_ivl_16", 4 0, L_000001fea4da68e0;  1 drivers
v000001fea4d4e920_0 .net *"_ivl_161", 0 0, L_000001fea4da1b40;  1 drivers
L_000001fea4da6fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4df20_0 .net/2u *"_ivl_162", 15 0, L_000001fea4da6fe8;  1 drivers
v000001fea4d4ea60_0 .net *"_ivl_164", 31 0, L_000001fea4deeea0;  1 drivers
v000001fea4d4eb00_0 .net *"_ivl_167", 0 0, L_000001fea4def4e0;  1 drivers
v000001fea4d4d5c0_0 .net *"_ivl_168", 15 0, L_000001fea4deef40;  1 drivers
v000001fea4d4ec40_0 .net *"_ivl_170", 31 0, L_000001fea4deefe0;  1 drivers
v000001fea4d4d7a0_0 .net *"_ivl_174", 31 0, L_000001fea4def6c0;  1 drivers
L_000001fea4da7030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4d840_0 .net *"_ivl_177", 25 0, L_000001fea4da7030;  1 drivers
L_000001fea4da7078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da3ce0_0 .net/2u *"_ivl_178", 31 0, L_000001fea4da7078;  1 drivers
v000001fea4da3600_0 .net *"_ivl_180", 0 0, L_000001fea4def760;  1 drivers
L_000001fea4da70c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da2200_0 .net/2u *"_ivl_182", 5 0, L_000001fea4da70c0;  1 drivers
v000001fea4da2020_0 .net *"_ivl_184", 0 0, L_000001fea4def800;  1 drivers
L_000001fea4da7108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fea4da3560_0 .net/2u *"_ivl_186", 5 0, L_000001fea4da7108;  1 drivers
v000001fea4da20c0_0 .net *"_ivl_188", 0 0, L_000001fea4e04b10;  1 drivers
v000001fea4da31a0_0 .net *"_ivl_19", 4 0, L_000001fea4da5c50;  1 drivers
v000001fea4da2160_0 .net *"_ivl_191", 0 0, L_000001fea4da11a0;  1 drivers
v000001fea4da3060_0 .net *"_ivl_193", 0 0, L_000001fea4da12f0;  1 drivers
L_000001fea4da7150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fea4da2c00_0 .net/2u *"_ivl_194", 5 0, L_000001fea4da7150;  1 drivers
v000001fea4da2ac0_0 .net *"_ivl_196", 0 0, L_000001fea4e06230;  1 drivers
L_000001fea4da7198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fea4da22a0_0 .net/2u *"_ivl_198", 31 0, L_000001fea4da7198;  1 drivers
L_000001fea4da6808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da36a0_0 .net/2u *"_ivl_2", 5 0, L_000001fea4da6808;  1 drivers
v000001fea4da2ca0_0 .net *"_ivl_20", 4 0, L_000001fea4da5110;  1 drivers
v000001fea4da2d40_0 .net *"_ivl_200", 31 0, L_000001fea4e055b0;  1 drivers
v000001fea4da3240_0 .net *"_ivl_204", 31 0, L_000001fea4e05150;  1 drivers
L_000001fea4da71e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da2de0_0 .net *"_ivl_207", 25 0, L_000001fea4da71e0;  1 drivers
L_000001fea4da7228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da3100_0 .net/2u *"_ivl_208", 31 0, L_000001fea4da7228;  1 drivers
v000001fea4da2340_0 .net *"_ivl_210", 0 0, L_000001fea4e050b0;  1 drivers
L_000001fea4da7270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da3ec0_0 .net/2u *"_ivl_212", 5 0, L_000001fea4da7270;  1 drivers
v000001fea4da2b60_0 .net *"_ivl_214", 0 0, L_000001fea4e05bf0;  1 drivers
L_000001fea4da72b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fea4da28e0_0 .net/2u *"_ivl_216", 5 0, L_000001fea4da72b8;  1 drivers
v000001fea4da2e80_0 .net *"_ivl_218", 0 0, L_000001fea4e05b50;  1 drivers
v000001fea4da27a0_0 .net *"_ivl_221", 0 0, L_000001fea4da18a0;  1 drivers
v000001fea4da2f20_0 .net *"_ivl_223", 0 0, L_000001fea4da0d40;  1 drivers
L_000001fea4da7300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fea4da2fc0_0 .net/2u *"_ivl_224", 5 0, L_000001fea4da7300;  1 drivers
v000001fea4da2700_0 .net *"_ivl_226", 0 0, L_000001fea4e062d0;  1 drivers
v000001fea4da2520_0 .net *"_ivl_228", 31 0, L_000001fea4e04d90;  1 drivers
v000001fea4da32e0_0 .net *"_ivl_24", 0 0, L_000001fea4da1a60;  1 drivers
L_000001fea4da6928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fea4da3380_0 .net/2u *"_ivl_26", 4 0, L_000001fea4da6928;  1 drivers
v000001fea4da23e0_0 .net *"_ivl_29", 4 0, L_000001fea4da5430;  1 drivers
v000001fea4da3420_0 .net *"_ivl_32", 0 0, L_000001fea4da0cd0;  1 drivers
L_000001fea4da6970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fea4da34c0_0 .net/2u *"_ivl_34", 4 0, L_000001fea4da6970;  1 drivers
v000001fea4da2840_0 .net *"_ivl_37", 4 0, L_000001fea4da5d90;  1 drivers
v000001fea4da3d80_0 .net *"_ivl_40", 0 0, L_000001fea4da1440;  1 drivers
L_000001fea4da69b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da2660_0 .net/2u *"_ivl_42", 15 0, L_000001fea4da69b8;  1 drivers
v000001fea4da2480_0 .net *"_ivl_45", 15 0, L_000001fea4def120;  1 drivers
v000001fea4da3740_0 .net *"_ivl_48", 0 0, L_000001fea4da1280;  1 drivers
v000001fea4da3e20_0 .net *"_ivl_5", 5 0, L_000001fea4da5a70;  1 drivers
L_000001fea4da6a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da25c0_0 .net/2u *"_ivl_50", 36 0, L_000001fea4da6a00;  1 drivers
L_000001fea4da6a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da37e0_0 .net/2u *"_ivl_52", 31 0, L_000001fea4da6a48;  1 drivers
v000001fea4da3880_0 .net *"_ivl_55", 4 0, L_000001fea4deeb80;  1 drivers
v000001fea4da3b00_0 .net *"_ivl_56", 36 0, L_000001fea4deff80;  1 drivers
v000001fea4da3ba0_0 .net *"_ivl_58", 36 0, L_000001fea4defbc0;  1 drivers
v000001fea4da3920_0 .net *"_ivl_62", 0 0, L_000001fea4da1830;  1 drivers
L_000001fea4da6a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da39c0_0 .net/2u *"_ivl_64", 5 0, L_000001fea4da6a90;  1 drivers
v000001fea4da2a20_0 .net *"_ivl_67", 5 0, L_000001fea4defa80;  1 drivers
v000001fea4da3a60_0 .net *"_ivl_70", 0 0, L_000001fea4da0e20;  1 drivers
L_000001fea4da6ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da2980_0 .net/2u *"_ivl_72", 57 0, L_000001fea4da6ad8;  1 drivers
L_000001fea4da6b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4da3c40_0 .net/2u *"_ivl_74", 31 0, L_000001fea4da6b20;  1 drivers
v000001fea4da47b0_0 .net *"_ivl_77", 25 0, L_000001fea4deee00;  1 drivers
v000001fea4da5750_0 .net *"_ivl_78", 57 0, L_000001fea4def260;  1 drivers
v000001fea4da5e30_0 .net *"_ivl_8", 0 0, L_000001fea4da1360;  1 drivers
v000001fea4da56b0_0 .net *"_ivl_80", 57 0, L_000001fea4defc60;  1 drivers
L_000001fea4da6b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fea4da5ed0_0 .net/2u *"_ivl_84", 31 0, L_000001fea4da6b68;  1 drivers
L_000001fea4da6bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fea4da45d0_0 .net/2u *"_ivl_88", 5 0, L_000001fea4da6bb0;  1 drivers
v000001fea4da4670_0 .net *"_ivl_90", 0 0, L_000001fea4def300;  1 drivers
L_000001fea4da6bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fea4da5b10_0 .net/2u *"_ivl_92", 5 0, L_000001fea4da6bf8;  1 drivers
v000001fea4da4170_0 .net *"_ivl_94", 0 0, L_000001fea4def940;  1 drivers
v000001fea4da4990_0 .net *"_ivl_97", 0 0, L_000001fea4da0db0;  1 drivers
v000001fea4da51b0_0 .net *"_ivl_98", 47 0, L_000001fea4df0200;  1 drivers
v000001fea4da4ad0_0 .net "adderResult", 31 0, L_000001fea4df02a0;  1 drivers
v000001fea4da4030_0 .net "address", 31 0, L_000001fea4defd00;  1 drivers
v000001fea4da4f30_0 .net "clk", 0 0, L_000001fea4da1ad0;  alias, 1 drivers
v000001fea4da5930_0 .var "cycles_consumed", 31 0;
v000001fea4da5bb0_0 .net "extImm", 31 0, L_000001fea4def580;  1 drivers
v000001fea4da57f0_0 .net "funct", 5 0, L_000001fea4defb20;  1 drivers
v000001fea4da40d0_0 .net "hlt", 0 0, v000001fea4d18f60_0;  1 drivers
v000001fea4da5250_0 .net "imm", 15 0, L_000001fea4def080;  1 drivers
v000001fea4da5070_0 .net "immediate", 31 0, L_000001fea4e04cf0;  1 drivers
v000001fea4da4350_0 .net "input_clk", 0 0, v000001fea4da5390_0;  1 drivers
v000001fea4da54d0_0 .net "instruction", 31 0, L_000001fea4df05c0;  1 drivers
v000001fea4da4df0_0 .net "memoryReadData", 31 0, v000001fea4d49aa0_0;  1 drivers
v000001fea4da5570_0 .net "nextPC", 31 0, L_000001fea4deea40;  1 drivers
v000001fea4da4fd0_0 .net "opcode", 5 0, L_000001fea4da4b70;  1 drivers
v000001fea4da4210_0 .net "rd", 4 0, L_000001fea4da52f0;  1 drivers
v000001fea4da4a30_0 .net "readData1", 31 0, L_000001fea4da1520;  1 drivers
v000001fea4da4cb0_0 .net "readData1_w", 31 0, L_000001fea4e05290;  1 drivers
v000001fea4da42b0_0 .net "readData2", 31 0, L_000001fea4da0f00;  1 drivers
v000001fea4da4e90_0 .net "rs", 4 0, L_000001fea4da5cf0;  1 drivers
v000001fea4da43f0_0 .net "rst", 0 0, v000001fea4da48f0_0;  1 drivers
v000001fea4da5890_0 .net "rt", 4 0, L_000001fea4df0660;  1 drivers
v000001fea4da4710_0 .net "shamt", 31 0, L_000001fea4dee860;  1 drivers
v000001fea4da59d0_0 .net "wire_instruction", 31 0, L_000001fea4da1050;  1 drivers
v000001fea4da4530_0 .net "writeData", 31 0, L_000001fea4e05830;  1 drivers
v000001fea4da4490_0 .net "zero", 0 0, L_000001fea4e053d0;  1 drivers
L_000001fea4da5a70 .part L_000001fea4df05c0, 26, 6;
L_000001fea4da4b70 .functor MUXZ 6, L_000001fea4da5a70, L_000001fea4da6808, L_000001fea4da0fe0, C4<>;
L_000001fea4da4c10 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da6898;
L_000001fea4da5c50 .part L_000001fea4df05c0, 11, 5;
L_000001fea4da5110 .functor MUXZ 5, L_000001fea4da5c50, L_000001fea4da68e0, L_000001fea4da4c10, C4<>;
L_000001fea4da52f0 .functor MUXZ 5, L_000001fea4da5110, L_000001fea4da6850, L_000001fea4da1360, C4<>;
L_000001fea4da5430 .part L_000001fea4df05c0, 21, 5;
L_000001fea4da5cf0 .functor MUXZ 5, L_000001fea4da5430, L_000001fea4da6928, L_000001fea4da1a60, C4<>;
L_000001fea4da5d90 .part L_000001fea4df05c0, 16, 5;
L_000001fea4df0660 .functor MUXZ 5, L_000001fea4da5d90, L_000001fea4da6970, L_000001fea4da0cd0, C4<>;
L_000001fea4def120 .part L_000001fea4df05c0, 0, 16;
L_000001fea4def080 .functor MUXZ 16, L_000001fea4def120, L_000001fea4da69b8, L_000001fea4da1440, C4<>;
L_000001fea4deeb80 .part L_000001fea4df05c0, 6, 5;
L_000001fea4deff80 .concat [ 5 32 0 0], L_000001fea4deeb80, L_000001fea4da6a48;
L_000001fea4defbc0 .functor MUXZ 37, L_000001fea4deff80, L_000001fea4da6a00, L_000001fea4da1280, C4<>;
L_000001fea4dee860 .part L_000001fea4defbc0, 0, 32;
L_000001fea4defa80 .part L_000001fea4df05c0, 0, 6;
L_000001fea4defb20 .functor MUXZ 6, L_000001fea4defa80, L_000001fea4da6a90, L_000001fea4da1830, C4<>;
L_000001fea4deee00 .part L_000001fea4df05c0, 0, 26;
L_000001fea4def260 .concat [ 26 32 0 0], L_000001fea4deee00, L_000001fea4da6b20;
L_000001fea4defc60 .functor MUXZ 58, L_000001fea4def260, L_000001fea4da6ad8, L_000001fea4da0e20, C4<>;
L_000001fea4defd00 .part L_000001fea4defc60, 0, 32;
L_000001fea4df0160 .arith/sum 32, v000001fea4d49d20_0, L_000001fea4da6b68;
L_000001fea4def300 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da6bb0;
L_000001fea4def940 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da6bf8;
L_000001fea4df0200 .concat [ 32 16 0 0], L_000001fea4defd00, L_000001fea4da6c40;
L_000001fea4defee0 .concat [ 6 26 0 0], L_000001fea4da4b70, L_000001fea4da6c88;
L_000001fea4deed60 .cmp/eq 32, L_000001fea4defee0, L_000001fea4da6cd0;
L_000001fea4def8a0 .cmp/eq 6, L_000001fea4defb20, L_000001fea4da6d18;
L_000001fea4def620 .concat [ 32 16 0 0], L_000001fea4da1520, L_000001fea4da6d60;
L_000001fea4deec20 .concat [ 32 16 0 0], v000001fea4d49d20_0, L_000001fea4da6da8;
L_000001fea4df0020 .part L_000001fea4def080, 15, 1;
LS_000001fea4def1c0_0_0 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_4 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_8 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_12 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_16 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_20 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_24 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_0_28 .concat [ 1 1 1 1], L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020, L_000001fea4df0020;
LS_000001fea4def1c0_1_0 .concat [ 4 4 4 4], LS_000001fea4def1c0_0_0, LS_000001fea4def1c0_0_4, LS_000001fea4def1c0_0_8, LS_000001fea4def1c0_0_12;
LS_000001fea4def1c0_1_4 .concat [ 4 4 4 4], LS_000001fea4def1c0_0_16, LS_000001fea4def1c0_0_20, LS_000001fea4def1c0_0_24, LS_000001fea4def1c0_0_28;
L_000001fea4def1c0 .concat [ 16 16 0 0], LS_000001fea4def1c0_1_0, LS_000001fea4def1c0_1_4;
L_000001fea4defda0 .concat [ 16 32 0 0], L_000001fea4def080, L_000001fea4def1c0;
L_000001fea4defe40 .arith/sum 48, L_000001fea4deec20, L_000001fea4defda0;
L_000001fea4dee9a0 .functor MUXZ 48, L_000001fea4defe40, L_000001fea4def620, L_000001fea4da1210, C4<>;
L_000001fea4df00c0 .functor MUXZ 48, L_000001fea4dee9a0, L_000001fea4df0200, L_000001fea4da0db0, C4<>;
L_000001fea4df02a0 .part L_000001fea4df00c0, 0, 32;
L_000001fea4deea40 .functor MUXZ 32, L_000001fea4df0160, L_000001fea4df02a0, v000001fea4d49640_0, C4<>;
L_000001fea4df05c0 .functor MUXZ 32, L_000001fea4da1050, L_000001fea4da6e38, L_000001fea4da13d0, C4<>;
L_000001fea4def440 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da6f10;
L_000001fea4df0520 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da6f58;
L_000001fea4df0700 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da6fa0;
L_000001fea4deeea0 .concat [ 16 16 0 0], L_000001fea4def080, L_000001fea4da6fe8;
L_000001fea4def4e0 .part L_000001fea4def080, 15, 1;
LS_000001fea4deef40_0_0 .concat [ 1 1 1 1], L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0;
LS_000001fea4deef40_0_4 .concat [ 1 1 1 1], L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0;
LS_000001fea4deef40_0_8 .concat [ 1 1 1 1], L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0;
LS_000001fea4deef40_0_12 .concat [ 1 1 1 1], L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0, L_000001fea4def4e0;
L_000001fea4deef40 .concat [ 4 4 4 4], LS_000001fea4deef40_0_0, LS_000001fea4deef40_0_4, LS_000001fea4deef40_0_8, LS_000001fea4deef40_0_12;
L_000001fea4deefe0 .concat [ 16 16 0 0], L_000001fea4def080, L_000001fea4deef40;
L_000001fea4def580 .functor MUXZ 32, L_000001fea4deefe0, L_000001fea4deeea0, L_000001fea4da1b40, C4<>;
L_000001fea4def6c0 .concat [ 6 26 0 0], L_000001fea4da4b70, L_000001fea4da7030;
L_000001fea4def760 .cmp/eq 32, L_000001fea4def6c0, L_000001fea4da7078;
L_000001fea4def800 .cmp/eq 6, L_000001fea4defb20, L_000001fea4da70c0;
L_000001fea4e04b10 .cmp/eq 6, L_000001fea4defb20, L_000001fea4da7108;
L_000001fea4e06230 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da7150;
L_000001fea4e055b0 .functor MUXZ 32, L_000001fea4def580, L_000001fea4da7198, L_000001fea4e06230, C4<>;
L_000001fea4e04cf0 .functor MUXZ 32, L_000001fea4e055b0, L_000001fea4dee860, L_000001fea4da12f0, C4<>;
L_000001fea4e05150 .concat [ 6 26 0 0], L_000001fea4da4b70, L_000001fea4da71e0;
L_000001fea4e050b0 .cmp/eq 32, L_000001fea4e05150, L_000001fea4da7228;
L_000001fea4e05bf0 .cmp/eq 6, L_000001fea4defb20, L_000001fea4da7270;
L_000001fea4e05b50 .cmp/eq 6, L_000001fea4defb20, L_000001fea4da72b8;
L_000001fea4e062d0 .cmp/eq 6, L_000001fea4da4b70, L_000001fea4da7300;
L_000001fea4e04d90 .functor MUXZ 32, L_000001fea4da1520, v000001fea4d49d20_0, L_000001fea4e062d0, C4<>;
L_000001fea4e05290 .functor MUXZ 32, L_000001fea4e04d90, L_000001fea4da0f00, L_000001fea4da0d40, C4<>;
S_000001fea4d10680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fea4d06dc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fea4da1670 .functor NOT 1, v000001fea4d17980_0, C4<0>, C4<0>, C4<0>;
v000001fea4d18c40_0 .net *"_ivl_0", 0 0, L_000001fea4da1670;  1 drivers
v000001fea4d18560_0 .net "in1", 31 0, L_000001fea4da0f00;  alias, 1 drivers
v000001fea4d18600_0 .net "in2", 31 0, L_000001fea4e04cf0;  alias, 1 drivers
v000001fea4d18ce0_0 .net "out", 31 0, L_000001fea4e065f0;  alias, 1 drivers
v000001fea4d17700_0 .net "s", 0 0, v000001fea4d17980_0;  alias, 1 drivers
L_000001fea4e065f0 .functor MUXZ 32, L_000001fea4e04cf0, L_000001fea4da0f00, L_000001fea4da1670, C4<>;
S_000001fea4cb4450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fea4da0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fea4da00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fea4da0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fea4da0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fea4da0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fea4da01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fea4da01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fea4da0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fea4da0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fea4da0288 .param/l "j" 0 4 12, C4<000010>;
P_000001fea4da02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fea4da02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fea4da0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fea4da0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fea4da03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fea4da03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fea4da0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fea4da0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fea4da0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fea4da04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fea4da04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fea4da0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fea4da0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fea4da0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fea4da05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fea4da0608 .param/l "xori" 0 4 8, C4<001110>;
v000001fea4d186a0_0 .var "ALUOp", 3 0;
v000001fea4d17980_0 .var "ALUSrc", 0 0;
v000001fea4d17fc0_0 .var "MemReadEn", 0 0;
v000001fea4d17b60_0 .var "MemWriteEn", 0 0;
v000001fea4d17840_0 .var "MemtoReg", 0 0;
v000001fea4d19000_0 .var "RegDst", 0 0;
v000001fea4d18ba0_0 .var "RegWriteEn", 0 0;
v000001fea4d195a0_0 .net "funct", 5 0, L_000001fea4defb20;  alias, 1 drivers
v000001fea4d18f60_0 .var "hlt", 0 0;
v000001fea4d18740_0 .net "opcode", 5 0, L_000001fea4da4b70;  alias, 1 drivers
v000001fea4d190a0_0 .net "rst", 0 0, v000001fea4da48f0_0;  alias, 1 drivers
E_000001fea4d07140 .event anyedge, v000001fea4d190a0_0, v000001fea4d18740_0, v000001fea4d195a0_0;
S_000001fea4cb46a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fea4d071c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fea4da1050 .functor BUFZ 32, L_000001fea4def9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fea4d17ac0_0 .net "Data_Out", 31 0, L_000001fea4da1050;  alias, 1 drivers
v000001fea4d17c00 .array "InstMem", 0 1023, 31 0;
v000001fea4d17ca0_0 .net *"_ivl_0", 31 0, L_000001fea4def9e0;  1 drivers
v000001fea4d17de0_0 .net *"_ivl_3", 9 0, L_000001fea4def3a0;  1 drivers
v000001fea4d17e80_0 .net *"_ivl_4", 11 0, L_000001fea4df0340;  1 drivers
L_000001fea4da6df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fea4d17f20_0 .net *"_ivl_7", 1 0, L_000001fea4da6df0;  1 drivers
v000001fea4d18060_0 .net "addr", 31 0, v000001fea4d49d20_0;  alias, 1 drivers
v000001fea4d18240_0 .var/i "i", 31 0;
L_000001fea4def9e0 .array/port v000001fea4d17c00, L_000001fea4df0340;
L_000001fea4def3a0 .part v000001fea4d49d20_0, 0, 10;
L_000001fea4df0340 .concat [ 10 2 0 0], L_000001fea4def3a0, L_000001fea4da6df0;
S_000001fea4d669c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fea4da1520 .functor BUFZ 32, L_000001fea4deeae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fea4da0f00 .functor BUFZ 32, L_000001fea4df03e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fea4d18380_0 .net *"_ivl_0", 31 0, L_000001fea4deeae0;  1 drivers
v000001fea4d18420_0 .net *"_ivl_10", 6 0, L_000001fea4df0480;  1 drivers
L_000001fea4da6ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fea4cf3d90_0 .net *"_ivl_13", 1 0, L_000001fea4da6ec8;  1 drivers
v000001fea4cf4010_0 .net *"_ivl_2", 6 0, L_000001fea4deecc0;  1 drivers
L_000001fea4da6e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fea4d493c0_0 .net *"_ivl_5", 1 0, L_000001fea4da6e80;  1 drivers
v000001fea4d48f60_0 .net *"_ivl_8", 31 0, L_000001fea4df03e0;  1 drivers
v000001fea4d49820_0 .net "clk", 0 0, L_000001fea4da1ad0;  alias, 1 drivers
v000001fea4d4ab80_0 .var/i "i", 31 0;
v000001fea4d4a5e0_0 .net "readData1", 31 0, L_000001fea4da1520;  alias, 1 drivers
v000001fea4d49dc0_0 .net "readData2", 31 0, L_000001fea4da0f00;  alias, 1 drivers
v000001fea4d4a220_0 .net "readRegister1", 4 0, L_000001fea4da5cf0;  alias, 1 drivers
v000001fea4d4a9a0_0 .net "readRegister2", 4 0, L_000001fea4df0660;  alias, 1 drivers
v000001fea4d491e0 .array "registers", 31 0, 31 0;
v000001fea4d4a2c0_0 .net "rst", 0 0, v000001fea4da48f0_0;  alias, 1 drivers
v000001fea4d498c0_0 .net "we", 0 0, v000001fea4d18ba0_0;  alias, 1 drivers
v000001fea4d4a360_0 .net "writeData", 31 0, L_000001fea4e05830;  alias, 1 drivers
v000001fea4d49500_0 .net "writeRegister", 4 0, L_000001fea4dee900;  alias, 1 drivers
E_000001fea4d07a00/0 .event negedge, v000001fea4d190a0_0;
E_000001fea4d07a00/1 .event posedge, v000001fea4d49820_0;
E_000001fea4d07a00 .event/or E_000001fea4d07a00/0, E_000001fea4d07a00/1;
L_000001fea4deeae0 .array/port v000001fea4d491e0, L_000001fea4deecc0;
L_000001fea4deecc0 .concat [ 5 2 0 0], L_000001fea4da5cf0, L_000001fea4da6e80;
L_000001fea4df03e0 .array/port v000001fea4d491e0, L_000001fea4df0480;
L_000001fea4df0480 .concat [ 5 2 0 0], L_000001fea4df0660, L_000001fea4da6ec8;
S_000001fea4d66b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fea4d669c0;
 .timescale 0 0;
v000001fea4d181a0_0 .var/i "i", 31 0;
S_000001fea4cb1af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fea4d09400 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fea4da0e90 .functor NOT 1, v000001fea4d19000_0, C4<0>, C4<0>, C4<0>;
v000001fea4d49460_0 .net *"_ivl_0", 0 0, L_000001fea4da0e90;  1 drivers
v000001fea4d49b40_0 .net "in1", 4 0, L_000001fea4df0660;  alias, 1 drivers
v000001fea4d4a900_0 .net "in2", 4 0, L_000001fea4da52f0;  alias, 1 drivers
v000001fea4d49000_0 .net "out", 4 0, L_000001fea4dee900;  alias, 1 drivers
v000001fea4d4a040_0 .net "s", 0 0, v000001fea4d19000_0;  alias, 1 drivers
L_000001fea4dee900 .functor MUXZ 5, L_000001fea4da52f0, L_000001fea4df0660, L_000001fea4da0e90, C4<>;
S_000001fea4cb1c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fea4d09880 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fea4da14b0 .functor NOT 1, v000001fea4d17840_0, C4<0>, C4<0>, C4<0>;
v000001fea4d495a0_0 .net *"_ivl_0", 0 0, L_000001fea4da14b0;  1 drivers
v000001fea4d49f00_0 .net "in1", 31 0, v000001fea4d49fa0_0;  alias, 1 drivers
v000001fea4d4aae0_0 .net "in2", 31 0, v000001fea4d49aa0_0;  alias, 1 drivers
v000001fea4d4a680_0 .net "out", 31 0, L_000001fea4e05830;  alias, 1 drivers
v000001fea4d4a7c0_0 .net "s", 0 0, v000001fea4d17840_0;  alias, 1 drivers
L_000001fea4e05830 .functor MUXZ 32, v000001fea4d49aa0_0, v000001fea4d49fa0_0, L_000001fea4da14b0, C4<>;
S_000001fea4c9dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fea4c9df00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fea4c9df38 .param/l "AND" 0 9 12, C4<0010>;
P_000001fea4c9df70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fea4c9dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_000001fea4c9dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fea4c9e018 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fea4c9e050 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fea4c9e088 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fea4c9e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fea4c9e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fea4c9e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fea4c9e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fea4da7348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fea4d4ac20_0 .net/2u *"_ivl_0", 31 0, L_000001fea4da7348;  1 drivers
v000001fea4d4a400_0 .net "opSel", 3 0, v000001fea4d186a0_0;  alias, 1 drivers
v000001fea4d49320_0 .net "operand1", 31 0, L_000001fea4e05290;  alias, 1 drivers
v000001fea4d49280_0 .net "operand2", 31 0, L_000001fea4e065f0;  alias, 1 drivers
v000001fea4d49fa0_0 .var "result", 31 0;
v000001fea4d4a4a0_0 .net "zero", 0 0, L_000001fea4e053d0;  alias, 1 drivers
E_000001fea4d089c0 .event anyedge, v000001fea4d186a0_0, v000001fea4d49320_0, v000001fea4d18ce0_0;
L_000001fea4e053d0 .cmp/eq 32, v000001fea4d49fa0_0, L_000001fea4da7348;
S_000001fea4ce4950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fea4da0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001fea4da0688 .param/l "add" 0 4 5, C4<100000>;
P_000001fea4da06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fea4da06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fea4da0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001fea4da0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001fea4da07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fea4da07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fea4da0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fea4da0848 .param/l "j" 0 4 12, C4<000010>;
P_000001fea4da0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001fea4da08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fea4da08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001fea4da0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fea4da0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001fea4da0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001fea4da09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fea4da0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001fea4da0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001fea4da0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001fea4da0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fea4da0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fea4da0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001fea4da0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001fea4da0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fea4da0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001fea4d49640_0 .var "PCsrc", 0 0;
v000001fea4d4acc0_0 .net "funct", 5 0, L_000001fea4defb20;  alias, 1 drivers
v000001fea4d496e0_0 .net "opcode", 5 0, L_000001fea4da4b70;  alias, 1 drivers
v000001fea4d490a0_0 .net "operand1", 31 0, L_000001fea4da1520;  alias, 1 drivers
v000001fea4d4ad60_0 .net "operand2", 31 0, L_000001fea4e065f0;  alias, 1 drivers
v000001fea4d49140_0 .net "rst", 0 0, v000001fea4da48f0_0;  alias, 1 drivers
E_000001fea4d09dc0/0 .event anyedge, v000001fea4d190a0_0, v000001fea4d18740_0, v000001fea4d4a5e0_0, v000001fea4d18ce0_0;
E_000001fea4d09dc0/1 .event anyedge, v000001fea4d195a0_0;
E_000001fea4d09dc0 .event/or E_000001fea4d09dc0/0, E_000001fea4d09dc0/1;
S_000001fea4ce4ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fea4d49780 .array "DataMem", 0 1023, 31 0;
v000001fea4d4ae00_0 .net "address", 31 0, v000001fea4d49fa0_0;  alias, 1 drivers
v000001fea4d49960_0 .net "clock", 0 0, L_000001fea4da0f70;  1 drivers
v000001fea4d49a00_0 .net "data", 31 0, L_000001fea4da0f00;  alias, 1 drivers
v000001fea4d4a720_0 .var/i "i", 31 0;
v000001fea4d49aa0_0 .var "q", 31 0;
v000001fea4d49be0_0 .net "rden", 0 0, v000001fea4d17fc0_0;  alias, 1 drivers
v000001fea4d4a860_0 .net "wren", 0 0, v000001fea4d17b60_0;  alias, 1 drivers
E_000001fea4d09b40 .event posedge, v000001fea4d49960_0;
S_000001fea4da1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fea4d104f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fea4d08b80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fea4d49c80_0 .net "PCin", 31 0, L_000001fea4deea40;  alias, 1 drivers
v000001fea4d49d20_0 .var "PCout", 31 0;
v000001fea4d49e60_0 .net "clk", 0 0, L_000001fea4da1ad0;  alias, 1 drivers
v000001fea4d4a540_0 .net "rst", 0 0, v000001fea4da48f0_0;  alias, 1 drivers
    .scope S_000001fea4ce4950;
T_0 ;
    %wait E_000001fea4d09dc0;
    %load/vec4 v000001fea4d49140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fea4d49640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fea4d496e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fea4d490a0_0;
    %load/vec4 v000001fea4d4ad60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fea4d496e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fea4d490a0_0;
    %load/vec4 v000001fea4d4ad60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fea4d496e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fea4d496e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fea4d496e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fea4d4acc0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fea4d49640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fea4da1c20;
T_1 ;
    %wait E_000001fea4d07a00;
    %load/vec4 v000001fea4d4a540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fea4d49d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fea4d49c80_0;
    %assign/vec4 v000001fea4d49d20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fea4cb46a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fea4d18240_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fea4d18240_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fea4d18240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %load/vec4 v000001fea4d18240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fea4d18240_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d17c00, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fea4cb4450;
T_3 ;
    %wait E_000001fea4d07140;
    %load/vec4 v000001fea4d190a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fea4d18f60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fea4d17b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fea4d17840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fea4d17fc0_0, 0;
    %assign/vec4 v000001fea4d19000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fea4d18f60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fea4d186a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fea4d17980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fea4d18ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fea4d17b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fea4d17840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fea4d17fc0_0, 0, 1;
    %store/vec4 v000001fea4d19000_0, 0, 1;
    %load/vec4 v000001fea4d18740_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18f60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d19000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %load/vec4 v000001fea4d195a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d19000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fea4d19000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d18ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17840_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fea4d17980_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fea4d186a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fea4d669c0;
T_4 ;
    %wait E_000001fea4d07a00;
    %fork t_1, S_000001fea4d66b50;
    %jmp t_0;
    .scope S_000001fea4d66b50;
t_1 ;
    %load/vec4 v000001fea4d4a2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fea4d181a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fea4d181a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fea4d181a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d491e0, 0, 4;
    %load/vec4 v000001fea4d181a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fea4d181a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fea4d498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fea4d4a360_0;
    %load/vec4 v000001fea4d49500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d491e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d491e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fea4d669c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fea4d669c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fea4d4ab80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fea4d4ab80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fea4d4ab80_0;
    %ix/getv/s 4, v000001fea4d4ab80_0;
    %load/vec4a v000001fea4d491e0, 4;
    %ix/getv/s 4, v000001fea4d4ab80_0;
    %load/vec4a v000001fea4d491e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fea4d4ab80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fea4d4ab80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fea4c9dd70;
T_6 ;
    %wait E_000001fea4d089c0;
    %load/vec4 v000001fea4d4a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %add;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %sub;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %and;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %or;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %xor;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %or;
    %inv;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fea4d49320_0;
    %load/vec4 v000001fea4d49280_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fea4d49280_0;
    %load/vec4 v000001fea4d49320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fea4d49320_0;
    %ix/getv 4, v000001fea4d49280_0;
    %shiftl 4;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fea4d49320_0;
    %ix/getv 4, v000001fea4d49280_0;
    %shiftr 4;
    %assign/vec4 v000001fea4d49fa0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fea4ce4ae0;
T_7 ;
    %wait E_000001fea4d09b40;
    %load/vec4 v000001fea4d49be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fea4d4ae00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fea4d49780, 4;
    %assign/vec4 v000001fea4d49aa0_0, 0;
T_7.0 ;
    %load/vec4 v000001fea4d4a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fea4d49a00_0;
    %ix/getv 3, v000001fea4d4ae00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fea4ce4ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fea4d4a720_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fea4d4a720_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fea4d4a720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %load/vec4 v000001fea4d4a720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fea4d4a720_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fea4d49780, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001fea4ce4ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fea4d4a720_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fea4d4a720_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fea4d4a720_0;
    %load/vec4a v000001fea4d49780, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fea4d4a720_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fea4d4a720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fea4d4a720_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fea4d104f0;
T_10 ;
    %wait E_000001fea4d07a00;
    %load/vec4 v000001fea4da43f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fea4da5930_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fea4da5930_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fea4da5930_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fea4d101d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fea4da5390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fea4da48f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fea4d101d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fea4da5390_0;
    %inv;
    %assign/vec4 v000001fea4da5390_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fea4d101d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fea4da48f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fea4da48f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fea4da4850_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
