#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002cb9fb20be0 .scope module, "mem_system_tb" "mem_system_tb" 2 3;
 .timescale 0 0;
v000002cb9fbaef10_0 .var "adr", 2 0;
v000002cb9fbafe10_0 .var "clk", 0 0;
v000002cb9fbae970_0 .var "i", 7 0;
RS_000002cb9fb27198 .resolv tri, L_000002cb9fbae650, L_000002cb9fbb2a70, L_000002cb9fbb15d0, L_000002cb9fbb1670, L_000002cb9fbb3970, L_000002cb9fbea9b0, L_000002cb9fbea4b0, L_000002cb9fbeae10;
v000002cb9fbaea10_0 .net8 "o", 7 0, RS_000002cb9fb27198;  8 drivers
v000002cb9fbae5b0_0 .var "op", 0 0;
v000002cb9fbae470_0 .var "select", 0 0;
S_000002cb9f9f1270 .scope module, "mem_system1" "mem_system" 2 12, 3 4 0, S_000002cb9fb20be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "i";
    .port_info 2 /INPUT 3 "adr";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /INPUT 1 "select";
    .port_info 5 /OUTPUT 8 "o";
v000002cb9fbafb90_0 .net "adr", 2 0, v000002cb9fbaef10_0;  1 drivers
v000002cb9fbaf050_0 .net "clk", 0 0, v000002cb9fbafe10_0;  1 drivers
v000002cb9fbafc30_0 .net "i", 7 0, v000002cb9fbae970_0;  1 drivers
v000002cb9fbafcd0_0 .net8 "o", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fbaed30_0 .net "op", 0 0, v000002cb9fbae5b0_0;  1 drivers
v000002cb9fbb0950_0 .net "rw_connect", 0 0, L_000002cb9fbc99b0;  1 drivers
v000002cb9fbb0bd0_0 .net "select", 0 0, v000002cb9fbae470_0;  1 drivers
v000002cb9fbafff0_0 .net "valid_connect", 0 0, L_000002cb9fbc9e10;  1 drivers
S_000002cb9f9f1400 .scope module, "fsm1" "fsm" 3 16, 4 3 0, S_000002cb9f9f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "valid";
    .port_info 4 /OUTPUT 1 "rw";
L_000002cb9fbc9470 .functor AND 1, v000002cb9fbae5b0_0, v000002cb9fbae470_0, C4<1>, C4<1>;
L_000002cb9fbc9780 .functor OR 1, L_000002cb9fbc9470, L_000002cb9fbc9be0, C4<0>, C4<0>;
L_000002cb9fbc9be0 .functor NOT 1, L_000002cb9fbc9a90, C4<0>, C4<0>, C4<0>;
L_000002cb9fbc9a90 .functor NAND 1, L_000002cb9fbc9e10, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbca270 .functor AND 1, L_000002cb9fbc9a90, v000002cb9fbae470_0, C4<1>, C4<1>;
v000002cb9fb15300_0 .net "P0", 0 0, L_000002cb9fbc9470;  1 drivers
v000002cb9fb16de0_0 .net "P1", 0 0, L_000002cb9fbc9be0;  1 drivers
v000002cb9fb17420_0 .net "P2", 0 0, L_000002cb9fbc9a90;  1 drivers
v000002cb9fb17100_0 .net "P3", 0 0, L_000002cb9fbc9780;  1 drivers
v000002cb9fb16e80_0 .net "P4", 0 0, L_000002cb9fbca270;  1 drivers
v000002cb9fb171a0_0 .net "clk", 0 0, v000002cb9fbafe10_0;  alias, 1 drivers
v000002cb9fb172e0_0 .net "op", 0 0, v000002cb9fbae5b0_0;  alias, 1 drivers
v000002cb9fb17560_0 .net "rw", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb153a0_0 .net "sel", 0 0, v000002cb9fbae470_0;  alias, 1 drivers
v000002cb9fb15580_0 .net "valid", 0 0, L_000002cb9fbc9e10;  alias, 1 drivers
S_000002cb9f9fc690 .scope module, "ff1" "flipflop" 4 26, 5 1 0, S_000002cb9f9f1400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "outp";
L_000002cb9fbc92b0 .functor NOT 1, v000002cb9fbafe10_0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbc9320 .functor AND 1, v000002cb9fbafe10_0, L_000002cb9fbc92b0, C4<1>, C4<1>;
L_000002cb9fbc95c0 .functor NOT 1, L_000002cb9fbca270, C4<0>, C4<0>, C4<0>;
L_000002cb9fbca200 .functor NAND 1, L_000002cb9fbca270, L_000002cb9fbc9320, C4<1>, C4<1>;
L_000002cb9fbca2e0 .functor NAND 1, L_000002cb9fbc95c0, L_000002cb9fbc9320, C4<1>, C4<1>;
L_000002cb9fbc9e10 .functor NAND 1, L_000002cb9fbca200, L_000002cb9fbc9710, C4<1>, C4<1>;
L_000002cb9fbc9710 .functor NAND 1, L_000002cb9fbca2e0, L_000002cb9fbc9e10, C4<1>, C4<1>;
v000002cb9fb151c0_0 .net "P0", 0 0, L_000002cb9fbca200;  1 drivers
v000002cb9fb165c0_0 .net "P1", 0 0, L_000002cb9fbca2e0;  1 drivers
v000002cb9fb160c0_0 .net "clk", 0 0, v000002cb9fbafe10_0;  alias, 1 drivers
v000002cb9fb154e0_0 .net "clkN", 0 0, L_000002cb9fbc92b0;  1 drivers
v000002cb9fb15260_0 .net "clkPE", 0 0, L_000002cb9fbc9320;  1 drivers
v000002cb9fb17920_0 .net "inp", 0 0, L_000002cb9fbca270;  alias, 1 drivers
v000002cb9fb16f20_0 .net "inpn", 0 0, L_000002cb9fbc95c0;  1 drivers
v000002cb9fb16160_0 .net "outp", 0 0, L_000002cb9fbc9e10;  alias, 1 drivers
v000002cb9fb17380_0 .net "outpn", 0 0, L_000002cb9fbc9710;  1 drivers
S_000002cb9f9fc820 .scope module, "ff2" "flipflop" 4 32, 5 1 0, S_000002cb9f9f1400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "outp";
L_000002cb9fbca3c0 .functor NOT 1, v000002cb9fbafe10_0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbca4a0 .functor AND 1, v000002cb9fbafe10_0, L_000002cb9fbca3c0, C4<1>, C4<1>;
L_000002cb9fbc9860 .functor NOT 1, L_000002cb9fbc9780, C4<0>, C4<0>, C4<0>;
L_000002cb9fbc98d0 .functor NAND 1, L_000002cb9fbc9780, L_000002cb9fbca4a0, C4<1>, C4<1>;
L_000002cb9fbc9940 .functor NAND 1, L_000002cb9fbc9860, L_000002cb9fbca4a0, C4<1>, C4<1>;
L_000002cb9fbc99b0 .functor NAND 1, L_000002cb9fbc98d0, L_000002cb9fbca660, C4<1>, C4<1>;
L_000002cb9fbca660 .functor NAND 1, L_000002cb9fbc9940, L_000002cb9fbc99b0, C4<1>, C4<1>;
v000002cb9fb16200_0 .net "P0", 0 0, L_000002cb9fbc98d0;  1 drivers
v000002cb9fb168e0_0 .net "P1", 0 0, L_000002cb9fbc9940;  1 drivers
v000002cb9fb16980_0 .net "clk", 0 0, v000002cb9fbafe10_0;  alias, 1 drivers
v000002cb9fb16340_0 .net "clkN", 0 0, L_000002cb9fbca3c0;  1 drivers
v000002cb9fb16ac0_0 .net "clkPE", 0 0, L_000002cb9fbca4a0;  1 drivers
v000002cb9fb174c0_0 .net "inp", 0 0, L_000002cb9fbc9780;  alias, 1 drivers
v000002cb9fb16c00_0 .net "inpn", 0 0, L_000002cb9fbc9860;  1 drivers
v000002cb9fb16ca0_0 .net "outp", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb16fc0_0 .net "outpn", 0 0, L_000002cb9fbca660;  1 drivers
S_000002cb9f9f74c0 .scope module, "ram1" "ram" 3 24, 6 4 0, S_000002cb9f9f1270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 3 "adr";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
v000002cb9fbafaf0_0 .net "adr", 2 0, v000002cb9fbaef10_0;  alias, 1 drivers
v000002cb9fbae8d0_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fbaf870_0 .net "inpn", 7 0, L_000002cb9fbb0130;  1 drivers
v000002cb9fbaf9b0_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fbaebf0_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fbaeb50_0 .net "outp_demux", 7 0, L_000002cb9fbed570;  1 drivers
v000002cb9fbafa50_0 .net "sel", 0 0, L_000002cb9fbc9e10;  alias, 1 drivers
L_000002cb9fbb0270 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbaff50 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbafd70 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb0090 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbae6f0 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbafeb0 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbae830 .part v000002cb9fbae970_0, 6, 1;
LS_000002cb9fbb0130_0_0 .concat8 [ 1 1 1 1], L_000002cb9fbc8ad0, L_000002cb9fbc9b00, L_000002cb9fbc8bb0, L_000002cb9fbc9cc0;
LS_000002cb9fbb0130_0_4 .concat8 [ 1 1 1 1], L_000002cb9fbc9d30, L_000002cb9fbcdd20, L_000002cb9fbce570, L_000002cb9fbce490;
L_000002cb9fbb0130 .concat8 [ 4 4 0 0], LS_000002cb9fbb0130_0_0, LS_000002cb9fbb0130_0_4;
L_000002cb9fbb0310 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbb3150 .part L_000002cb9fbed570, 0, 1;
L_000002cb9fbb27f0 .part L_000002cb9fbed570, 1, 1;
L_000002cb9fbb3010 .part L_000002cb9fbed570, 2, 1;
L_000002cb9fbb1850 .part L_000002cb9fbed570, 3, 1;
L_000002cb9fbb3a10 .part L_000002cb9fbed570, 4, 1;
L_000002cb9fbe9c90 .part L_000002cb9fbed570, 5, 1;
L_000002cb9fbe9330 .part L_000002cb9fbed570, 6, 1;
L_000002cb9fbe8f70 .part L_000002cb9fbed570, 7, 1;
S_000002cb9f9f7650 .scope generate, "bytecell_insts1[0]" "bytecell_insts1[0]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafd520 .param/l "i" 0 6 32, +C4<00>;
S_000002cb9f9f4820 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9f9f7650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fbcfed0 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcf450 .functor AND 1, L_000002cb9fbb3150, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbcf3e0 .functor NAND 1, L_000002cb9fbb3150, L_000002cb9fbcfed0, C4<1>, C4<1>;
L_000002cb9fbcfca0 .functor NOT 1, L_000002cb9fbcf3e0, C4<0>, C4<0>, C4<0>;
v000002cb9fb13dc0_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fb14f40_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fb133c0_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb14900_0 .net "opn", 0 0, L_000002cb9fbcfed0;  1 drivers
v000002cb9fb13500_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fb13f00_0 .net "re", 0 0, L_000002cb9fbcfca0;  1 drivers
v000002cb9fb13280_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  1 drivers
v000002cb9fb14720_0 .net "sel", 0 0, L_000002cb9fbb3150;  1 drivers
v000002cb9fb147c0_0 .net "we", 0 0, L_000002cb9fbcf450;  1 drivers
L_000002cb9fbb0590 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbaedd0 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbae790 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbaf0f0 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbaee70 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb06d0 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbaf190 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbaefb0 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbb0810 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbb08b0 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbb09f0 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbaf410 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbaf370 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbaf230 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbb0a90 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbae510 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb258d8 .resolv tri, L_000002cb9fbcd1c0, L_000002cb9fbccd60;
RS_000002cb9fb25c98 .resolv tri, L_000002cb9fbcd000, L_000002cb9fbce2d0;
RS_000002cb9fb25fc8 .resolv tri, L_000002cb9fbce810, L_000002cb9fbce110;
RS_000002cb9fb262f8 .resolv tri, L_000002cb9fbccdd0, L_000002cb9fbce340;
LS_000002cb9fbae650_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb258d8, RS_000002cb9fb25c98, RS_000002cb9fb25fc8, RS_000002cb9fb262f8;
RS_000002cb9fb26628 .resolv tri, L_000002cb9fbcceb0, L_000002cb9fbcda80;
RS_000002cb9fb26958 .resolv tri, L_000002cb9fbcd070, L_000002cb9fbcd3f0;
RS_000002cb9fb26c88 .resolv tri, L_000002cb9fbcd850, L_000002cb9fbcd930;
RS_000002cb9fb26fb8 .resolv tri, L_000002cb9fbcec00, L_000002cb9fbced50;
LS_000002cb9fbae650_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb26628, RS_000002cb9fb26958, RS_000002cb9fb26c88, RS_000002cb9fb26fb8;
L_000002cb9fbae650 .concat8 [ 4 4 0 0], LS_000002cb9fbae650_0_0, LS_000002cb9fbae650_0_4;
S_000002cb9f9f49b0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafdd60 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9f9ea350 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9f9f49b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcccf0 .functor NAND 1, L_000002cb9fbb0590, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcd310 .functor NAND 1, L_000002cb9fbaedd0, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcd150 .functor NAND 1, L_000002cb9fbcccf0, L_000002cb9fbcd2a0, C4<1>, C4<1>;
L_000002cb9fbcd2a0 .functor NAND 1, L_000002cb9fbcd310, L_000002cb9fbcd150, C4<1>, C4<1>;
L_000002cb9fb0a460 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbce5e0 .functor PMOS 1, L_000002cb9fb0a460, L_000002cb9fbcd2a0, C4<0>, C4<0>;
L_000002cb9fb0a0e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcdd90 .functor NMOS 1, L_000002cb9fb0a0e0, L_000002cb9fbcd2a0, C4<0>, C4<0>;
L_000002cb9fbcd1c0 .functor PMOS 1, L_000002cb9fbce5e0, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbccd60 .functor NMOS 1, L_000002cb9fbcdd90, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb17e20_0 .net8 "GND", 0 0, L_000002cb9fb0a0e0;  1 drivers, strength-aware
v000002cb9fb18140_0 .net "Q0", 0 0, L_000002cb9fbcccf0;  1 drivers
v000002cb9fb19d60_0 .net "Q0n", 0 0, L_000002cb9fbcd310;  1 drivers
v000002cb9fb19540_0 .net "Q1", 0 0, L_000002cb9fbcd150;  1 drivers
v000002cb9fb19c20_0 .net "Q1n", 0 0, L_000002cb9fbcd2a0;  1 drivers
v000002cb9fb19fe0_0 .net8 "T0", 0 0, L_000002cb9fbce5e0;  1 drivers, strength-aware
v000002cb9fb17ec0_0 .net8 "T1", 0 0, L_000002cb9fbcdd90;  1 drivers, strength-aware
v000002cb9fb181e0_0 .net8 "VDD", 0 0, L_000002cb9fb0a460;  1 drivers, strength-aware
v000002cb9fb18280_0 .net "inp", 0 0, L_000002cb9fbb0590;  1 drivers
v000002cb9fb18d20_0 .net "inpn", 0 0, L_000002cb9fbaedd0;  1 drivers
v000002cb9fb17f60_0 .net8 "outp", 0 0, RS_000002cb9fb258d8;  2 drivers, strength-aware
v000002cb9fb180a0_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb192c0_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb19e00_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9f9ea4e0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafdae0 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9f99d8b0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9f9ea4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcd540 .functor NAND 1, L_000002cb9fbae790, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce3b0 .functor NAND 1, L_000002cb9fbaf0f0, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce180 .functor NAND 1, L_000002cb9fbcd540, L_000002cb9fbcce40, C4<1>, C4<1>;
L_000002cb9fbcce40 .functor NAND 1, L_000002cb9fbce3b0, L_000002cb9fbce180, C4<1>, C4<1>;
L_000002cb9fb0a2a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcde70 .functor PMOS 1, L_000002cb9fb0a2a0, L_000002cb9fbcce40, C4<0>, C4<0>;
L_000002cb9fb0a540 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcda10 .functor NMOS 1, L_000002cb9fb0a540, L_000002cb9fbcce40, C4<0>, C4<0>;
L_000002cb9fbcd000 .functor PMOS 1, L_000002cb9fbcde70, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbce2d0 .functor NMOS 1, L_000002cb9fbcda10, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb188c0_0 .net8 "GND", 0 0, L_000002cb9fb0a540;  1 drivers, strength-aware
v000002cb9fb194a0_0 .net "Q0", 0 0, L_000002cb9fbcd540;  1 drivers
v000002cb9fb19ea0_0 .net "Q0n", 0 0, L_000002cb9fbce3b0;  1 drivers
v000002cb9fb18000_0 .net "Q1", 0 0, L_000002cb9fbce180;  1 drivers
v000002cb9fb18a00_0 .net "Q1n", 0 0, L_000002cb9fbcce40;  1 drivers
v000002cb9fb183c0_0 .net8 "T0", 0 0, L_000002cb9fbcde70;  1 drivers, strength-aware
v000002cb9fb18320_0 .net8 "T1", 0 0, L_000002cb9fbcda10;  1 drivers, strength-aware
v000002cb9fb186e0_0 .net8 "VDD", 0 0, L_000002cb9fb0a2a0;  1 drivers, strength-aware
v000002cb9fb195e0_0 .net "inp", 0 0, L_000002cb9fbae790;  1 drivers
v000002cb9fb18500_0 .net "inpn", 0 0, L_000002cb9fbaf0f0;  1 drivers
v000002cb9fb18640_0 .net8 "outp", 0 0, RS_000002cb9fb25c98;  2 drivers, strength-aware
v000002cb9fb18dc0_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb19720_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb197c0_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9f99da40 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafde20 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9f9968f0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9f99da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbce0a0 .functor NAND 1, L_000002cb9fbaee70, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcd770 .functor NAND 1, L_000002cb9fbb06d0, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce030 .functor NAND 1, L_000002cb9fbce0a0, L_000002cb9fbcd380, C4<1>, C4<1>;
L_000002cb9fbcd380 .functor NAND 1, L_000002cb9fbcd770, L_000002cb9fbce030, C4<1>, C4<1>;
L_000002cb9fb0a3f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcdee0 .functor PMOS 1, L_000002cb9fb0a3f0, L_000002cb9fbcd380, C4<0>, C4<0>;
L_000002cb9fb0a310 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcdfc0 .functor NMOS 1, L_000002cb9fb0a310, L_000002cb9fbcd380, C4<0>, C4<0>;
L_000002cb9fbce810 .functor PMOS 1, L_000002cb9fbcdee0, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbce110 .functor NMOS 1, L_000002cb9fbcdfc0, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb19cc0_0 .net8 "GND", 0 0, L_000002cb9fb0a310;  1 drivers, strength-aware
v000002cb9fb19680_0 .net "Q0", 0 0, L_000002cb9fbce0a0;  1 drivers
v000002cb9fb19f40_0 .net "Q0n", 0 0, L_000002cb9fbcd770;  1 drivers
v000002cb9fb18460_0 .net "Q1", 0 0, L_000002cb9fbce030;  1 drivers
v000002cb9fb179c0_0 .net "Q1n", 0 0, L_000002cb9fbcd380;  1 drivers
v000002cb9fb19a40_0 .net8 "T0", 0 0, L_000002cb9fbcdee0;  1 drivers, strength-aware
v000002cb9fb185a0_0 .net8 "T1", 0 0, L_000002cb9fbcdfc0;  1 drivers, strength-aware
v000002cb9fb190e0_0 .net8 "VDD", 0 0, L_000002cb9fb0a3f0;  1 drivers, strength-aware
v000002cb9fb19b80_0 .net "inp", 0 0, L_000002cb9fbaee70;  1 drivers
v000002cb9fb17b00_0 .net "inpn", 0 0, L_000002cb9fbb06d0;  1 drivers
v000002cb9fb18fa0_0 .net8 "outp", 0 0, RS_000002cb9fb25fc8;  2 drivers, strength-aware
v000002cb9fb18780_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb17ba0_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb19900_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9f996a80 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafd9e0 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fb7e020 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9f996a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcd5b0 .functor NAND 1, L_000002cb9fbaf190, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcdcb0 .functor NAND 1, L_000002cb9fbaefb0, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce6c0 .functor NAND 1, L_000002cb9fbcd5b0, L_000002cb9fbcdf50, C4<1>, C4<1>;
L_000002cb9fbcdf50 .functor NAND 1, L_000002cb9fbcdcb0, L_000002cb9fbce6c0, C4<1>, C4<1>;
L_000002cb9fbcaa50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcd460 .functor PMOS 1, L_000002cb9fbcaa50, L_000002cb9fbcdf50, C4<0>, C4<0>;
L_000002cb9fb0a620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbce1f0 .functor NMOS 1, L_000002cb9fb0a620, L_000002cb9fbcdf50, C4<0>, C4<0>;
L_000002cb9fbccdd0 .functor PMOS 1, L_000002cb9fbcd460, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbce340 .functor NMOS 1, L_000002cb9fbce1f0, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb19860_0 .net8 "GND", 0 0, L_000002cb9fb0a620;  1 drivers, strength-aware
v000002cb9fb18820_0 .net "Q0", 0 0, L_000002cb9fbcd5b0;  1 drivers
v000002cb9fb18960_0 .net "Q0n", 0 0, L_000002cb9fbcdcb0;  1 drivers
v000002cb9fb18aa0_0 .net "Q1", 0 0, L_000002cb9fbce6c0;  1 drivers
v000002cb9fb18b40_0 .net "Q1n", 0 0, L_000002cb9fbcdf50;  1 drivers
v000002cb9fb18e60_0 .net8 "T0", 0 0, L_000002cb9fbcd460;  1 drivers, strength-aware
v000002cb9fb18be0_0 .net8 "T1", 0 0, L_000002cb9fbce1f0;  1 drivers, strength-aware
v000002cb9fb18c80_0 .net8 "VDD", 0 0, L_000002cb9fbcaa50;  1 drivers, strength-aware
v000002cb9fb19360_0 .net "inp", 0 0, L_000002cb9fbaf190;  1 drivers
v000002cb9fb18f00_0 .net "inpn", 0 0, L_000002cb9fbaefb0;  1 drivers
v000002cb9fb1a080_0 .net8 "outp", 0 0, RS_000002cb9fb262f8;  2 drivers, strength-aware
v000002cb9fb1a120_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb17a60_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb199a0_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9fb7e1b0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafe120 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fb7e9d0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb7e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcd8c0 .functor NAND 1, L_000002cb9fbb0810, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce650 .functor NAND 1, L_000002cb9fbb08b0, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce500 .functor NAND 1, L_000002cb9fbcd8c0, L_000002cb9fbce260, C4<1>, C4<1>;
L_000002cb9fbce260 .functor NAND 1, L_000002cb9fbce650, L_000002cb9fbce500, C4<1>, C4<1>;
L_000002cb9fbcb460 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcd4d0 .functor PMOS 1, L_000002cb9fbcb460, L_000002cb9fbce260, C4<0>, C4<0>;
L_000002cb9fbcae40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbccf90 .functor NMOS 1, L_000002cb9fbcae40, L_000002cb9fbce260, C4<0>, C4<0>;
L_000002cb9fbcceb0 .functor PMOS 1, L_000002cb9fbcd4d0, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbcda80 .functor NMOS 1, L_000002cb9fbccf90, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb17c40_0 .net8 "GND", 0 0, L_000002cb9fbcae40;  1 drivers, strength-aware
v000002cb9fb19040_0 .net "Q0", 0 0, L_000002cb9fbcd8c0;  1 drivers
v000002cb9fb19180_0 .net "Q0n", 0 0, L_000002cb9fbce650;  1 drivers
v000002cb9fb17ce0_0 .net "Q1", 0 0, L_000002cb9fbce500;  1 drivers
v000002cb9fb19ae0_0 .net "Q1n", 0 0, L_000002cb9fbce260;  1 drivers
v000002cb9fb17d80_0 .net8 "T0", 0 0, L_000002cb9fbcd4d0;  1 drivers, strength-aware
v000002cb9fb19220_0 .net8 "T1", 0 0, L_000002cb9fbccf90;  1 drivers, strength-aware
v000002cb9fb19400_0 .net8 "VDD", 0 0, L_000002cb9fbcb460;  1 drivers, strength-aware
v000002cb9fb1a8a0_0 .net "inp", 0 0, L_000002cb9fbb0810;  1 drivers
v000002cb9fb1a760_0 .net "inpn", 0 0, L_000002cb9fbb08b0;  1 drivers
v000002cb9fb1a6c0_0 .net8 "outp", 0 0, RS_000002cb9fb26628;  2 drivers, strength-aware
v000002cb9fb1a260_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb1a300_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb1a3a0_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9fb7e840 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafe1e0 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fb7eb60 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb7e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbce730 .functor NAND 1, L_000002cb9fbb09f0, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce7a0 .functor NAND 1, L_000002cb9fbaf410, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbce880 .functor NAND 1, L_000002cb9fbce730, L_000002cb9fbcd620, C4<1>, C4<1>;
L_000002cb9fbcd620 .functor NAND 1, L_000002cb9fbce7a0, L_000002cb9fbce880, C4<1>, C4<1>;
L_000002cb9fbcbf50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcd690 .functor PMOS 1, L_000002cb9fbcbf50, L_000002cb9fbcd620, C4<0>, C4<0>;
L_000002cb9fbcadd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbce420 .functor NMOS 1, L_000002cb9fbcadd0, L_000002cb9fbcd620, C4<0>, C4<0>;
L_000002cb9fbcd070 .functor PMOS 1, L_000002cb9fbcd690, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbcd3f0 .functor NMOS 1, L_000002cb9fbce420, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb1a440_0 .net8 "GND", 0 0, L_000002cb9fbcadd0;  1 drivers, strength-aware
v000002cb9fb1a800_0 .net "Q0", 0 0, L_000002cb9fbce730;  1 drivers
v000002cb9fb1a620_0 .net "Q0n", 0 0, L_000002cb9fbce7a0;  1 drivers
v000002cb9fb1a580_0 .net "Q1", 0 0, L_000002cb9fbce880;  1 drivers
v000002cb9fb1a1c0_0 .net "Q1n", 0 0, L_000002cb9fbcd620;  1 drivers
v000002cb9fb1a4e0_0 .net8 "T0", 0 0, L_000002cb9fbcd690;  1 drivers, strength-aware
v000002cb9fb13fa0_0 .net8 "T1", 0 0, L_000002cb9fbce420;  1 drivers, strength-aware
v000002cb9fb135a0_0 .net8 "VDD", 0 0, L_000002cb9fbcbf50;  1 drivers, strength-aware
v000002cb9fb12ba0_0 .net "inp", 0 0, L_000002cb9fbb09f0;  1 drivers
v000002cb9fb12b00_0 .net "inpn", 0 0, L_000002cb9fbaf410;  1 drivers
v000002cb9fb12ec0_0 .net8 "outp", 0 0, RS_000002cb9fb26958;  2 drivers, strength-aware
v000002cb9fb13b40_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb14b80_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb13be0_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9fb7ecf0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafd360 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fb7f1a0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb7ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcd700 .functor NAND 1, L_000002cb9fbaf370, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcd0e0 .functor NAND 1, L_000002cb9fbaf230, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcd230 .functor NAND 1, L_000002cb9fbcd700, L_000002cb9fbcde00, C4<1>, C4<1>;
L_000002cb9fbcde00 .functor NAND 1, L_000002cb9fbcd0e0, L_000002cb9fbcd230, C4<1>, C4<1>;
L_000002cb9fbcba10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcdaf0 .functor PMOS 1, L_000002cb9fbcba10, L_000002cb9fbcde00, C4<0>, C4<0>;
L_000002cb9fbcb3f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcd7e0 .functor NMOS 1, L_000002cb9fbcb3f0, L_000002cb9fbcde00, C4<0>, C4<0>;
L_000002cb9fbcd850 .functor PMOS 1, L_000002cb9fbcdaf0, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbcd930 .functor NMOS 1, L_000002cb9fbcd7e0, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb14c20_0 .net8 "GND", 0 0, L_000002cb9fbcb3f0;  1 drivers, strength-aware
v000002cb9fb12ce0_0 .net "Q0", 0 0, L_000002cb9fbcd700;  1 drivers
v000002cb9fb13640_0 .net "Q0n", 0 0, L_000002cb9fbcd0e0;  1 drivers
v000002cb9fb136e0_0 .net "Q1", 0 0, L_000002cb9fbcd230;  1 drivers
v000002cb9fb13000_0 .net "Q1n", 0 0, L_000002cb9fbcde00;  1 drivers
v000002cb9fb13e60_0 .net8 "T0", 0 0, L_000002cb9fbcdaf0;  1 drivers, strength-aware
v000002cb9fb14ea0_0 .net8 "T1", 0 0, L_000002cb9fbcd7e0;  1 drivers, strength-aware
v000002cb9fb12c40_0 .net8 "VDD", 0 0, L_000002cb9fbcba10;  1 drivers, strength-aware
v000002cb9fb13320_0 .net "inp", 0 0, L_000002cb9fbaf370;  1 drivers
v000002cb9fb12f60_0 .net "inpn", 0 0, L_000002cb9fbaf230;  1 drivers
v000002cb9fb13d20_0 .net8 "outp", 0 0, RS_000002cb9fb26c88;  2 drivers, strength-aware
v000002cb9fb14cc0_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb13c80_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb13140_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9fb7e6b0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9f9f4820;
 .timescale 0 0;
P_000002cb9fafde60 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fb7f010 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb7e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbccf20 .functor NAND 1, L_000002cb9fbb0a90, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcdb60 .functor NAND 1, L_000002cb9fbae510, L_000002cb9fbcf450, C4<1>, C4<1>;
L_000002cb9fbcd9a0 .functor NAND 1, L_000002cb9fbccf20, L_000002cb9fbcdbd0, C4<1>, C4<1>;
L_000002cb9fbcdbd0 .functor NAND 1, L_000002cb9fbcdb60, L_000002cb9fbcd9a0, C4<1>, C4<1>;
L_000002cb9fbcac80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcdc40 .functor PMOS 1, L_000002cb9fbcac80, L_000002cb9fbcdbd0, C4<0>, C4<0>;
L_000002cb9fbcb380 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcf370 .functor NMOS 1, L_000002cb9fbcb380, L_000002cb9fbcdbd0, C4<0>, C4<0>;
L_000002cb9fbcec00 .functor PMOS 1, L_000002cb9fbcdc40, L_000002cb9fbcf3e0, C4<0>, C4<0>;
L_000002cb9fbced50 .functor NMOS 1, L_000002cb9fbcf370, L_000002cb9fbcfca0, C4<0>, C4<0>;
v000002cb9fb14040_0 .net8 "GND", 0 0, L_000002cb9fbcb380;  1 drivers, strength-aware
v000002cb9fb140e0_0 .net "Q0", 0 0, L_000002cb9fbccf20;  1 drivers
v000002cb9fb138c0_0 .net "Q0n", 0 0, L_000002cb9fbcdb60;  1 drivers
v000002cb9fb15080_0 .net "Q1", 0 0, L_000002cb9fbcd9a0;  1 drivers
v000002cb9fb15120_0 .net "Q1n", 0 0, L_000002cb9fbcdbd0;  1 drivers
v000002cb9fb14d60_0 .net8 "T0", 0 0, L_000002cb9fbcdc40;  1 drivers, strength-aware
v000002cb9fb14860_0 .net8 "T1", 0 0, L_000002cb9fbcf370;  1 drivers, strength-aware
v000002cb9fb13780_0 .net8 "VDD", 0 0, L_000002cb9fbcac80;  1 drivers, strength-aware
v000002cb9fb13460_0 .net "inp", 0 0, L_000002cb9fbb0a90;  1 drivers
v000002cb9fb14360_0 .net "inpn", 0 0, L_000002cb9fbae510;  1 drivers
v000002cb9fb145e0_0 .net8 "outp", 0 0, RS_000002cb9fb26fb8;  2 drivers, strength-aware
v000002cb9fb130a0_0 .net "re", 0 0, L_000002cb9fbcfca0;  alias, 1 drivers
v000002cb9fb144a0_0 .net "ren", 0 0, L_000002cb9fbcf3e0;  alias, 1 drivers
v000002cb9fb131e0_0 .net "we", 0 0, L_000002cb9fbcf450;  alias, 1 drivers
S_000002cb9fb7ee80 .scope generate, "bytecell_insts1[1]" "bytecell_insts1[1]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafe0e0 .param/l "i" 0 6 32, +C4<01>;
S_000002cb9fb7e520 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fb7ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fbd0640 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd0790 .functor AND 1, L_000002cb9fbb27f0, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbd0bf0 .functor NAND 1, L_000002cb9fbb27f0, L_000002cb9fbd0640, C4<1>, C4<1>;
L_000002cb9fbd0560 .functor NOT 1, L_000002cb9fbd0bf0, C4<0>, C4<0>, C4<0>;
v000002cb9fb87110_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fb87c50_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fb88150_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb86ad0_0 .net "opn", 0 0, L_000002cb9fbd0640;  1 drivers
v000002cb9fb86d50_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fb87bb0_0 .net "re", 0 0, L_000002cb9fbd0560;  1 drivers
v000002cb9fb88290_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  1 drivers
v000002cb9fb86e90_0 .net "sel", 0 0, L_000002cb9fbb27f0;  1 drivers
v000002cb9fb860d0_0 .net "we", 0 0, L_000002cb9fbd0790;  1 drivers
L_000002cb9fbb2750 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbb2e30 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbb3330 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbb33d0 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbb1cb0 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb2890 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbb3290 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbb29d0 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbb1e90 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbb18f0 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbb0e50 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbb10d0 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbb1530 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbb1710 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbb2930 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbb17b0 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb274c8 .resolv tri, L_000002cb9fbcf5a0, L_000002cb9fbcf1b0;
RS_000002cb9fb27888 .resolv tri, L_000002cb9fbd03a0, L_000002cb9fbceab0;
RS_000002cb9fb27bb8 .resolv tri, L_000002cb9fbcf220, L_000002cb9fbd0330;
RS_000002cb9fb27ee8 .resolv tri, L_000002cb9fbcea40, L_000002cb9fbcfa70;
LS_000002cb9fbb2a70_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb274c8, RS_000002cb9fb27888, RS_000002cb9fb27bb8, RS_000002cb9fb27ee8;
RS_000002cb9fb28218 .resolv tri, L_000002cb9fbd01e0, L_000002cb9fbd0250;
RS_000002cb9fb28548 .resolv tri, L_000002cb9fbce9d0, L_000002cb9fbcf760;
RS_000002cb9fb28878 .resolv tri, L_000002cb9fbcf920, L_000002cb9fbcfa00;
RS_000002cb9fb28ba8 .resolv tri, L_000002cb9fbd0b80, L_000002cb9fbd0720;
LS_000002cb9fbb2a70_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb28218, RS_000002cb9fb28548, RS_000002cb9fb28878, RS_000002cb9fb28ba8;
L_000002cb9fbb2a70 .concat8 [ 4 4 0 0], LS_000002cb9fbb2a70_0_0, LS_000002cb9fbb2a70_0_4;
S_000002cb9fb7e390 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd320 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fb81d10 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb7e390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcf4c0 .functor NAND 1, L_000002cb9fbb2750, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbceea0 .functor NAND 1, L_000002cb9fbb2e30, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcf060 .functor NAND 1, L_000002cb9fbcf4c0, L_000002cb9fbcf530, C4<1>, C4<1>;
L_000002cb9fbcf530 .functor NAND 1, L_000002cb9fbceea0, L_000002cb9fbcf060, C4<1>, C4<1>;
L_000002cb9fbcbfc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcfd80 .functor PMOS 1, L_000002cb9fbcbfc0, L_000002cb9fbcf530, C4<0>, C4<0>;
L_000002cb9fbcba80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd0170 .functor NMOS 1, L_000002cb9fbcba80, L_000002cb9fbcf530, C4<0>, C4<0>;
L_000002cb9fbcf5a0 .functor PMOS 1, L_000002cb9fbcfd80, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbcf1b0 .functor NMOS 1, L_000002cb9fbd0170, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb142c0_0 .net8 "GND", 0 0, L_000002cb9fbcba80;  1 drivers, strength-aware
v000002cb9fb12d80_0 .net "Q0", 0 0, L_000002cb9fbcf4c0;  1 drivers
v000002cb9fb14400_0 .net "Q0n", 0 0, L_000002cb9fbceea0;  1 drivers
v000002cb9fb13820_0 .net "Q1", 0 0, L_000002cb9fbcf060;  1 drivers
v000002cb9fb13960_0 .net "Q1n", 0 0, L_000002cb9fbcf530;  1 drivers
v000002cb9fb13a00_0 .net8 "T0", 0 0, L_000002cb9fbcfd80;  1 drivers, strength-aware
v000002cb9fb129c0_0 .net8 "T1", 0 0, L_000002cb9fbd0170;  1 drivers, strength-aware
v000002cb9fb149a0_0 .net8 "VDD", 0 0, L_000002cb9fbcbfc0;  1 drivers, strength-aware
v000002cb9fb14540_0 .net "inp", 0 0, L_000002cb9fbb2750;  1 drivers
v000002cb9fb13aa0_0 .net "inpn", 0 0, L_000002cb9fbb2e30;  1 drivers
v000002cb9fb12e20_0 .net8 "outp", 0 0, RS_000002cb9fb274c8;  2 drivers, strength-aware
v000002cb9fb14180_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb14220_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb14680_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb81b80 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd5a0 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fb81860 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb81b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcec70 .functor NAND 1, L_000002cb9fbb3330, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcffb0 .functor NAND 1, L_000002cb9fbb33d0, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcf6f0 .functor NAND 1, L_000002cb9fbcec70, L_000002cb9fbcf610, C4<1>, C4<1>;
L_000002cb9fbcf610 .functor NAND 1, L_000002cb9fbcffb0, L_000002cb9fbcf6f0, C4<1>, C4<1>;
L_000002cb9fbcc030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcece0 .functor PMOS 1, L_000002cb9fbcc030, L_000002cb9fbcf610, C4<0>, C4<0>;
L_000002cb9fbcb2a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcff40 .functor NMOS 1, L_000002cb9fbcb2a0, L_000002cb9fbcf610, C4<0>, C4<0>;
L_000002cb9fbd03a0 .functor PMOS 1, L_000002cb9fbcece0, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbceab0 .functor NMOS 1, L_000002cb9fbcff40, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb14a40_0 .net8 "GND", 0 0, L_000002cb9fbcb2a0;  1 drivers, strength-aware
v000002cb9fb14ae0_0 .net "Q0", 0 0, L_000002cb9fbcec70;  1 drivers
v000002cb9fb14e00_0 .net "Q0n", 0 0, L_000002cb9fbcffb0;  1 drivers
v000002cb9fb14fe0_0 .net "Q1", 0 0, L_000002cb9fbcf6f0;  1 drivers
v000002cb9fb12a60_0 .net "Q1n", 0 0, L_000002cb9fbcf610;  1 drivers
v000002cb9fb04210_0 .net8 "T0", 0 0, L_000002cb9fbcece0;  1 drivers, strength-aware
v000002cb9fb85090_0 .net8 "T1", 0 0, L_000002cb9fbcff40;  1 drivers, strength-aware
v000002cb9fb84a50_0 .net8 "VDD", 0 0, L_000002cb9fbcc030;  1 drivers, strength-aware
v000002cb9fb84cd0_0 .net "inp", 0 0, L_000002cb9fbb3330;  1 drivers
v000002cb9fb856d0_0 .net "inpn", 0 0, L_000002cb9fbb33d0;  1 drivers
v000002cb9fb842d0_0 .net8 "outp", 0 0, RS_000002cb9fb27888;  2 drivers, strength-aware
v000002cb9fb84d70_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb859f0_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb83d30_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb81ea0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafe060 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fb82030 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb81ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd0090 .functor NAND 1, L_000002cb9fbb1cb0, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcfdf0 .functor NAND 1, L_000002cb9fbb2890, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbce8f0 .functor NAND 1, L_000002cb9fbd0090, L_000002cb9fbd02c0, C4<1>, C4<1>;
L_000002cb9fbd02c0 .functor NAND 1, L_000002cb9fbcfdf0, L_000002cb9fbce8f0, C4<1>, C4<1>;
L_000002cb9fbcbee0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcfae0 .functor PMOS 1, L_000002cb9fbcbee0, L_000002cb9fbd02c0, C4<0>, C4<0>;
L_000002cb9fbcb310 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcf840 .functor NMOS 1, L_000002cb9fbcb310, L_000002cb9fbd02c0, C4<0>, C4<0>;
L_000002cb9fbcf220 .functor PMOS 1, L_000002cb9fbcfae0, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbd0330 .functor NMOS 1, L_000002cb9fbcf840, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb85a90_0 .net8 "GND", 0 0, L_000002cb9fbcb310;  1 drivers, strength-aware
v000002cb9fb851d0_0 .net "Q0", 0 0, L_000002cb9fbd0090;  1 drivers
v000002cb9fb85450_0 .net "Q0n", 0 0, L_000002cb9fbcfdf0;  1 drivers
v000002cb9fb83c90_0 .net "Q1", 0 0, L_000002cb9fbce8f0;  1 drivers
v000002cb9fb83bf0_0 .net "Q1n", 0 0, L_000002cb9fbd02c0;  1 drivers
v000002cb9fb844b0_0 .net8 "T0", 0 0, L_000002cb9fbcfae0;  1 drivers, strength-aware
v000002cb9fb84410_0 .net8 "T1", 0 0, L_000002cb9fbcf840;  1 drivers, strength-aware
v000002cb9fb853b0_0 .net8 "VDD", 0 0, L_000002cb9fbcbee0;  1 drivers, strength-aware
v000002cb9fb840f0_0 .net "inp", 0 0, L_000002cb9fbb1cb0;  1 drivers
v000002cb9fb85770_0 .net "inpn", 0 0, L_000002cb9fbb2890;  1 drivers
v000002cb9fb836f0_0 .net8 "outp", 0 0, RS_000002cb9fb27bb8;  2 drivers, strength-aware
v000002cb9fb84370_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb85810_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb84550_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb81540 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd420 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fb819f0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb81540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcf680 .functor NAND 1, L_000002cb9fbb3290, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcee30 .functor NAND 1, L_000002cb9fbb29d0, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcf7d0 .functor NAND 1, L_000002cb9fbcf680, L_000002cb9fbceb20, C4<1>, C4<1>;
L_000002cb9fbceb20 .functor NAND 1, L_000002cb9fbcee30, L_000002cb9fbcf7d0, C4<1>, C4<1>;
L_000002cb9fbcbe70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbceff0 .functor PMOS 1, L_000002cb9fbcbe70, L_000002cb9fbceb20, C4<0>, C4<0>;
L_000002cb9fbcacf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcedc0 .functor NMOS 1, L_000002cb9fbcacf0, L_000002cb9fbceb20, C4<0>, C4<0>;
L_000002cb9fbcea40 .functor PMOS 1, L_000002cb9fbceff0, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbcfa70 .functor NMOS 1, L_000002cb9fbcedc0, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb835b0_0 .net8 "GND", 0 0, L_000002cb9fbcacf0;  1 drivers, strength-aware
v000002cb9fb83510_0 .net "Q0", 0 0, L_000002cb9fbcf680;  1 drivers
v000002cb9fb845f0_0 .net "Q0n", 0 0, L_000002cb9fbcee30;  1 drivers
v000002cb9fb84690_0 .net "Q1", 0 0, L_000002cb9fbcf7d0;  1 drivers
v000002cb9fb84230_0 .net "Q1n", 0 0, L_000002cb9fbceb20;  1 drivers
v000002cb9fb84050_0 .net8 "T0", 0 0, L_000002cb9fbceff0;  1 drivers, strength-aware
v000002cb9fb83a10_0 .net8 "T1", 0 0, L_000002cb9fbcedc0;  1 drivers, strength-aware
v000002cb9fb83650_0 .net8 "VDD", 0 0, L_000002cb9fbcbe70;  1 drivers, strength-aware
v000002cb9fb83470_0 .net "inp", 0 0, L_000002cb9fbb3290;  1 drivers
v000002cb9fb85b30_0 .net "inpn", 0 0, L_000002cb9fbb29d0;  1 drivers
v000002cb9fb85130_0 .net8 "outp", 0 0, RS_000002cb9fb27ee8;  2 drivers, strength-aware
v000002cb9fb83830_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb83970_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb85590_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb821c0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd460 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fb82350 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb821c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcfd10 .functor NAND 1, L_000002cb9fbb1e90, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcfc30 .functor NAND 1, L_000002cb9fbb18f0, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbd0100 .functor NAND 1, L_000002cb9fbcfd10, L_000002cb9fbcfe60, C4<1>, C4<1>;
L_000002cb9fbcfe60 .functor NAND 1, L_000002cb9fbcfc30, L_000002cb9fbd0100, C4<1>, C4<1>;
L_000002cb9fbcaba0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd0020 .functor PMOS 1, L_000002cb9fbcaba0, L_000002cb9fbcfe60, C4<0>, C4<0>;
L_000002cb9fbcc180 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcf0d0 .functor NMOS 1, L_000002cb9fbcc180, L_000002cb9fbcfe60, C4<0>, C4<0>;
L_000002cb9fbd01e0 .functor PMOS 1, L_000002cb9fbd0020, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbd0250 .functor NMOS 1, L_000002cb9fbcf0d0, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb858b0_0 .net8 "GND", 0 0, L_000002cb9fbcc180;  1 drivers, strength-aware
v000002cb9fb84730_0 .net "Q0", 0 0, L_000002cb9fbcfd10;  1 drivers
v000002cb9fb85270_0 .net "Q0n", 0 0, L_000002cb9fbcfc30;  1 drivers
v000002cb9fb83ab0_0 .net "Q1", 0 0, L_000002cb9fbd0100;  1 drivers
v000002cb9fb847d0_0 .net "Q1n", 0 0, L_000002cb9fbcfe60;  1 drivers
v000002cb9fb84870_0 .net8 "T0", 0 0, L_000002cb9fbd0020;  1 drivers, strength-aware
v000002cb9fb84190_0 .net8 "T1", 0 0, L_000002cb9fbcf0d0;  1 drivers, strength-aware
v000002cb9fb83dd0_0 .net8 "VDD", 0 0, L_000002cb9fbcaba0;  1 drivers, strength-aware
v000002cb9fb85950_0 .net "inp", 0 0, L_000002cb9fbb1e90;  1 drivers
v000002cb9fb84910_0 .net "inpn", 0 0, L_000002cb9fbb18f0;  1 drivers
v000002cb9fb849b0_0 .net8 "outp", 0 0, RS_000002cb9fb28218;  2 drivers, strength-aware
v000002cb9fb84af0_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb833d0_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb84b90_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb824e0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd620 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fb82670 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd0410 .functor NAND 1, L_000002cb9fbb0e50, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcf990 .functor NAND 1, L_000002cb9fbb10d0, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcf290 .functor NAND 1, L_000002cb9fbd0410, L_000002cb9fbce960, C4<1>, C4<1>;
L_000002cb9fbce960 .functor NAND 1, L_000002cb9fbcf990, L_000002cb9fbcf290, C4<1>, C4<1>;
L_000002cb9fbcbcb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd0480 .functor PMOS 1, L_000002cb9fbcbcb0, L_000002cb9fbce960, C4<0>, C4<0>;
L_000002cb9fbcbc40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcf140 .functor NMOS 1, L_000002cb9fbcbc40, L_000002cb9fbce960, C4<0>, C4<0>;
L_000002cb9fbce9d0 .functor PMOS 1, L_000002cb9fbd0480, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbcf760 .functor NMOS 1, L_000002cb9fbcf140, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb84c30_0 .net8 "GND", 0 0, L_000002cb9fbcbc40;  1 drivers, strength-aware
v000002cb9fb85630_0 .net "Q0", 0 0, L_000002cb9fbd0410;  1 drivers
v000002cb9fb85310_0 .net "Q0n", 0 0, L_000002cb9fbcf990;  1 drivers
v000002cb9fb84e10_0 .net "Q1", 0 0, L_000002cb9fbcf290;  1 drivers
v000002cb9fb84eb0_0 .net "Q1n", 0 0, L_000002cb9fbce960;  1 drivers
v000002cb9fb84f50_0 .net8 "T0", 0 0, L_000002cb9fbd0480;  1 drivers, strength-aware
v000002cb9fb83790_0 .net8 "T1", 0 0, L_000002cb9fbcf140;  1 drivers, strength-aware
v000002cb9fb84ff0_0 .net8 "VDD", 0 0, L_000002cb9fbcbcb0;  1 drivers, strength-aware
v000002cb9fb838d0_0 .net "inp", 0 0, L_000002cb9fbb0e50;  1 drivers
v000002cb9fb83e70_0 .net "inpn", 0 0, L_000002cb9fbb10d0;  1 drivers
v000002cb9fb854f0_0 .net8 "outp", 0 0, RS_000002cb9fb28548;  2 drivers, strength-aware
v000002cb9fb83b50_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb83f10_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb83fb0_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb816d0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd6a0 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fb82b20 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb816d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbcfb50 .functor NAND 1, L_000002cb9fbb1530, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbceb90 .functor NAND 1, L_000002cb9fbb1710, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbcf300 .functor NAND 1, L_000002cb9fbcfb50, L_000002cb9fbcef10, C4<1>, C4<1>;
L_000002cb9fbcef10 .functor NAND 1, L_000002cb9fbceb90, L_000002cb9fbcf300, C4<1>, C4<1>;
L_000002cb9fbcac10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcef80 .functor PMOS 1, L_000002cb9fbcac10, L_000002cb9fbcef10, C4<0>, C4<0>;
L_000002cb9fbcb0e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcf8b0 .functor NMOS 1, L_000002cb9fbcb0e0, L_000002cb9fbcef10, C4<0>, C4<0>;
L_000002cb9fbcf920 .functor PMOS 1, L_000002cb9fbcef80, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbcfa00 .functor NMOS 1, L_000002cb9fbcf8b0, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb868f0_0 .net8 "GND", 0 0, L_000002cb9fbcb0e0;  1 drivers, strength-aware
v000002cb9fb865d0_0 .net "Q0", 0 0, L_000002cb9fbcfb50;  1 drivers
v000002cb9fb86cb0_0 .net "Q0n", 0 0, L_000002cb9fbceb90;  1 drivers
v000002cb9fb86850_0 .net "Q1", 0 0, L_000002cb9fbcf300;  1 drivers
v000002cb9fb87f70_0 .net "Q1n", 0 0, L_000002cb9fbcef10;  1 drivers
v000002cb9fb87750_0 .net8 "T0", 0 0, L_000002cb9fbcef80;  1 drivers, strength-aware
v000002cb9fb87e30_0 .net8 "T1", 0 0, L_000002cb9fbcf8b0;  1 drivers, strength-aware
v000002cb9fb86210_0 .net8 "VDD", 0 0, L_000002cb9fbcac10;  1 drivers, strength-aware
v000002cb9fb86990_0 .net "inp", 0 0, L_000002cb9fbb1530;  1 drivers
v000002cb9fb863f0_0 .net "inpn", 0 0, L_000002cb9fbb1710;  1 drivers
v000002cb9fb86350_0 .net8 "outp", 0 0, RS_000002cb9fb28878;  2 drivers, strength-aware
v000002cb9fb87890_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb86f30_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb86b70_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb82800 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fb7e520;
 .timescale 0 0;
P_000002cb9fafd6e0 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fb82990 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb82800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd09c0 .functor NAND 1, L_000002cb9fbb2930, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbd0a30 .functor NAND 1, L_000002cb9fbb17b0, L_000002cb9fbd0790, C4<1>, C4<1>;
L_000002cb9fbd04f0 .functor NAND 1, L_000002cb9fbd09c0, L_000002cb9fbd0aa0, C4<1>, C4<1>;
L_000002cb9fbd0aa0 .functor NAND 1, L_000002cb9fbd0a30, L_000002cb9fbd04f0, C4<1>, C4<1>;
L_000002cb9fbcc1f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd0950 .functor PMOS 1, L_000002cb9fbcc1f0, L_000002cb9fbd0aa0, C4<0>, C4<0>;
L_000002cb9fbcc0a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd0b10 .functor NMOS 1, L_000002cb9fbcc0a0, L_000002cb9fbd0aa0, C4<0>, C4<0>;
L_000002cb9fbd0b80 .functor PMOS 1, L_000002cb9fbd0950, L_000002cb9fbd0bf0, C4<0>, C4<0>;
L_000002cb9fbd0720 .functor NMOS 1, L_000002cb9fbd0b10, L_000002cb9fbd0560, C4<0>, C4<0>;
v000002cb9fb87250_0 .net8 "GND", 0 0, L_000002cb9fbcc0a0;  1 drivers, strength-aware
v000002cb9fb86df0_0 .net "Q0", 0 0, L_000002cb9fbd09c0;  1 drivers
v000002cb9fb88010_0 .net "Q0n", 0 0, L_000002cb9fbd0a30;  1 drivers
v000002cb9fb874d0_0 .net "Q1", 0 0, L_000002cb9fbd04f0;  1 drivers
v000002cb9fb881f0_0 .net "Q1n", 0 0, L_000002cb9fbd0aa0;  1 drivers
v000002cb9fb86fd0_0 .net8 "T0", 0 0, L_000002cb9fbd0950;  1 drivers, strength-aware
v000002cb9fb880b0_0 .net8 "T1", 0 0, L_000002cb9fbd0b10;  1 drivers, strength-aware
v000002cb9fb86c10_0 .net8 "VDD", 0 0, L_000002cb9fbcc1f0;  1 drivers, strength-aware
v000002cb9fb86710_0 .net "inp", 0 0, L_000002cb9fbb2930;  1 drivers
v000002cb9fb86490_0 .net "inpn", 0 0, L_000002cb9fbb17b0;  1 drivers
v000002cb9fb86a30_0 .net8 "outp", 0 0, RS_000002cb9fb28ba8;  2 drivers, strength-aware
v000002cb9fb877f0_0 .net "re", 0 0, L_000002cb9fbd0560;  alias, 1 drivers
v000002cb9fb85d10_0 .net "ren", 0 0, L_000002cb9fbd0bf0;  alias, 1 drivers
v000002cb9fb87ed0_0 .net "we", 0 0, L_000002cb9fbd0790;  alias, 1 drivers
S_000002cb9fb82cb0 .scope generate, "bytecell_insts1[2]" "bytecell_insts1[2]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafdce0 .param/l "i" 0 6 32, +C4<010>;
S_000002cb9fb82e40 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fb82cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fbd7da0 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd7ef0 .functor AND 1, L_000002cb9fbb3010, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbd80b0 .functor NAND 1, L_000002cb9fbb3010, L_000002cb9fbd7da0, C4<1>, C4<1>;
L_000002cb9fbd84a0 .functor NOT 1, L_000002cb9fbd80b0, C4<0>, C4<0>, C4<0>;
v000002cb9fb90ca0_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fb93220_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fb911a0_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb917e0_0 .net "opn", 0 0, L_000002cb9fbd7da0;  1 drivers
v000002cb9fb91b00_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fb91600_0 .net "re", 0 0, L_000002cb9fbd84a0;  1 drivers
v000002cb9fb93040_0 .net "ren", 0 0, L_000002cb9fbd80b0;  1 drivers
v000002cb9fb92000_0 .net "sel", 0 0, L_000002cb9fbb3010;  1 drivers
v000002cb9fb920a0_0 .net "we", 0 0, L_000002cb9fbd7ef0;  1 drivers
L_000002cb9fbb1ad0 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbb2b10 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbb2bb0 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbb2c50 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbb2250 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb2cf0 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbb1170 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbb1210 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbb12b0 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbb2d90 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbb2070 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbb0ef0 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbb1d50 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbb2ed0 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbb2610 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbb2f70 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb29028 .resolv tri, L_000002cb9fbd7160, L_000002cb9fbd7240;
RS_000002cb9fb293e8 .resolv tri, L_000002cb9fbd7470, L_000002cb9fbd7390;
RS_000002cb9fb29718 .resolv tri, L_000002cb9fbd7f60, L_000002cb9fbd8190;
RS_000002cb9fb29a48 .resolv tri, L_000002cb9fbd7320, L_000002cb9fbd7400;
LS_000002cb9fbb15d0_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb29028, RS_000002cb9fb293e8, RS_000002cb9fb29718, RS_000002cb9fb29a48;
RS_000002cb9fb29d78 .resolv tri, L_000002cb9fbd7630, L_000002cb9fbd8660;
RS_000002cb9fb2a0a8 .resolv tri, L_000002cb9fbd8970, L_000002cb9fbd77f0;
RS_000002cb9fb2a3d8 .resolv tri, L_000002cb9fbd8200, L_000002cb9fbd79b0;
RS_000002cb9fb2a708 .resolv tri, L_000002cb9fbd7c50, L_000002cb9fbd7d30;
LS_000002cb9fbb15d0_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb29d78, RS_000002cb9fb2a0a8, RS_000002cb9fb2a3d8, RS_000002cb9fb2a708;
L_000002cb9fbb15d0 .concat8 [ 4 4 0 0], LS_000002cb9fbb15d0_0_0, LS_000002cb9fbb15d0_0_4;
S_000002cb9fb82fd0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fafda20 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fb83160 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb82fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd08e0 .functor NAND 1, L_000002cb9fbb1ad0, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd0800 .functor NAND 1, L_000002cb9fbb2b10, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd0870 .functor NAND 1, L_000002cb9fbd08e0, L_000002cb9fbd05d0, C4<1>, C4<1>;
L_000002cb9fbd05d0 .functor NAND 1, L_000002cb9fbd0800, L_000002cb9fbd0870, C4<1>, C4<1>;
L_000002cb9fbcaf20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd06b0 .functor PMOS 1, L_000002cb9fbcaf20, L_000002cb9fbd05d0, C4<0>, C4<0>;
L_000002cb9fbca9e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbcfbc0 .functor NMOS 1, L_000002cb9fbca9e0, L_000002cb9fbd05d0, C4<0>, C4<0>;
L_000002cb9fbd7160 .functor PMOS 1, L_000002cb9fbd06b0, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd7240 .functor NMOS 1, L_000002cb9fbcfbc0, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb87070_0 .net8 "GND", 0 0, L_000002cb9fbca9e0;  1 drivers, strength-aware
v000002cb9fb871b0_0 .net "Q0", 0 0, L_000002cb9fbd08e0;  1 drivers
v000002cb9fb87390_0 .net "Q0n", 0 0, L_000002cb9fbd0800;  1 drivers
v000002cb9fb88330_0 .net "Q1", 0 0, L_000002cb9fbd0870;  1 drivers
v000002cb9fb872f0_0 .net "Q1n", 0 0, L_000002cb9fbd05d0;  1 drivers
v000002cb9fb87430_0 .net8 "T0", 0 0, L_000002cb9fbd06b0;  1 drivers, strength-aware
v000002cb9fb87570_0 .net8 "T1", 0 0, L_000002cb9fbcfbc0;  1 drivers, strength-aware
v000002cb9fb85bd0_0 .net8 "VDD", 0 0, L_000002cb9fbcaf20;  1 drivers, strength-aware
v000002cb9fb87610_0 .net "inp", 0 0, L_000002cb9fbb1ad0;  1 drivers
v000002cb9fb86170_0 .net "inpn", 0 0, L_000002cb9fbb2b10;  1 drivers
v000002cb9fb876b0_0 .net8 "outp", 0 0, RS_000002cb9fb29028;  2 drivers, strength-aware
v000002cb9fb85c70_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb86530_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb87930_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb813b0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fafd820 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fb8d1f0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd85f0 .functor NAND 1, L_000002cb9fbb2bb0, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd7b70 .functor NAND 1, L_000002cb9fbb2c50, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd8580 .functor NAND 1, L_000002cb9fbd85f0, L_000002cb9fbd6fa0, C4<1>, C4<1>;
L_000002cb9fbd6fa0 .functor NAND 1, L_000002cb9fbd7b70, L_000002cb9fbd8580, C4<1>, C4<1>;
L_000002cb9fbca6d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd71d0 .functor PMOS 1, L_000002cb9fbca6d0, L_000002cb9fbd6fa0, C4<0>, C4<0>;
L_000002cb9fbcb540 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd8270 .functor NMOS 1, L_000002cb9fbcb540, L_000002cb9fbd6fa0, C4<0>, C4<0>;
L_000002cb9fbd7470 .functor PMOS 1, L_000002cb9fbd71d0, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd7390 .functor NMOS 1, L_000002cb9fbd8270, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb86670_0 .net8 "GND", 0 0, L_000002cb9fbcb540;  1 drivers, strength-aware
v000002cb9fb85db0_0 .net "Q0", 0 0, L_000002cb9fbd85f0;  1 drivers
v000002cb9fb879d0_0 .net "Q0n", 0 0, L_000002cb9fbd7b70;  1 drivers
v000002cb9fb87a70_0 .net "Q1", 0 0, L_000002cb9fbd8580;  1 drivers
v000002cb9fb85e50_0 .net "Q1n", 0 0, L_000002cb9fbd6fa0;  1 drivers
v000002cb9fb87b10_0 .net8 "T0", 0 0, L_000002cb9fbd71d0;  1 drivers, strength-aware
v000002cb9fb85ef0_0 .net8 "T1", 0 0, L_000002cb9fbd8270;  1 drivers, strength-aware
v000002cb9fb87cf0_0 .net8 "VDD", 0 0, L_000002cb9fbca6d0;  1 drivers, strength-aware
v000002cb9fb87d90_0 .net "inp", 0 0, L_000002cb9fbb2bb0;  1 drivers
v000002cb9fb85f90_0 .net "inpn", 0 0, L_000002cb9fbb2c50;  1 drivers
v000002cb9fb86030_0 .net8 "outp", 0 0, RS_000002cb9fb293e8;  2 drivers, strength-aware
v000002cb9fb862b0_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb867b0_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb8a310_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8d380 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fafd9a0 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fb8ced0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd8a50 .functor NAND 1, L_000002cb9fbb2250, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd72b0 .functor NAND 1, L_000002cb9fbb2cf0, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd8ac0 .functor NAND 1, L_000002cb9fbd8a50, L_000002cb9fbd8740, C4<1>, C4<1>;
L_000002cb9fbd8740 .functor NAND 1, L_000002cb9fbd72b0, L_000002cb9fbd8ac0, C4<1>, C4<1>;
L_000002cb9fbca820 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd7e10 .functor PMOS 1, L_000002cb9fbca820, L_000002cb9fbd8740, C4<0>, C4<0>;
L_000002cb9fbcb5b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd83c0 .functor NMOS 1, L_000002cb9fbcb5b0, L_000002cb9fbd8740, C4<0>, C4<0>;
L_000002cb9fbd7f60 .functor PMOS 1, L_000002cb9fbd7e10, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd8190 .functor NMOS 1, L_000002cb9fbd83c0, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb88f10_0 .net8 "GND", 0 0, L_000002cb9fbcb5b0;  1 drivers, strength-aware
v000002cb9fb890f0_0 .net "Q0", 0 0, L_000002cb9fbd8a50;  1 drivers
v000002cb9fb88bf0_0 .net "Q0n", 0 0, L_000002cb9fbd72b0;  1 drivers
v000002cb9fb89730_0 .net "Q1", 0 0, L_000002cb9fbd8ac0;  1 drivers
v000002cb9fb897d0_0 .net "Q1n", 0 0, L_000002cb9fbd8740;  1 drivers
v000002cb9fb89f50_0 .net8 "T0", 0 0, L_000002cb9fbd7e10;  1 drivers, strength-aware
v000002cb9fb89d70_0 .net8 "T1", 0 0, L_000002cb9fbd83c0;  1 drivers, strength-aware
v000002cb9fb8a770_0 .net8 "VDD", 0 0, L_000002cb9fbca820;  1 drivers, strength-aware
v000002cb9fb88fb0_0 .net "inp", 0 0, L_000002cb9fbb2250;  1 drivers
v000002cb9fb8a270_0 .net "inpn", 0 0, L_000002cb9fbb2cf0;  1 drivers
v000002cb9fb8a130_0 .net8 "outp", 0 0, RS_000002cb9fb29718;  2 drivers, strength-aware
v000002cb9fb89690_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb89c30_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb89ff0_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8ca20 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fafdba0 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fb8e000 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd7fd0 .functor NAND 1, L_000002cb9fbb1170, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd7710 .functor NAND 1, L_000002cb9fbb1210, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd7860 .functor NAND 1, L_000002cb9fbd7fd0, L_000002cb9fbd87b0, C4<1>, C4<1>;
L_000002cb9fbd87b0 .functor NAND 1, L_000002cb9fbd7710, L_000002cb9fbd7860, C4<1>, C4<1>;
L_000002cb9fbcab30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd74e0 .functor PMOS 1, L_000002cb9fbcab30, L_000002cb9fbd87b0, C4<0>, C4<0>;
L_000002cb9fbcb8c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd7e80 .functor NMOS 1, L_000002cb9fbcb8c0, L_000002cb9fbd87b0, C4<0>, C4<0>;
L_000002cb9fbd7320 .functor PMOS 1, L_000002cb9fbd74e0, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd7400 .functor NMOS 1, L_000002cb9fbd7e80, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb89050_0 .net8 "GND", 0 0, L_000002cb9fbcb8c0;  1 drivers, strength-aware
v000002cb9fb88c90_0 .net "Q0", 0 0, L_000002cb9fbd7fd0;  1 drivers
v000002cb9fb8a3b0_0 .net "Q0n", 0 0, L_000002cb9fbd7710;  1 drivers
v000002cb9fb8a6d0_0 .net "Q1", 0 0, L_000002cb9fbd7860;  1 drivers
v000002cb9fb8a810_0 .net "Q1n", 0 0, L_000002cb9fbd87b0;  1 drivers
v000002cb9fb89870_0 .net8 "T0", 0 0, L_000002cb9fbd74e0;  1 drivers, strength-aware
v000002cb9fb8a1d0_0 .net8 "T1", 0 0, L_000002cb9fbd7e80;  1 drivers, strength-aware
v000002cb9fb8a450_0 .net8 "VDD", 0 0, L_000002cb9fbcab30;  1 drivers, strength-aware
v000002cb9fb89eb0_0 .net "inp", 0 0, L_000002cb9fbb1170;  1 drivers
v000002cb9fb8a4f0_0 .net "inpn", 0 0, L_000002cb9fbb1210;  1 drivers
v000002cb9fb8a8b0_0 .net8 "outp", 0 0, RS_000002cb9fb29a48;  2 drivers, strength-aware
v000002cb9fb89230_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb8a090_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb894b0_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8c3e0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fafdbe0 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fb8de70 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd7550 .functor NAND 1, L_000002cb9fbb12b0, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd8120 .functor NAND 1, L_000002cb9fbb2d90, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd7780 .functor NAND 1, L_000002cb9fbd7550, L_000002cb9fbd8b30, C4<1>, C4<1>;
L_000002cb9fbd8b30 .functor NAND 1, L_000002cb9fbd8120, L_000002cb9fbd7780, C4<1>, C4<1>;
L_000002cb9fbcaeb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd8820 .functor PMOS 1, L_000002cb9fbcaeb0, L_000002cb9fbd8b30, C4<0>, C4<0>;
L_000002cb9fbcad60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd75c0 .functor NMOS 1, L_000002cb9fbcad60, L_000002cb9fbd8b30, C4<0>, C4<0>;
L_000002cb9fbd7630 .functor PMOS 1, L_000002cb9fbd8820, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd8660 .functor NMOS 1, L_000002cb9fbd75c0, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb8a630_0 .net8 "GND", 0 0, L_000002cb9fbcad60;  1 drivers, strength-aware
v000002cb9fb89cd0_0 .net "Q0", 0 0, L_000002cb9fbd7550;  1 drivers
v000002cb9fb89af0_0 .net "Q0n", 0 0, L_000002cb9fbd8120;  1 drivers
v000002cb9fb88a10_0 .net "Q1", 0 0, L_000002cb9fbd7780;  1 drivers
v000002cb9fb88510_0 .net "Q1n", 0 0, L_000002cb9fbd8b30;  1 drivers
v000002cb9fb89550_0 .net8 "T0", 0 0, L_000002cb9fbd8820;  1 drivers, strength-aware
v000002cb9fb895f0_0 .net8 "T1", 0 0, L_000002cb9fbd75c0;  1 drivers, strength-aware
v000002cb9fb89a50_0 .net8 "VDD", 0 0, L_000002cb9fbcaeb0;  1 drivers, strength-aware
v000002cb9fb885b0_0 .net "inp", 0 0, L_000002cb9fbb12b0;  1 drivers
v000002cb9fb89910_0 .net "inpn", 0 0, L_000002cb9fbb2d90;  1 drivers
v000002cb9fb8a590_0 .net8 "outp", 0 0, RS_000002cb9fb29d78;  2 drivers, strength-aware
v000002cb9fb8a950_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb899b0_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb89190_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8c570 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fafdc60 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fb8d510 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd8890 .functor NAND 1, L_000002cb9fbb2070, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd8900 .functor NAND 1, L_000002cb9fbb0ef0, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd82e0 .functor NAND 1, L_000002cb9fbd8890, L_000002cb9fbd7a20, C4<1>, C4<1>;
L_000002cb9fbd7a20 .functor NAND 1, L_000002cb9fbd8900, L_000002cb9fbd82e0, C4<1>, C4<1>;
L_000002cb9fbcb000 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd76a0 .functor PMOS 1, L_000002cb9fbcb000, L_000002cb9fbd7a20, C4<0>, C4<0>;
L_000002cb9fbcaf90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd7b00 .functor NMOS 1, L_000002cb9fbcaf90, L_000002cb9fbd7a20, C4<0>, C4<0>;
L_000002cb9fbd8970 .functor PMOS 1, L_000002cb9fbd76a0, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd77f0 .functor NMOS 1, L_000002cb9fbd7b00, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb892d0_0 .net8 "GND", 0 0, L_000002cb9fbcaf90;  1 drivers, strength-aware
v000002cb9fb88d30_0 .net "Q0", 0 0, L_000002cb9fbd8890;  1 drivers
v000002cb9fb89b90_0 .net "Q0n", 0 0, L_000002cb9fbd8900;  1 drivers
v000002cb9fb89370_0 .net "Q1", 0 0, L_000002cb9fbd82e0;  1 drivers
v000002cb9fb8a9f0_0 .net "Q1n", 0 0, L_000002cb9fbd7a20;  1 drivers
v000002cb9fb89e10_0 .net8 "T0", 0 0, L_000002cb9fbd76a0;  1 drivers, strength-aware
v000002cb9fb8aa90_0 .net8 "T1", 0 0, L_000002cb9fbd7b00;  1 drivers, strength-aware
v000002cb9fb88790_0 .net8 "VDD", 0 0, L_000002cb9fbcb000;  1 drivers, strength-aware
v000002cb9fb8ab30_0 .net "inp", 0 0, L_000002cb9fbb2070;  1 drivers
v000002cb9fb883d0_0 .net "inpn", 0 0, L_000002cb9fbb0ef0;  1 drivers
v000002cb9fb88470_0 .net8 "outp", 0 0, RS_000002cb9fb2a0a8;  2 drivers, strength-aware
v000002cb9fb88650_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb886f0_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb88830_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8cd40 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fb00220 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fb8c700 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd7010 .functor NAND 1, L_000002cb9fbb1d50, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd7080 .functor NAND 1, L_000002cb9fbb2ed0, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd8350 .functor NAND 1, L_000002cb9fbd7010, L_000002cb9fbd78d0, C4<1>, C4<1>;
L_000002cb9fbd78d0 .functor NAND 1, L_000002cb9fbd7080, L_000002cb9fbd8350, C4<1>, C4<1>;
L_000002cb9fbcb4d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd70f0 .functor PMOS 1, L_000002cb9fbcb4d0, L_000002cb9fbd78d0, C4<0>, C4<0>;
L_000002cb9fbcc260 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd7940 .functor NMOS 1, L_000002cb9fbcc260, L_000002cb9fbd78d0, C4<0>, C4<0>;
L_000002cb9fbd8200 .functor PMOS 1, L_000002cb9fbd70f0, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd79b0 .functor NMOS 1, L_000002cb9fbd7940, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb89410_0 .net8 "GND", 0 0, L_000002cb9fbcc260;  1 drivers, strength-aware
v000002cb9fb88dd0_0 .net "Q0", 0 0, L_000002cb9fbd7010;  1 drivers
v000002cb9fb888d0_0 .net "Q0n", 0 0, L_000002cb9fbd7080;  1 drivers
v000002cb9fb88970_0 .net "Q1", 0 0, L_000002cb9fbd8350;  1 drivers
v000002cb9fb88ab0_0 .net "Q1n", 0 0, L_000002cb9fbd78d0;  1 drivers
v000002cb9fb88b50_0 .net8 "T0", 0 0, L_000002cb9fbd70f0;  1 drivers, strength-aware
v000002cb9fb88e70_0 .net8 "T1", 0 0, L_000002cb9fbd7940;  1 drivers, strength-aware
v000002cb9fb8b170_0 .net8 "VDD", 0 0, L_000002cb9fbcb4d0;  1 drivers, strength-aware
v000002cb9fb8b0d0_0 .net "inp", 0 0, L_000002cb9fbb1d50;  1 drivers
v000002cb9fb8b210_0 .net "inpn", 0 0, L_000002cb9fbb2ed0;  1 drivers
v000002cb9fb8b2b0_0 .net8 "outp", 0 0, RS_000002cb9fb2a3d8;  2 drivers, strength-aware
v000002cb9fb8ae50_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb8abd0_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb8af90_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8c890 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fb82e40;
 .timescale 0 0;
P_000002cb9fb000e0 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fb8dce0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd7cc0 .functor NAND 1, L_000002cb9fbb2610, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd8040 .functor NAND 1, L_000002cb9fbb2f70, L_000002cb9fbd7ef0, C4<1>, C4<1>;
L_000002cb9fbd89e0 .functor NAND 1, L_000002cb9fbd7cc0, L_000002cb9fbd7a90, C4<1>, C4<1>;
L_000002cb9fbd7a90 .functor NAND 1, L_000002cb9fbd8040, L_000002cb9fbd89e0, C4<1>, C4<1>;
L_000002cb9fbcc110 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd8430 .functor PMOS 1, L_000002cb9fbcc110, L_000002cb9fbd7a90, C4<0>, C4<0>;
L_000002cb9fbcb070 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd7be0 .functor NMOS 1, L_000002cb9fbcb070, L_000002cb9fbd7a90, C4<0>, C4<0>;
L_000002cb9fbd7c50 .functor PMOS 1, L_000002cb9fbd8430, L_000002cb9fbd80b0, C4<0>, C4<0>;
L_000002cb9fbd7d30 .functor NMOS 1, L_000002cb9fbd7be0, L_000002cb9fbd84a0, C4<0>, C4<0>;
v000002cb9fb8ac70_0 .net8 "GND", 0 0, L_000002cb9fbcb070;  1 drivers, strength-aware
v000002cb9fb8ad10_0 .net "Q0", 0 0, L_000002cb9fbd7cc0;  1 drivers
v000002cb9fb8adb0_0 .net "Q0n", 0 0, L_000002cb9fbd8040;  1 drivers
v000002cb9fb8aef0_0 .net "Q1", 0 0, L_000002cb9fbd89e0;  1 drivers
v000002cb9fb8b030_0 .net "Q1n", 0 0, L_000002cb9fbd7a90;  1 drivers
v000002cb9fb91ec0_0 .net8 "T0", 0 0, L_000002cb9fbd8430;  1 drivers, strength-aware
v000002cb9fb912e0_0 .net8 "T1", 0 0, L_000002cb9fbd7be0;  1 drivers, strength-aware
v000002cb9fb91880_0 .net8 "VDD", 0 0, L_000002cb9fbcc110;  1 drivers, strength-aware
v000002cb9fb90d40_0 .net "inp", 0 0, L_000002cb9fbb2610;  1 drivers
v000002cb9fb91ce0_0 .net "inpn", 0 0, L_000002cb9fbb2f70;  1 drivers
v000002cb9fb92dc0_0 .net8 "outp", 0 0, RS_000002cb9fb2a708;  2 drivers, strength-aware
v000002cb9fb92aa0_0 .net "re", 0 0, L_000002cb9fbd84a0;  alias, 1 drivers
v000002cb9fb91a60_0 .net "ren", 0 0, L_000002cb9fbd80b0;  alias, 1 drivers
v000002cb9fb91f60_0 .net "we", 0 0, L_000002cb9fbd7ef0;  alias, 1 drivers
S_000002cb9fb8cbb0 .scope generate, "bytecell_insts1[3]" "bytecell_insts1[3]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9faffba0 .param/l "i" 0 6 32, +C4<011>;
S_000002cb9fb8d6a0 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fb8cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fbd9af0 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbdac70 .functor AND 1, L_000002cb9fbb1850, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbdae30 .functor NAND 1, L_000002cb9fbb1850, L_000002cb9fbd9af0, C4<1>, C4<1>;
L_000002cb9fbda810 .functor NOT 1, L_000002cb9fbdae30, C4<0>, C4<0>, C4<0>;
v000002cb9fb95e80_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fb95de0_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fb96240_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb962e0_0 .net "opn", 0 0, L_000002cb9fbd9af0;  1 drivers
v000002cb9fb96060_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fb95c00_0 .net "re", 0 0, L_000002cb9fbda810;  1 drivers
v000002cb9fb95f20_0 .net "ren", 0 0, L_000002cb9fbdae30;  1 drivers
v000002cb9fb95ca0_0 .net "sel", 0 0, L_000002cb9fbb1850;  1 drivers
v000002cb9fb95fc0_0 .net "we", 0 0, L_000002cb9fbdac70;  1 drivers
L_000002cb9fbb1f30 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbb30b0 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbb1990 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbb0f90 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbb1a30 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb0c70 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbb2430 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbb1fd0 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbb0d10 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbb1df0 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbb31f0 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbb0db0 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbb1030 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbb1350 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbb13f0 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbb1490 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb2ab88 .resolv tri, L_000002cb9fbd98c0, L_000002cb9fbd9e70;
RS_000002cb9fb2af48 .resolv tri, L_000002cb9fbd9700, L_000002cb9fbd9770;
RS_000002cb9fb2b278 .resolv tri, L_000002cb9fbd8c80, L_000002cb9fbda180;
RS_000002cb9fb2b5a8 .resolv tri, L_000002cb9fbd8d60, L_000002cb9fbda420;
LS_000002cb9fbb1670_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb2ab88, RS_000002cb9fb2af48, RS_000002cb9fb2b278, RS_000002cb9fb2b5a8;
RS_000002cb9fb2b8d8 .resolv tri, L_000002cb9fbda5e0, L_000002cb9fbd9d90;
RS_000002cb9fb2bc08 .resolv tri, L_000002cb9fbda260, L_000002cb9fbda2d0;
RS_000002cb9fb2bf38 .resolv tri, L_000002cb9fbd9850, L_000002cb9fbd9930;
RS_000002cb9fb2c268 .resolv tri, L_000002cb9fbd95b0, L_000002cb9fbd9a80;
LS_000002cb9fbb1670_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb2b8d8, RS_000002cb9fb2bc08, RS_000002cb9fb2bf38, RS_000002cb9fb2c268;
L_000002cb9fbb1670 .concat8 [ 4 4 0 0], LS_000002cb9fbb1670_0_0, LS_000002cb9fbb1670_0_4;
S_000002cb9fb8d830 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9fb001a0 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fb8d9c0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd8510 .functor NAND 1, L_000002cb9fbb1f30, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd9c40 .functor NAND 1, L_000002cb9fbb30b0, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd9bd0 .functor NAND 1, L_000002cb9fbd8510, L_000002cb9fbda650, C4<1>, C4<1>;
L_000002cb9fbda650 .functor NAND 1, L_000002cb9fbd9c40, L_000002cb9fbd9bd0, C4<1>, C4<1>;
L_000002cb9fbca900 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9460 .functor PMOS 1, L_000002cb9fbca900, L_000002cb9fbda650, C4<0>, C4<0>;
L_000002cb9fbcb690 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9cb0 .functor NMOS 1, L_000002cb9fbcb690, L_000002cb9fbda650, C4<0>, C4<0>;
L_000002cb9fbd98c0 .functor PMOS 1, L_000002cb9fbd9460, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbd9e70 .functor NMOS 1, L_000002cb9fbd9cb0, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb91920_0 .net8 "GND", 0 0, L_000002cb9fbcb690;  1 drivers, strength-aware
v000002cb9fb92820_0 .net "Q0", 0 0, L_000002cb9fbd8510;  1 drivers
v000002cb9fb914c0_0 .net "Q0n", 0 0, L_000002cb9fbd9c40;  1 drivers
v000002cb9fb916a0_0 .net "Q1", 0 0, L_000002cb9fbd9bd0;  1 drivers
v000002cb9fb932c0_0 .net "Q1n", 0 0, L_000002cb9fbda650;  1 drivers
v000002cb9fb93180_0 .net8 "T0", 0 0, L_000002cb9fbd9460;  1 drivers, strength-aware
v000002cb9fb92140_0 .net8 "T1", 0 0, L_000002cb9fbd9cb0;  1 drivers, strength-aware
v000002cb9fb92f00_0 .net8 "VDD", 0 0, L_000002cb9fbca900;  1 drivers, strength-aware
v000002cb9fb92500_0 .net "inp", 0 0, L_000002cb9fbb1f30;  1 drivers
v000002cb9fb90f20_0 .net "inpn", 0 0, L_000002cb9fbb30b0;  1 drivers
v000002cb9fb925a0_0 .net8 "outp", 0 0, RS_000002cb9fb2ab88;  2 drivers, strength-aware
v000002cb9fb928c0_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb91100_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb91240_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb8d060 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9faff720 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fb8e190 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd8f90 .functor NAND 1, L_000002cb9fbb1990, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd9620 .functor NAND 1, L_000002cb9fbb0f90, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda030 .functor NAND 1, L_000002cb9fbd8f90, L_000002cb9fbd9690, C4<1>, C4<1>;
L_000002cb9fbd9690 .functor NAND 1, L_000002cb9fbd9620, L_000002cb9fbda030, C4<1>, C4<1>;
L_000002cb9fbcb930 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd8eb0 .functor PMOS 1, L_000002cb9fbcb930, L_000002cb9fbd9690, C4<0>, C4<0>;
L_000002cb9fbcb150 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9000 .functor NMOS 1, L_000002cb9fbcb150, L_000002cb9fbd9690, C4<0>, C4<0>;
L_000002cb9fbd9700 .functor PMOS 1, L_000002cb9fbd8eb0, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbd9770 .functor NMOS 1, L_000002cb9fbd9000, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb923c0_0 .net8 "GND", 0 0, L_000002cb9fbcb150;  1 drivers, strength-aware
v000002cb9fb92e60_0 .net "Q0", 0 0, L_000002cb9fbd8f90;  1 drivers
v000002cb9fb92fa0_0 .net "Q0n", 0 0, L_000002cb9fbd9620;  1 drivers
v000002cb9fb91380_0 .net "Q1", 0 0, L_000002cb9fbda030;  1 drivers
v000002cb9fb921e0_0 .net "Q1n", 0 0, L_000002cb9fbd9690;  1 drivers
v000002cb9fb92280_0 .net8 "T0", 0 0, L_000002cb9fbd8eb0;  1 drivers, strength-aware
v000002cb9fb92960_0 .net8 "T1", 0 0, L_000002cb9fbd9000;  1 drivers, strength-aware
v000002cb9fb92a00_0 .net8 "VDD", 0 0, L_000002cb9fbcb930;  1 drivers, strength-aware
v000002cb9fb91060_0 .net "inp", 0 0, L_000002cb9fbb1990;  1 drivers
v000002cb9fb91740_0 .net "inpn", 0 0, L_000002cb9fbb0f90;  1 drivers
v000002cb9fb92b40_0 .net8 "outp", 0 0, RS_000002cb9fb2af48;  2 drivers, strength-aware
v000002cb9fb919c0_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb91c40_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb93360_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb8db50 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9faff320 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fb976c0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb8db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd93f0 .functor NAND 1, L_000002cb9fbb1a30, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd9b60 .functor NAND 1, L_000002cb9fbb0c70, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda570 .functor NAND 1, L_000002cb9fbd93f0, L_000002cb9fbd9d20, C4<1>, C4<1>;
L_000002cb9fbd9d20 .functor NAND 1, L_000002cb9fbd9b60, L_000002cb9fbda570, C4<1>, C4<1>;
L_000002cb9fbcaac0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9310 .functor PMOS 1, L_000002cb9fbcaac0, L_000002cb9fbd9d20, C4<0>, C4<0>;
L_000002cb9fbcb9a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9f50 .functor NMOS 1, L_000002cb9fbcb9a0, L_000002cb9fbd9d20, C4<0>, C4<0>;
L_000002cb9fbd8c80 .functor PMOS 1, L_000002cb9fbd9310, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbda180 .functor NMOS 1, L_000002cb9fbd9f50, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb92460_0 .net8 "GND", 0 0, L_000002cb9fbcb9a0;  1 drivers, strength-aware
v000002cb9fb91ba0_0 .net "Q0", 0 0, L_000002cb9fbd93f0;  1 drivers
v000002cb9fb92be0_0 .net "Q0n", 0 0, L_000002cb9fbd9b60;  1 drivers
v000002cb9fb926e0_0 .net "Q1", 0 0, L_000002cb9fbda570;  1 drivers
v000002cb9fb92780_0 .net "Q1n", 0 0, L_000002cb9fbd9d20;  1 drivers
v000002cb9fb90de0_0 .net8 "T0", 0 0, L_000002cb9fbd9310;  1 drivers, strength-aware
v000002cb9fb92320_0 .net8 "T1", 0 0, L_000002cb9fbd9f50;  1 drivers, strength-aware
v000002cb9fb92640_0 .net8 "VDD", 0 0, L_000002cb9fbcaac0;  1 drivers, strength-aware
v000002cb9fb92c80_0 .net "inp", 0 0, L_000002cb9fbb1a30;  1 drivers
v000002cb9fb91d80_0 .net "inpn", 0 0, L_000002cb9fbb0c70;  1 drivers
v000002cb9fb91e20_0 .net8 "outp", 0 0, RS_000002cb9fb2b278;  2 drivers, strength-aware
v000002cb9fb91420_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb92d20_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb930e0_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb968b0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9faff6a0 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fb96a40 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb968b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbda0a0 .functor NAND 1, L_000002cb9fbb2430, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda490 .functor NAND 1, L_000002cb9fbb1fd0, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda3b0 .functor NAND 1, L_000002cb9fbda0a0, L_000002cb9fbd9ee0, C4<1>, C4<1>;
L_000002cb9fbd9ee0 .functor NAND 1, L_000002cb9fbda490, L_000002cb9fbda3b0, C4<1>, C4<1>;
L_000002cb9fbcb1c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9380 .functor PMOS 1, L_000002cb9fbcb1c0, L_000002cb9fbd9ee0, C4<0>, C4<0>;
L_000002cb9fbcbd20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd8e40 .functor NMOS 1, L_000002cb9fbcbd20, L_000002cb9fbd9ee0, C4<0>, C4<0>;
L_000002cb9fbd8d60 .functor PMOS 1, L_000002cb9fbd9380, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbda420 .functor NMOS 1, L_000002cb9fbd8e40, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb91560_0 .net8 "GND", 0 0, L_000002cb9fbcbd20;  1 drivers, strength-aware
v000002cb9fb90c00_0 .net "Q0", 0 0, L_000002cb9fbda0a0;  1 drivers
v000002cb9fb90e80_0 .net "Q0n", 0 0, L_000002cb9fbda490;  1 drivers
v000002cb9fb90fc0_0 .net "Q1", 0 0, L_000002cb9fbda3b0;  1 drivers
v000002cb9fb95840_0 .net "Q1n", 0 0, L_000002cb9fbd9ee0;  1 drivers
v000002cb9fb946c0_0 .net8 "T0", 0 0, L_000002cb9fbd9380;  1 drivers, strength-aware
v000002cb9fb94c60_0 .net8 "T1", 0 0, L_000002cb9fbd8e40;  1 drivers, strength-aware
v000002cb9fb94f80_0 .net8 "VDD", 0 0, L_000002cb9fbcb1c0;  1 drivers, strength-aware
v000002cb9fb94ee0_0 .net "inp", 0 0, L_000002cb9fbb2430;  1 drivers
v000002cb9fb944e0_0 .net "inpn", 0 0, L_000002cb9fbb1fd0;  1 drivers
v000002cb9fb957a0_0 .net8 "outp", 0 0, RS_000002cb9fb2b5a8;  2 drivers, strength-aware
v000002cb9fb93c20_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb94d00_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb94580_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb97080 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9faff8a0 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fb97b70 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb97080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd9070 .functor NAND 1, L_000002cb9fbb0d10, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd8c10 .functor NAND 1, L_000002cb9fbb1df0, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda110 .functor NAND 1, L_000002cb9fbd9070, L_000002cb9fbd94d0, C4<1>, C4<1>;
L_000002cb9fbd94d0 .functor NAND 1, L_000002cb9fbd8c10, L_000002cb9fbda110, C4<1>, C4<1>;
L_000002cb9fbcbaf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbda500 .functor PMOS 1, L_000002cb9fbcbaf0, L_000002cb9fbd94d0, C4<0>, C4<0>;
L_000002cb9fbcb230 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd97e0 .functor NMOS 1, L_000002cb9fbcb230, L_000002cb9fbd94d0, C4<0>, C4<0>;
L_000002cb9fbda5e0 .functor PMOS 1, L_000002cb9fbda500, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbd9d90 .functor NMOS 1, L_000002cb9fbd97e0, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb95700_0 .net8 "GND", 0 0, L_000002cb9fbcb230;  1 drivers, strength-aware
v000002cb9fb94760_0 .net "Q0", 0 0, L_000002cb9fbd9070;  1 drivers
v000002cb9fb94940_0 .net "Q0n", 0 0, L_000002cb9fbd8c10;  1 drivers
v000002cb9fb95020_0 .net "Q1", 0 0, L_000002cb9fbda110;  1 drivers
v000002cb9fb937c0_0 .net "Q1n", 0 0, L_000002cb9fbd94d0;  1 drivers
v000002cb9fb958e0_0 .net8 "T0", 0 0, L_000002cb9fbda500;  1 drivers, strength-aware
v000002cb9fb94260_0 .net8 "T1", 0 0, L_000002cb9fbd97e0;  1 drivers, strength-aware
v000002cb9fb94620_0 .net8 "VDD", 0 0, L_000002cb9fbcbaf0;  1 drivers, strength-aware
v000002cb9fb94440_0 .net "inp", 0 0, L_000002cb9fbb0d10;  1 drivers
v000002cb9fb95980_0 .net "inpn", 0 0, L_000002cb9fbb1df0;  1 drivers
v000002cb9fb94080_0 .net8 "outp", 0 0, RS_000002cb9fb2b8d8;  2 drivers, strength-aware
v000002cb9fb95480_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb95a20_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb94b20_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb97530 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9faff9e0 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fb97d00 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb97530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbda730 .functor NAND 1, L_000002cb9fbb31f0, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda1f0 .functor NAND 1, L_000002cb9fbb0db0, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd8dd0 .functor NAND 1, L_000002cb9fbda730, L_000002cb9fbd9fc0, C4<1>, C4<1>;
L_000002cb9fbd9fc0 .functor NAND 1, L_000002cb9fbda1f0, L_000002cb9fbd8dd0, C4<1>, C4<1>;
L_000002cb9fbcb700 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd92a0 .functor PMOS 1, L_000002cb9fbcb700, L_000002cb9fbd9fc0, C4<0>, C4<0>;
L_000002cb9fbca740 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9e00 .functor NMOS 1, L_000002cb9fbca740, L_000002cb9fbd9fc0, C4<0>, C4<0>;
L_000002cb9fbda260 .functor PMOS 1, L_000002cb9fbd92a0, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbda2d0 .functor NMOS 1, L_000002cb9fbd9e00, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb94800_0 .net8 "GND", 0 0, L_000002cb9fbca740;  1 drivers, strength-aware
v000002cb9fb93ae0_0 .net "Q0", 0 0, L_000002cb9fbda730;  1 drivers
v000002cb9fb94120_0 .net "Q0n", 0 0, L_000002cb9fbda1f0;  1 drivers
v000002cb9fb93900_0 .net "Q1", 0 0, L_000002cb9fbd8dd0;  1 drivers
v000002cb9fb948a0_0 .net "Q1n", 0 0, L_000002cb9fbd9fc0;  1 drivers
v000002cb9fb952a0_0 .net8 "T0", 0 0, L_000002cb9fbd92a0;  1 drivers, strength-aware
v000002cb9fb949e0_0 .net8 "T1", 0 0, L_000002cb9fbd9e00;  1 drivers, strength-aware
v000002cb9fb941c0_0 .net8 "VDD", 0 0, L_000002cb9fbcb700;  1 drivers, strength-aware
v000002cb9fb93a40_0 .net "inp", 0 0, L_000002cb9fbb31f0;  1 drivers
v000002cb9fb95ac0_0 .net "inpn", 0 0, L_000002cb9fbb0db0;  1 drivers
v000002cb9fb95520_0 .net8 "outp", 0 0, RS_000002cb9fb2bc08;  2 drivers, strength-aware
v000002cb9fb95b60_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb93400_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb95160_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb96ef0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9fafff60 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fb96bd0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb96ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbda6c0 .functor NAND 1, L_000002cb9fbb1030, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbda340 .functor NAND 1, L_000002cb9fbb1350, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd8ba0 .functor NAND 1, L_000002cb9fbda6c0, L_000002cb9fbd8f20, C4<1>, C4<1>;
L_000002cb9fbd8f20 .functor NAND 1, L_000002cb9fbda340, L_000002cb9fbd8ba0, C4<1>, C4<1>;
L_000002cb9fbca890 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd90e0 .functor PMOS 1, L_000002cb9fbca890, L_000002cb9fbd8f20, C4<0>, C4<0>;
L_000002cb9fbca7b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9150 .functor NMOS 1, L_000002cb9fbca7b0, L_000002cb9fbd8f20, C4<0>, C4<0>;
L_000002cb9fbd9850 .functor PMOS 1, L_000002cb9fbd90e0, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbd9930 .functor NMOS 1, L_000002cb9fbd9150, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb934a0_0 .net8 "GND", 0 0, L_000002cb9fbca7b0;  1 drivers, strength-aware
v000002cb9fb93540_0 .net "Q0", 0 0, L_000002cb9fbda6c0;  1 drivers
v000002cb9fb93860_0 .net "Q0n", 0 0, L_000002cb9fbda340;  1 drivers
v000002cb9fb93cc0_0 .net "Q1", 0 0, L_000002cb9fbd8ba0;  1 drivers
v000002cb9fb94a80_0 .net "Q1n", 0 0, L_000002cb9fbd8f20;  1 drivers
v000002cb9fb943a0_0 .net8 "T0", 0 0, L_000002cb9fbd90e0;  1 drivers, strength-aware
v000002cb9fb950c0_0 .net8 "T1", 0 0, L_000002cb9fbd9150;  1 drivers, strength-aware
v000002cb9fb94da0_0 .net8 "VDD", 0 0, L_000002cb9fbca890;  1 drivers, strength-aware
v000002cb9fb935e0_0 .net "inp", 0 0, L_000002cb9fbb1030;  1 drivers
v000002cb9fb939a0_0 .net "inpn", 0 0, L_000002cb9fbb1350;  1 drivers
v000002cb9fb95340_0 .net8 "outp", 0 0, RS_000002cb9fb2bf38;  2 drivers, strength-aware
v000002cb9fb95200_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb955c0_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb94bc0_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb97210 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fb8d6a0;
 .timescale 0 0;
P_000002cb9faffa60 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fb973a0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb97210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd8cf0 .functor NAND 1, L_000002cb9fbb13f0, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd91c0 .functor NAND 1, L_000002cb9fbb1490, L_000002cb9fbdac70, C4<1>, C4<1>;
L_000002cb9fbd99a0 .functor NAND 1, L_000002cb9fbd8cf0, L_000002cb9fbd9a10, C4<1>, C4<1>;
L_000002cb9fbd9a10 .functor NAND 1, L_000002cb9fbd91c0, L_000002cb9fbd99a0, C4<1>, C4<1>;
L_000002cb9fbcbb60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9230 .functor PMOS 1, L_000002cb9fbcbb60, L_000002cb9fbd9a10, C4<0>, C4<0>;
L_000002cb9fbcb620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbd9540 .functor NMOS 1, L_000002cb9fbcb620, L_000002cb9fbd9a10, C4<0>, C4<0>;
L_000002cb9fbd95b0 .functor PMOS 1, L_000002cb9fbd9230, L_000002cb9fbdae30, C4<0>, C4<0>;
L_000002cb9fbd9a80 .functor NMOS 1, L_000002cb9fbd9540, L_000002cb9fbda810, C4<0>, C4<0>;
v000002cb9fb93680_0 .net8 "GND", 0 0, L_000002cb9fbcb620;  1 drivers, strength-aware
v000002cb9fb94e40_0 .net "Q0", 0 0, L_000002cb9fbd8cf0;  1 drivers
v000002cb9fb93e00_0 .net "Q0n", 0 0, L_000002cb9fbd91c0;  1 drivers
v000002cb9fb95660_0 .net "Q1", 0 0, L_000002cb9fbd99a0;  1 drivers
v000002cb9fb953e0_0 .net "Q1n", 0 0, L_000002cb9fbd9a10;  1 drivers
v000002cb9fb93720_0 .net8 "T0", 0 0, L_000002cb9fbd9230;  1 drivers, strength-aware
v000002cb9fb93b80_0 .net8 "T1", 0 0, L_000002cb9fbd9540;  1 drivers, strength-aware
v000002cb9fb93d60_0 .net8 "VDD", 0 0, L_000002cb9fbcbb60;  1 drivers, strength-aware
v000002cb9fb93ea0_0 .net "inp", 0 0, L_000002cb9fbb13f0;  1 drivers
v000002cb9fb93f40_0 .net "inpn", 0 0, L_000002cb9fbb1490;  1 drivers
v000002cb9fb93fe0_0 .net8 "outp", 0 0, RS_000002cb9fb2c268;  2 drivers, strength-aware
v000002cb9fb94300_0 .net "re", 0 0, L_000002cb9fbda810;  alias, 1 drivers
v000002cb9fb961a0_0 .net "ren", 0 0, L_000002cb9fbdae30;  alias, 1 drivers
v000002cb9fb95d40_0 .net "we", 0 0, L_000002cb9fbdac70;  alias, 1 drivers
S_000002cb9fb97850 .scope generate, "bytecell_insts1[4]" "bytecell_insts1[4]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9faffc20 .param/l "i" 0 6 32, +C4<0100>;
S_000002cb9fb96d60 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fb97850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fbe0c20 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe02f0 .functor AND 1, L_000002cb9fbb3a10, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbe0d70 .functor NAND 1, L_000002cb9fbb3a10, L_000002cb9fbe0c20, C4<1>, C4<1>;
L_000002cb9fbe0360 .functor NOT 1, L_000002cb9fbe0d70, C4<0>, C4<0>, C4<0>;
v000002cb9fb9b470_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fb9b0b0_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fb9b010_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fb9b150_0 .net "opn", 0 0, L_000002cb9fbe0c20;  1 drivers
v000002cb9fb9b1f0_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fb9b290_0 .net "re", 0 0, L_000002cb9fbe0360;  1 drivers
v000002cb9fb9b330_0 .net "ren", 0 0, L_000002cb9fbe0d70;  1 drivers
v000002cb9fb9b5b0_0 .net "sel", 0 0, L_000002cb9fbb3a10;  1 drivers
v000002cb9fb9b650_0 .net "we", 0 0, L_000002cb9fbe02f0;  1 drivers
L_000002cb9fbb1b70 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbb1c10 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbb2110 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbb21b0 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbb22f0 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb2390 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbb24d0 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbb2570 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbb26b0 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbb3ab0 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbb3510 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbb3f10 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbb4230 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbb35b0 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbb4190 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbb3fb0 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb2c6e8 .resolv tri, L_000002cb9fbda880, L_000002cb9fbdaab0;
RS_000002cb9fb2caa8 .resolv tri, L_000002cb9fbdffe0, L_000002cb9fbe0130;
RS_000002cb9fb2cdd8 .resolv tri, L_000002cb9fbe0590, L_000002cb9fbe0600;
RS_000002cb9fb2d108 .resolv tri, L_000002cb9fbe0050, L_000002cb9fbe07c0;
LS_000002cb9fbb3970_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb2c6e8, RS_000002cb9fb2caa8, RS_000002cb9fb2cdd8, RS_000002cb9fb2d108;
RS_000002cb9fb2d438 .resolv tri, L_000002cb9fbe03d0, L_000002cb9fbe0830;
RS_000002cb9fb2d768 .resolv tri, L_000002cb9fbe14e0, L_000002cb9fbe0280;
RS_000002cb9fb2da98 .resolv tri, L_000002cb9fbe01a0, L_000002cb9fbe0d00;
RS_000002cb9fb2ddc8 .resolv tri, L_000002cb9fbe1630, L_000002cb9fbe17f0;
LS_000002cb9fbb3970_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb2d438, RS_000002cb9fb2d768, RS_000002cb9fb2da98, RS_000002cb9fb2ddc8;
L_000002cb9fbb3970 .concat8 [ 4 4 0 0], LS_000002cb9fbb3970_0_0, LS_000002cb9fbb3970_0_4;
S_000002cb9fb979e0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9faffc60 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fb97e90 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb979e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbd86d0 .functor NAND 1, L_000002cb9fbb1b70, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbda7a0 .functor NAND 1, L_000002cb9fbb1c10, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbda9d0 .functor NAND 1, L_000002cb9fbd86d0, L_000002cb9fbdadc0, C4<1>, C4<1>;
L_000002cb9fbdadc0 .functor NAND 1, L_000002cb9fbda7a0, L_000002cb9fbda9d0, C4<1>, C4<1>;
L_000002cb9fbca970 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbdaa40 .functor PMOS 1, L_000002cb9fbca970, L_000002cb9fbdadc0, C4<0>, C4<0>;
L_000002cb9fbcb770 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbdace0 .functor NMOS 1, L_000002cb9fbcb770, L_000002cb9fbdadc0, C4<0>, C4<0>;
L_000002cb9fbda880 .functor PMOS 1, L_000002cb9fbdaa40, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbdaab0 .functor NMOS 1, L_000002cb9fbdace0, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb96100_0 .net8 "GND", 0 0, L_000002cb9fbcb770;  1 drivers, strength-aware
v000002cb9fb8f6c0_0 .net "Q0", 0 0, L_000002cb9fbd86d0;  1 drivers
v000002cb9fb90160_0 .net "Q0n", 0 0, L_000002cb9fbda7a0;  1 drivers
v000002cb9fb8e9a0_0 .net "Q1", 0 0, L_000002cb9fbda9d0;  1 drivers
v000002cb9fb8f3a0_0 .net "Q1n", 0 0, L_000002cb9fbdadc0;  1 drivers
v000002cb9fb8f300_0 .net8 "T0", 0 0, L_000002cb9fbdaa40;  1 drivers, strength-aware
v000002cb9fb8f080_0 .net8 "T1", 0 0, L_000002cb9fbdace0;  1 drivers, strength-aware
v000002cb9fb8ee00_0 .net8 "VDD", 0 0, L_000002cb9fbca970;  1 drivers, strength-aware
v000002cb9fb90840_0 .net "inp", 0 0, L_000002cb9fbb1b70;  1 drivers
v000002cb9fb8f580_0 .net "inpn", 0 0, L_000002cb9fbb1c10;  1 drivers
v000002cb9fb8f440_0 .net8 "outp", 0 0, RS_000002cb9fb2c6e8;  2 drivers, strength-aware
v000002cb9fb8fa80_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb908e0_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb8f760_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb98020 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9fb00020 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fb981b0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb98020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbdab90 .functor NAND 1, L_000002cb9fbb2110, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbdab20 .functor NAND 1, L_000002cb9fbb21b0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbda8f0 .functor NAND 1, L_000002cb9fbdab90, L_000002cb9fbdac00, C4<1>, C4<1>;
L_000002cb9fbdac00 .functor NAND 1, L_000002cb9fbdab20, L_000002cb9fbda8f0, C4<1>, C4<1>;
L_000002cb9fbcbbd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbdaea0 .functor PMOS 1, L_000002cb9fbcbbd0, L_000002cb9fbdac00, C4<0>, C4<0>;
L_000002cb9fbcbe00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbda960 .functor NMOS 1, L_000002cb9fbcbe00, L_000002cb9fbdac00, C4<0>, C4<0>;
L_000002cb9fbdffe0 .functor PMOS 1, L_000002cb9fbdaea0, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe0130 .functor NMOS 1, L_000002cb9fbda960, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb8f120_0 .net8 "GND", 0 0, L_000002cb9fbcbe00;  1 drivers, strength-aware
v000002cb9fb90ac0_0 .net "Q0", 0 0, L_000002cb9fbdab90;  1 drivers
v000002cb9fb905c0_0 .net "Q0n", 0 0, L_000002cb9fbdab20;  1 drivers
v000002cb9fb907a0_0 .net "Q1", 0 0, L_000002cb9fbda8f0;  1 drivers
v000002cb9fb8ecc0_0 .net "Q1n", 0 0, L_000002cb9fbdac00;  1 drivers
v000002cb9fb8eea0_0 .net8 "T0", 0 0, L_000002cb9fbdaea0;  1 drivers, strength-aware
v000002cb9fb90b60_0 .net8 "T1", 0 0, L_000002cb9fbda960;  1 drivers, strength-aware
v000002cb9fb8ff80_0 .net8 "VDD", 0 0, L_000002cb9fbcbbd0;  1 drivers, strength-aware
v000002cb9fb90200_0 .net "inp", 0 0, L_000002cb9fbb2110;  1 drivers
v000002cb9fb8e720_0 .net "inpn", 0 0, L_000002cb9fbb21b0;  1 drivers
v000002cb9fb902a0_0 .net8 "outp", 0 0, RS_000002cb9fb2caa8;  2 drivers, strength-aware
v000002cb9fb8ef40_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb8efe0_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb8fe40_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb96400 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9faffce0 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fb96590 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb96400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe0980 .functor NAND 1, L_000002cb9fbb22f0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe09f0 .functor NAND 1, L_000002cb9fbb2390, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe06e0 .functor NAND 1, L_000002cb9fbe0980, L_000002cb9fbe0670, C4<1>, C4<1>;
L_000002cb9fbe0670 .functor NAND 1, L_000002cb9fbe09f0, L_000002cb9fbe06e0, C4<1>, C4<1>;
L_000002cb9fbcb7e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0440 .functor PMOS 1, L_000002cb9fbcb7e0, L_000002cb9fbe0670, C4<0>, C4<0>;
L_000002cb9fbcb850 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1940 .functor NMOS 1, L_000002cb9fbcb850, L_000002cb9fbe0670, C4<0>, C4<0>;
L_000002cb9fbe0590 .functor PMOS 1, L_000002cb9fbe0440, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe0600 .functor NMOS 1, L_000002cb9fbe1940, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb8e860_0 .net8 "GND", 0 0, L_000002cb9fbcb850;  1 drivers, strength-aware
v000002cb9fb8eb80_0 .net "Q0", 0 0, L_000002cb9fbe0980;  1 drivers
v000002cb9fb90980_0 .net "Q0n", 0 0, L_000002cb9fbe09f0;  1 drivers
v000002cb9fb90020_0 .net "Q1", 0 0, L_000002cb9fbe06e0;  1 drivers
v000002cb9fb90660_0 .net "Q1n", 0 0, L_000002cb9fbe0670;  1 drivers
v000002cb9fb90a20_0 .net8 "T0", 0 0, L_000002cb9fbe0440;  1 drivers, strength-aware
v000002cb9fb90700_0 .net8 "T1", 0 0, L_000002cb9fbe1940;  1 drivers, strength-aware
v000002cb9fb8fc60_0 .net8 "VDD", 0 0, L_000002cb9fbcb7e0;  1 drivers, strength-aware
v000002cb9fb8e400_0 .net "inp", 0 0, L_000002cb9fbb22f0;  1 drivers
v000002cb9fb90340_0 .net "inpn", 0 0, L_000002cb9fbb2390;  1 drivers
v000002cb9fb8fee0_0 .net8 "outp", 0 0, RS_000002cb9fb2cdd8;  2 drivers, strength-aware
v000002cb9fb8e7c0_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb8ed60_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb8ec20_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb96720 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9fb000a0 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fb99b80 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb96720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbdff00 .functor NAND 1, L_000002cb9fbb24d0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe1400 .functor NAND 1, L_000002cb9fbb2570, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe0750 .functor NAND 1, L_000002cb9fbdff00, L_000002cb9fbe12b0, C4<1>, C4<1>;
L_000002cb9fbe12b0 .functor NAND 1, L_000002cb9fbe1400, L_000002cb9fbe0750, C4<1>, C4<1>;
L_000002cb9fbcc650 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1080 .functor PMOS 1, L_000002cb9fbcc650, L_000002cb9fbe12b0, C4<0>, C4<0>;
L_000002cb9fbcbd90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0a60 .functor NMOS 1, L_000002cb9fbcbd90, L_000002cb9fbe12b0, C4<0>, C4<0>;
L_000002cb9fbe0050 .functor PMOS 1, L_000002cb9fbe1080, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe07c0 .functor NMOS 1, L_000002cb9fbe0a60, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb90480_0 .net8 "GND", 0 0, L_000002cb9fbcbd90;  1 drivers, strength-aware
v000002cb9fb8fbc0_0 .net "Q0", 0 0, L_000002cb9fbdff00;  1 drivers
v000002cb9fb8f1c0_0 .net "Q0n", 0 0, L_000002cb9fbe1400;  1 drivers
v000002cb9fb8f800_0 .net "Q1", 0 0, L_000002cb9fbe0750;  1 drivers
v000002cb9fb8ea40_0 .net "Q1n", 0 0, L_000002cb9fbe12b0;  1 drivers
v000002cb9fb8e4a0_0 .net8 "T0", 0 0, L_000002cb9fbe1080;  1 drivers, strength-aware
v000002cb9fb8f8a0_0 .net8 "T1", 0 0, L_000002cb9fbe0a60;  1 drivers, strength-aware
v000002cb9fb8eae0_0 .net8 "VDD", 0 0, L_000002cb9fbcc650;  1 drivers, strength-aware
v000002cb9fb8f260_0 .net "inp", 0 0, L_000002cb9fbb24d0;  1 drivers
v000002cb9fb8f940_0 .net "inpn", 0 0, L_000002cb9fbb2570;  1 drivers
v000002cb9fb8f4e0_0 .net8 "outp", 0 0, RS_000002cb9fb2d108;  2 drivers, strength-aware
v000002cb9fb8e540_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb8f620_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb903e0_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb985a0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9fafcaa0 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fb9a1c0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb985a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe00c0 .functor NAND 1, L_000002cb9fbb26b0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe0b40 .functor NAND 1, L_000002cb9fbb3ab0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe0de0 .functor NAND 1, L_000002cb9fbe00c0, L_000002cb9fbe1710, C4<1>, C4<1>;
L_000002cb9fbe1710 .functor NAND 1, L_000002cb9fbe0b40, L_000002cb9fbe0de0, C4<1>, C4<1>;
L_000002cb9fbcc490 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe11d0 .functor PMOS 1, L_000002cb9fbcc490, L_000002cb9fbe1710, C4<0>, C4<0>;
L_000002cb9fbcc570 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1240 .functor NMOS 1, L_000002cb9fbcc570, L_000002cb9fbe1710, C4<0>, C4<0>;
L_000002cb9fbe03d0 .functor PMOS 1, L_000002cb9fbe11d0, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe0830 .functor NMOS 1, L_000002cb9fbe1240, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb8f9e0_0 .net8 "GND", 0 0, L_000002cb9fbcc570;  1 drivers, strength-aware
v000002cb9fb8fb20_0 .net "Q0", 0 0, L_000002cb9fbe00c0;  1 drivers
v000002cb9fb8fd00_0 .net "Q0n", 0 0, L_000002cb9fbe0b40;  1 drivers
v000002cb9fb8fda0_0 .net "Q1", 0 0, L_000002cb9fbe0de0;  1 drivers
v000002cb9fb900c0_0 .net "Q1n", 0 0, L_000002cb9fbe1710;  1 drivers
v000002cb9fb8e5e0_0 .net8 "T0", 0 0, L_000002cb9fbe11d0;  1 drivers, strength-aware
v000002cb9fb8e680_0 .net8 "T1", 0 0, L_000002cb9fbe1240;  1 drivers, strength-aware
v000002cb9fb90520_0 .net8 "VDD", 0 0, L_000002cb9fbcc490;  1 drivers, strength-aware
v000002cb9fb8e900_0 .net "inp", 0 0, L_000002cb9fbb26b0;  1 drivers
v000002cb9fb9c2d0_0 .net "inpn", 0 0, L_000002cb9fbb3ab0;  1 drivers
v000002cb9fb9abb0_0 .net8 "outp", 0 0, RS_000002cb9fb2d438;  2 drivers, strength-aware
v000002cb9fb9ac50_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb9bdd0_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb9ab10_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb98d70 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9fafd2a0 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fb99220 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb98d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe1860 .functor NAND 1, L_000002cb9fbb3510, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe04b0 .functor NAND 1, L_000002cb9fbb3f10, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe0ad0 .functor NAND 1, L_000002cb9fbe1860, L_000002cb9fbe08a0, C4<1>, C4<1>;
L_000002cb9fbe08a0 .functor NAND 1, L_000002cb9fbe04b0, L_000002cb9fbe0ad0, C4<1>, C4<1>;
L_000002cb9fbcc500 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe10f0 .functor PMOS 1, L_000002cb9fbcc500, L_000002cb9fbe08a0, C4<0>, C4<0>;
L_000002cb9fbcc6c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0bb0 .functor NMOS 1, L_000002cb9fbcc6c0, L_000002cb9fbe08a0, C4<0>, C4<0>;
L_000002cb9fbe14e0 .functor PMOS 1, L_000002cb9fbe10f0, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe0280 .functor NMOS 1, L_000002cb9fbe0bb0, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb9acf0_0 .net8 "GND", 0 0, L_000002cb9fbcc6c0;  1 drivers, strength-aware
v000002cb9fb9c910_0 .net "Q0", 0 0, L_000002cb9fbe1860;  1 drivers
v000002cb9fb9bfb0_0 .net "Q0n", 0 0, L_000002cb9fbe04b0;  1 drivers
v000002cb9fb9bd30_0 .net "Q1", 0 0, L_000002cb9fbe0ad0;  1 drivers
v000002cb9fb9a750_0 .net "Q1n", 0 0, L_000002cb9fbe08a0;  1 drivers
v000002cb9fb9bbf0_0 .net8 "T0", 0 0, L_000002cb9fbe10f0;  1 drivers, strength-aware
v000002cb9fb9a7f0_0 .net8 "T1", 0 0, L_000002cb9fbe0bb0;  1 drivers, strength-aware
v000002cb9fb9be70_0 .net8 "VDD", 0 0, L_000002cb9fbcc500;  1 drivers, strength-aware
v000002cb9fb9c050_0 .net "inp", 0 0, L_000002cb9fbb3510;  1 drivers
v000002cb9fb9bf10_0 .net "inpn", 0 0, L_000002cb9fbb3f10;  1 drivers
v000002cb9fb9c0f0_0 .net8 "outp", 0 0, RS_000002cb9fb2d768;  2 drivers, strength-aware
v000002cb9fb9a930_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb9a610_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb9caf0_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb98be0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9fafca60 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fb988c0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb98be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe15c0 .functor NAND 1, L_000002cb9fbb4230, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe1160 .functor NAND 1, L_000002cb9fbb35b0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe1780 .functor NAND 1, L_000002cb9fbe15c0, L_000002cb9fbe1320, C4<1>, C4<1>;
L_000002cb9fbe1320 .functor NAND 1, L_000002cb9fbe1160, L_000002cb9fbe1780, C4<1>, C4<1>;
L_000002cb9fbcc5e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0c90 .functor PMOS 1, L_000002cb9fbcc5e0, L_000002cb9fbe1320, C4<0>, C4<0>;
L_000002cb9fbcc730 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0520 .functor NMOS 1, L_000002cb9fbcc730, L_000002cb9fbe1320, C4<0>, C4<0>;
L_000002cb9fbe01a0 .functor PMOS 1, L_000002cb9fbe0c90, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe0d00 .functor NMOS 1, L_000002cb9fbe0520, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb9c5f0_0 .net8 "GND", 0 0, L_000002cb9fbcc730;  1 drivers, strength-aware
v000002cb9fb9c690_0 .net "Q0", 0 0, L_000002cb9fbe15c0;  1 drivers
v000002cb9fb9ca50_0 .net "Q0n", 0 0, L_000002cb9fbe1160;  1 drivers
v000002cb9fb9c190_0 .net "Q1", 0 0, L_000002cb9fbe1780;  1 drivers
v000002cb9fb9ad90_0 .net "Q1n", 0 0, L_000002cb9fbe1320;  1 drivers
v000002cb9fb9c230_0 .net8 "T0", 0 0, L_000002cb9fbe0c90;  1 drivers, strength-aware
v000002cb9fb9b3d0_0 .net8 "T1", 0 0, L_000002cb9fbe0520;  1 drivers, strength-aware
v000002cb9fb9c370_0 .net8 "VDD", 0 0, L_000002cb9fbcc5e0;  1 drivers, strength-aware
v000002cb9fb9c410_0 .net "inp", 0 0, L_000002cb9fbb4230;  1 drivers
v000002cb9fb9c870_0 .net "inpn", 0 0, L_000002cb9fbb35b0;  1 drivers
v000002cb9fb9a890_0 .net8 "outp", 0 0, RS_000002cb9fb2da98;  2 drivers, strength-aware
v000002cb9fb9c4b0_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb9c9b0_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb9c550_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb99860 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fb96d60;
 .timescale 0 0;
P_000002cb9fafc9e0 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fb98a50 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb99860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe16a0 .functor NAND 1, L_000002cb9fbb4190, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe1390 .functor NAND 1, L_000002cb9fbb3fb0, L_000002cb9fbe02f0, C4<1>, C4<1>;
L_000002cb9fbe0910 .functor NAND 1, L_000002cb9fbe16a0, L_000002cb9fbe1470, C4<1>, C4<1>;
L_000002cb9fbe1470 .functor NAND 1, L_000002cb9fbe1390, L_000002cb9fbe0910, C4<1>, C4<1>;
L_000002cb9fbcc9d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0210 .functor PMOS 1, L_000002cb9fbcc9d0, L_000002cb9fbe1470, C4<0>, C4<0>;
L_000002cb9fbcc340 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1550 .functor NMOS 1, L_000002cb9fbcc340, L_000002cb9fbe1470, C4<0>, C4<0>;
L_000002cb9fbe1630 .functor PMOS 1, L_000002cb9fbe0210, L_000002cb9fbe0d70, C4<0>, C4<0>;
L_000002cb9fbe17f0 .functor NMOS 1, L_000002cb9fbe1550, L_000002cb9fbe0360, C4<0>, C4<0>;
v000002cb9fb9ae30_0 .net8 "GND", 0 0, L_000002cb9fbcc340;  1 drivers, strength-aware
v000002cb9fb9cb90_0 .net "Q0", 0 0, L_000002cb9fbe16a0;  1 drivers
v000002cb9fb9b510_0 .net "Q0n", 0 0, L_000002cb9fbe1390;  1 drivers
v000002cb9fb9aed0_0 .net "Q1", 0 0, L_000002cb9fbe0910;  1 drivers
v000002cb9fb9c730_0 .net "Q1n", 0 0, L_000002cb9fbe1470;  1 drivers
v000002cb9fb9c7d0_0 .net8 "T0", 0 0, L_000002cb9fbe0210;  1 drivers, strength-aware
v000002cb9fb9a430_0 .net8 "T1", 0 0, L_000002cb9fbe1550;  1 drivers, strength-aware
v000002cb9fb9bc90_0 .net8 "VDD", 0 0, L_000002cb9fbcc9d0;  1 drivers, strength-aware
v000002cb9fb9a4d0_0 .net "inp", 0 0, L_000002cb9fbb4190;  1 drivers
v000002cb9fb9a570_0 .net "inpn", 0 0, L_000002cb9fbb3fb0;  1 drivers
v000002cb9fb9a6b0_0 .net8 "outp", 0 0, RS_000002cb9fb2ddc8;  2 drivers, strength-aware
v000002cb9fb9a9d0_0 .net "re", 0 0, L_000002cb9fbe0360;  alias, 1 drivers
v000002cb9fb9aa70_0 .net "ren", 0 0, L_000002cb9fbe0d70;  alias, 1 drivers
v000002cb9fb9af70_0 .net "we", 0 0, L_000002cb9fbe02f0;  alias, 1 drivers
S_000002cb9fb99090 .scope generate, "bytecell_insts1[5]" "bytecell_insts1[5]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafc620 .param/l "i" 0 6 32, +C4<0101>;
S_000002cb9fb98410 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fb99090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fbe2eb0 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3070 .functor AND 1, L_000002cb9fbe9c90, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fbe3380 .functor NAND 1, L_000002cb9fbe9c90, L_000002cb9fbe2eb0, C4<1>, C4<1>;
L_000002cb9fbe1a90 .functor NOT 1, L_000002cb9fbe3380, C4<0>, C4<0>, C4<0>;
v000002cb9fba17d0_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fb9fbb0_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fba1910_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fba0bf0_0 .net "opn", 0 0, L_000002cb9fbe2eb0;  1 drivers
v000002cb9fba0c90_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fb9ff70_0 .net "re", 0 0, L_000002cb9fbe1a90;  1 drivers
v000002cb9fb9fd90_0 .net "ren", 0 0, L_000002cb9fbe3380;  1 drivers
v000002cb9fba0d30_0 .net "sel", 0 0, L_000002cb9fbe9c90;  1 drivers
v000002cb9fb9f750_0 .net "we", 0 0, L_000002cb9fbe3070;  1 drivers
L_000002cb9fbb42d0 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbb40f0 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbb3c90 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbb3470 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbb3bf0 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbb3650 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbb3b50 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbb3d30 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbb4050 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbb36f0 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbb3790 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbb3830 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbb38d0 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbb3dd0 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbb3e70 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbe8b10 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb2e248 .resolv tri, L_000002cb9fbe0fa0, L_000002cb9fbdfe20;
RS_000002cb9fb2e608 .resolv tri, L_000002cb9fbe2890, L_000002cb9fbe2200;
RS_000002cb9fb2e938 .resolv tri, L_000002cb9fbe3540, L_000002cb9fbe1e10;
RS_000002cb9fb2ec68 .resolv tri, L_000002cb9fbe2580, L_000002cb9fbe31c0;
LS_000002cb9fbea9b0_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb2e248, RS_000002cb9fb2e608, RS_000002cb9fb2e938, RS_000002cb9fb2ec68;
RS_000002cb9fb2ef98 .resolv tri, L_000002cb9fbe2b30, L_000002cb9fbe34d0;
RS_000002cb9fb2f2c8 .resolv tri, L_000002cb9fbe2c10, L_000002cb9fbe24a0;
RS_000002cb9fb2f5f8 .resolv tri, L_000002cb9fbe2660, L_000002cb9fbe26d0;
RS_000002cb9fb2f928 .resolv tri, L_000002cb9fbe2e40, L_000002cb9fbe1b70;
LS_000002cb9fbea9b0_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb2ef98, RS_000002cb9fb2f2c8, RS_000002cb9fb2f5f8, RS_000002cb9fb2f928;
L_000002cb9fbea9b0 .concat8 [ 4 4 0 0], LS_000002cb9fbea9b0_0_0, LS_000002cb9fbea9b0_0_4;
S_000002cb9fb9a030 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafcae0 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fb98f00 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb9a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe0e50 .functor NAND 1, L_000002cb9fbb42d0, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe18d0 .functor NAND 1, L_000002cb9fbb40f0, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbdfe90 .functor NAND 1, L_000002cb9fbe0e50, L_000002cb9fbe0ec0, C4<1>, C4<1>;
L_000002cb9fbe0ec0 .functor NAND 1, L_000002cb9fbe18d0, L_000002cb9fbdfe90, C4<1>, C4<1>;
L_000002cb9fbcc7a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe0f30 .functor PMOS 1, L_000002cb9fbcc7a0, L_000002cb9fbe0ec0, C4<0>, C4<0>;
L_000002cb9fbcc960 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe19b0 .functor NMOS 1, L_000002cb9fbcc960, L_000002cb9fbe0ec0, C4<0>, C4<0>;
L_000002cb9fbe0fa0 .functor PMOS 1, L_000002cb9fbe0f30, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbdfe20 .functor NMOS 1, L_000002cb9fbe19b0, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fb9b6f0_0 .net8 "GND", 0 0, L_000002cb9fbcc960;  1 drivers, strength-aware
v000002cb9fb9b790_0 .net "Q0", 0 0, L_000002cb9fbe0e50;  1 drivers
v000002cb9fb9b830_0 .net "Q0n", 0 0, L_000002cb9fbe18d0;  1 drivers
v000002cb9fb9b8d0_0 .net "Q1", 0 0, L_000002cb9fbdfe90;  1 drivers
v000002cb9fb9b970_0 .net "Q1n", 0 0, L_000002cb9fbe0ec0;  1 drivers
v000002cb9fb9ba10_0 .net8 "T0", 0 0, L_000002cb9fbe0f30;  1 drivers, strength-aware
v000002cb9fb9bab0_0 .net8 "T1", 0 0, L_000002cb9fbe19b0;  1 drivers, strength-aware
v000002cb9fb9bb50_0 .net8 "VDD", 0 0, L_000002cb9fbcc7a0;  1 drivers, strength-aware
v000002cb9fb9df90_0 .net "inp", 0 0, L_000002cb9fbb42d0;  1 drivers
v000002cb9fb9db30_0 .net "inpn", 0 0, L_000002cb9fbb40f0;  1 drivers
v000002cb9fb9e2b0_0 .net8 "outp", 0 0, RS_000002cb9fb2e248;  2 drivers, strength-aware
v000002cb9fb9f070_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fb9d8b0_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fb9d6d0_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fb999f0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafc660 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fb99ea0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb999f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbdff70 .functor NAND 1, L_000002cb9fbb3c90, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe1010 .functor NAND 1, L_000002cb9fbb3470, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe29e0 .functor NAND 1, L_000002cb9fbdff70, L_000002cb9fbe2f90, C4<1>, C4<1>;
L_000002cb9fbe2f90 .functor NAND 1, L_000002cb9fbe1010, L_000002cb9fbe29e0, C4<1>, C4<1>;
L_000002cb9fbcc880 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe2c80 .functor PMOS 1, L_000002cb9fbcc880, L_000002cb9fbe2f90, C4<0>, C4<0>;
L_000002cb9fbcc420 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1da0 .functor NMOS 1, L_000002cb9fbcc420, L_000002cb9fbe2f90, C4<0>, C4<0>;
L_000002cb9fbe2890 .functor PMOS 1, L_000002cb9fbe2c80, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe2200 .functor NMOS 1, L_000002cb9fbe1da0, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fb9ceb0_0 .net8 "GND", 0 0, L_000002cb9fbcc420;  1 drivers, strength-aware
v000002cb9fb9d810_0 .net "Q0", 0 0, L_000002cb9fbdff70;  1 drivers
v000002cb9fb9e850_0 .net "Q0n", 0 0, L_000002cb9fbe1010;  1 drivers
v000002cb9fb9d4f0_0 .net "Q1", 0 0, L_000002cb9fbe29e0;  1 drivers
v000002cb9fb9dbd0_0 .net "Q1n", 0 0, L_000002cb9fbe2f90;  1 drivers
v000002cb9fb9f2f0_0 .net8 "T0", 0 0, L_000002cb9fbe2c80;  1 drivers, strength-aware
v000002cb9fb9e7b0_0 .net8 "T1", 0 0, L_000002cb9fbe1da0;  1 drivers, strength-aware
v000002cb9fb9e990_0 .net8 "VDD", 0 0, L_000002cb9fbcc880;  1 drivers, strength-aware
v000002cb9fb9d770_0 .net "inp", 0 0, L_000002cb9fbb3c90;  1 drivers
v000002cb9fb9ead0_0 .net "inpn", 0 0, L_000002cb9fbb3470;  1 drivers
v000002cb9fb9d950_0 .net8 "outp", 0 0, RS_000002cb9fb2e608;  2 drivers, strength-aware
v000002cb9fb9d630_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fb9e670_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fb9d090_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fb996d0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafcea0 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fb98730 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb996d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe2040 .functor NAND 1, L_000002cb9fbb3bf0, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2cf0 .functor NAND 1, L_000002cb9fbb3650, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2120 .functor NAND 1, L_000002cb9fbe2040, L_000002cb9fbe1fd0, C4<1>, C4<1>;
L_000002cb9fbe1fd0 .functor NAND 1, L_000002cb9fbe2cf0, L_000002cb9fbe2120, C4<1>, C4<1>;
L_000002cb9fbcc8f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe2900 .functor PMOS 1, L_000002cb9fbcc8f0, L_000002cb9fbe1fd0, C4<0>, C4<0>;
L_000002cb9fbcc3b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1f60 .functor NMOS 1, L_000002cb9fbcc3b0, L_000002cb9fbe1fd0, C4<0>, C4<0>;
L_000002cb9fbe3540 .functor PMOS 1, L_000002cb9fbe2900, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe1e10 .functor NMOS 1, L_000002cb9fbe1f60, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fb9e8f0_0 .net8 "GND", 0 0, L_000002cb9fbcc3b0;  1 drivers, strength-aware
v000002cb9fb9e3f0_0 .net "Q0", 0 0, L_000002cb9fbe2040;  1 drivers
v000002cb9fb9edf0_0 .net "Q0n", 0 0, L_000002cb9fbe2cf0;  1 drivers
v000002cb9fb9ee90_0 .net "Q1", 0 0, L_000002cb9fbe2120;  1 drivers
v000002cb9fb9d270_0 .net "Q1n", 0 0, L_000002cb9fbe1fd0;  1 drivers
v000002cb9fb9d130_0 .net8 "T0", 0 0, L_000002cb9fbe2900;  1 drivers, strength-aware
v000002cb9fb9d450_0 .net8 "T1", 0 0, L_000002cb9fbe1f60;  1 drivers, strength-aware
v000002cb9fb9d3b0_0 .net8 "VDD", 0 0, L_000002cb9fbcc8f0;  1 drivers, strength-aware
v000002cb9fb9ea30_0 .net "inp", 0 0, L_000002cb9fbb3bf0;  1 drivers
v000002cb9fb9d1d0_0 .net "inpn", 0 0, L_000002cb9fbb3650;  1 drivers
v000002cb9fb9d310_0 .net8 "outp", 0 0, RS_000002cb9fb2e938;  2 drivers, strength-aware
v000002cb9fb9e530_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fb9f110_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fb9cff0_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fb993b0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafce20 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fb99540 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb993b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe1a20 .functor NAND 1, L_000002cb9fbb3b50, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2f20 .functor NAND 1, L_000002cb9fbb3d30, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe1d30 .functor NAND 1, L_000002cb9fbe1a20, L_000002cb9fbe2970, C4<1>, C4<1>;
L_000002cb9fbe2970 .functor NAND 1, L_000002cb9fbe2f20, L_000002cb9fbe1d30, C4<1>, C4<1>;
L_000002cb9fbcc810 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe2a50 .functor PMOS 1, L_000002cb9fbcc810, L_000002cb9fbe2970, C4<0>, C4<0>;
L_000002cb9fbcc2d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe2190 .functor NMOS 1, L_000002cb9fbcc2d0, L_000002cb9fbe2970, C4<0>, C4<0>;
L_000002cb9fbe2580 .functor PMOS 1, L_000002cb9fbe2a50, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe31c0 .functor NMOS 1, L_000002cb9fbe2190, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fb9ddb0_0 .net8 "GND", 0 0, L_000002cb9fbcc2d0;  1 drivers, strength-aware
v000002cb9fb9d590_0 .net "Q0", 0 0, L_000002cb9fbe1a20;  1 drivers
v000002cb9fb9f1b0_0 .net "Q0n", 0 0, L_000002cb9fbe2f20;  1 drivers
v000002cb9fb9dd10_0 .net "Q1", 0 0, L_000002cb9fbe1d30;  1 drivers
v000002cb9fb9d9f0_0 .net "Q1n", 0 0, L_000002cb9fbe2970;  1 drivers
v000002cb9fb9ef30_0 .net8 "T0", 0 0, L_000002cb9fbe2a50;  1 drivers, strength-aware
v000002cb9fb9eb70_0 .net8 "T1", 0 0, L_000002cb9fbe2190;  1 drivers, strength-aware
v000002cb9fb9cd70_0 .net8 "VDD", 0 0, L_000002cb9fbcc810;  1 drivers, strength-aware
v000002cb9fb9da90_0 .net "inp", 0 0, L_000002cb9fbb3b50;  1 drivers
v000002cb9fb9ce10_0 .net "inpn", 0 0, L_000002cb9fbb3d30;  1 drivers
v000002cb9fb9de50_0 .net8 "outp", 0 0, RS_000002cb9fb2ec68;  2 drivers, strength-aware
v000002cb9fb9def0_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fb9ec10_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fb9dc70_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fb99d10 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafc860 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fba3a10 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fb99d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe2ac0 .functor NAND 1, L_000002cb9fbb4050, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2270 .functor NAND 1, L_000002cb9fbb36f0, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe22e0 .functor NAND 1, L_000002cb9fbe2ac0, L_000002cb9fbe1e80, C4<1>, C4<1>;
L_000002cb9fbe1e80 .functor NAND 1, L_000002cb9fbe2270, L_000002cb9fbe22e0, C4<1>, C4<1>;
L_000002cb9fbc9630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1ef0 .functor PMOS 1, L_000002cb9fbc9630, L_000002cb9fbe1e80, C4<0>, C4<0>;
L_000002cb9fbc94e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe2ba0 .functor NMOS 1, L_000002cb9fbc94e0, L_000002cb9fbe1e80, C4<0>, C4<0>;
L_000002cb9fbe2b30 .functor PMOS 1, L_000002cb9fbe1ef0, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe34d0 .functor NMOS 1, L_000002cb9fbe2ba0, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fb9e030_0 .net8 "GND", 0 0, L_000002cb9fbc94e0;  1 drivers, strength-aware
v000002cb9fb9e5d0_0 .net "Q0", 0 0, L_000002cb9fbe2ac0;  1 drivers
v000002cb9fb9f250_0 .net "Q0n", 0 0, L_000002cb9fbe2270;  1 drivers
v000002cb9fb9efd0_0 .net "Q1", 0 0, L_000002cb9fbe22e0;  1 drivers
v000002cb9fb9f390_0 .net "Q1n", 0 0, L_000002cb9fbe1e80;  1 drivers
v000002cb9fb9e0d0_0 .net8 "T0", 0 0, L_000002cb9fbe1ef0;  1 drivers, strength-aware
v000002cb9fb9e490_0 .net8 "T1", 0 0, L_000002cb9fbe2ba0;  1 drivers, strength-aware
v000002cb9fb9ecb0_0 .net8 "VDD", 0 0, L_000002cb9fbc9630;  1 drivers, strength-aware
v000002cb9fb9e710_0 .net "inp", 0 0, L_000002cb9fbb4050;  1 drivers
v000002cb9fb9e170_0 .net "inpn", 0 0, L_000002cb9fbb36f0;  1 drivers
v000002cb9fb9cc30_0 .net8 "outp", 0 0, RS_000002cb9fb2ef98;  2 drivers, strength-aware
v000002cb9fb9e210_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fb9e350_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fb9ed50_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fba2c00 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafd0e0 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fba2430 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe20b0 .functor NAND 1, L_000002cb9fbb3790, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe1be0 .functor NAND 1, L_000002cb9fbb3830, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2350 .functor NAND 1, L_000002cb9fbe20b0, L_000002cb9fbe23c0, C4<1>, C4<1>;
L_000002cb9fbe23c0 .functor NAND 1, L_000002cb9fbe1be0, L_000002cb9fbe2350, C4<1>, C4<1>;
L_000002cb9fbc8de0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe32a0 .functor PMOS 1, L_000002cb9fbc8de0, L_000002cb9fbe23c0, C4<0>, C4<0>;
L_000002cb9fbc9400 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3230 .functor NMOS 1, L_000002cb9fbc9400, L_000002cb9fbe23c0, C4<0>, C4<0>;
L_000002cb9fbe2c10 .functor PMOS 1, L_000002cb9fbe32a0, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe24a0 .functor NMOS 1, L_000002cb9fbe3230, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fb9ccd0_0 .net8 "GND", 0 0, L_000002cb9fbc9400;  1 drivers, strength-aware
v000002cb9fb9cf50_0 .net "Q0", 0 0, L_000002cb9fbe20b0;  1 drivers
v000002cb9fba0790_0 .net "Q0n", 0 0, L_000002cb9fbe1be0;  1 drivers
v000002cb9fb9f7f0_0 .net "Q1", 0 0, L_000002cb9fbe2350;  1 drivers
v000002cb9fb9fcf0_0 .net "Q1n", 0 0, L_000002cb9fbe23c0;  1 drivers
v000002cb9fba0290_0 .net8 "T0", 0 0, L_000002cb9fbe32a0;  1 drivers, strength-aware
v000002cb9fba0510_0 .net8 "T1", 0 0, L_000002cb9fbe3230;  1 drivers, strength-aware
v000002cb9fba0470_0 .net8 "VDD", 0 0, L_000002cb9fbc8de0;  1 drivers, strength-aware
v000002cb9fba1410_0 .net "inp", 0 0, L_000002cb9fbb3790;  1 drivers
v000002cb9fba00b0_0 .net "inpn", 0 0, L_000002cb9fbb3830;  1 drivers
v000002cb9fba05b0_0 .net8 "outp", 0 0, RS_000002cb9fb2f2c8;  2 drivers, strength-aware
v000002cb9fb9f890_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fba0f10_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fba1730_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fba4050 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafcd20 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fba3560 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba4050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe25f0 .functor NAND 1, L_000002cb9fbb38d0, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2430 .functor NAND 1, L_000002cb9fbb3dd0, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2510 .functor NAND 1, L_000002cb9fbe25f0, L_000002cb9fbe2820, C4<1>, C4<1>;
L_000002cb9fbe2820 .functor NAND 1, L_000002cb9fbe2430, L_000002cb9fbe2510, C4<1>, C4<1>;
L_000002cb9fbc8e50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe35b0 .functor PMOS 1, L_000002cb9fbc8e50, L_000002cb9fbe2820, C4<0>, C4<0>;
L_000002cb9fbca0b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3310 .functor NMOS 1, L_000002cb9fbca0b0, L_000002cb9fbe2820, C4<0>, C4<0>;
L_000002cb9fbe2660 .functor PMOS 1, L_000002cb9fbe35b0, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe26d0 .functor NMOS 1, L_000002cb9fbe3310, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fba1a50_0 .net8 "GND", 0 0, L_000002cb9fbca0b0;  1 drivers, strength-aware
v000002cb9fb9fc50_0 .net "Q0", 0 0, L_000002cb9fbe25f0;  1 drivers
v000002cb9fba0150_0 .net "Q0n", 0 0, L_000002cb9fbe2430;  1 drivers
v000002cb9fba0830_0 .net "Q1", 0 0, L_000002cb9fbe2510;  1 drivers
v000002cb9fba0650_0 .net "Q1n", 0 0, L_000002cb9fbe2820;  1 drivers
v000002cb9fba06f0_0 .net8 "T0", 0 0, L_000002cb9fbe35b0;  1 drivers, strength-aware
v000002cb9fba0330_0 .net8 "T1", 0 0, L_000002cb9fbe3310;  1 drivers, strength-aware
v000002cb9fba1af0_0 .net8 "VDD", 0 0, L_000002cb9fbc8e50;  1 drivers, strength-aware
v000002cb9fb9fb10_0 .net "inp", 0 0, L_000002cb9fbb38d0;  1 drivers
v000002cb9fb9f6b0_0 .net "inpn", 0 0, L_000002cb9fbb3dd0;  1 drivers
v000002cb9fb9f4d0_0 .net8 "outp", 0 0, RS_000002cb9fb2f5f8;  2 drivers, strength-aware
v000002cb9fba08d0_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fba1b90_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fb9f430_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fba2750 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fb98410;
 .timescale 0 0;
P_000002cb9fafc8a0 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fba41e0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba2750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe2740 .functor NAND 1, L_000002cb9fbb3e70, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe30e0 .functor NAND 1, L_000002cb9fbe8b10, L_000002cb9fbe3070, C4<1>, C4<1>;
L_000002cb9fbe2d60 .functor NAND 1, L_000002cb9fbe2740, L_000002cb9fbe2dd0, C4<1>, C4<1>;
L_000002cb9fbe2dd0 .functor NAND 1, L_000002cb9fbe30e0, L_000002cb9fbe2d60, C4<1>, C4<1>;
L_000002cb9fbc8c90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe27b0 .functor PMOS 1, L_000002cb9fbc8c90, L_000002cb9fbe2dd0, C4<0>, C4<0>;
L_000002cb9fbc9b70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3000 .functor NMOS 1, L_000002cb9fbc9b70, L_000002cb9fbe2dd0, C4<0>, C4<0>;
L_000002cb9fbe2e40 .functor PMOS 1, L_000002cb9fbe27b0, L_000002cb9fbe3380, C4<0>, C4<0>;
L_000002cb9fbe1b70 .functor NMOS 1, L_000002cb9fbe3000, L_000002cb9fbe1a90, C4<0>, C4<0>;
v000002cb9fba03d0_0 .net8 "GND", 0 0, L_000002cb9fbc9b70;  1 drivers, strength-aware
v000002cb9fb9f610_0 .net "Q0", 0 0, L_000002cb9fbe2740;  1 drivers
v000002cb9fba01f0_0 .net "Q0n", 0 0, L_000002cb9fbe30e0;  1 drivers
v000002cb9fba0e70_0 .net "Q1", 0 0, L_000002cb9fbe2d60;  1 drivers
v000002cb9fba12d0_0 .net "Q1n", 0 0, L_000002cb9fbe2dd0;  1 drivers
v000002cb9fba0970_0 .net8 "T0", 0 0, L_000002cb9fbe27b0;  1 drivers, strength-aware
v000002cb9fba1190_0 .net8 "T1", 0 0, L_000002cb9fbe3000;  1 drivers, strength-aware
v000002cb9fba1230_0 .net8 "VDD", 0 0, L_000002cb9fbc8c90;  1 drivers, strength-aware
v000002cb9fb9f930_0 .net "inp", 0 0, L_000002cb9fbb3e70;  1 drivers
v000002cb9fb9fed0_0 .net "inpn", 0 0, L_000002cb9fbe8b10;  1 drivers
v000002cb9fba1370_0 .net8 "outp", 0 0, RS_000002cb9fb2f928;  2 drivers, strength-aware
v000002cb9fba0a10_0 .net "re", 0 0, L_000002cb9fbe1a90;  alias, 1 drivers
v000002cb9fba0ab0_0 .net "ren", 0 0, L_000002cb9fbe3380;  alias, 1 drivers
v000002cb9fba0b50_0 .net "we", 0 0, L_000002cb9fbe3070;  alias, 1 drivers
S_000002cb9fba3ba0 .scope generate, "bytecell_insts1[6]" "bytecell_insts1[6]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafc3e0 .param/l "i" 0 6 32, +C4<0110>;
S_000002cb9fba3880 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fba3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fc01b70 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fc01390 .functor AND 1, L_000002cb9fbe9330, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fc01400 .functor NAND 1, L_000002cb9fbe9330, L_000002cb9fc01b70, C4<1>, C4<1>;
L_000002cb9fc01cc0 .functor NOT 1, L_000002cb9fc01400, C4<0>, C4<0>, C4<0>;
v000002cb9fba7df0_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fba75d0_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fba9150_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fba7e90_0 .net "opn", 0 0, L_000002cb9fc01b70;  1 drivers
v000002cb9fba7670_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fba8ed0_0 .net "re", 0 0, L_000002cb9fc01cc0;  1 drivers
v000002cb9fba8cf0_0 .net "ren", 0 0, L_000002cb9fc01400;  1 drivers
v000002cb9fba7210_0 .net "sel", 0 0, L_000002cb9fbe9330;  1 drivers
v000002cb9fba72b0_0 .net "we", 0 0, L_000002cb9fc01390;  1 drivers
L_000002cb9fbe8cf0 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbeab90 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbe9b50 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbea5f0 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbe9510 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbe8bb0 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbe9fb0 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbe91f0 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbe8d90 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbea7d0 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbeaf50 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbeaff0 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbe95b0 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbea370 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbeaeb0 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbea690 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb2fda8 .resolv tri, L_000002cb9fbe3930, L_000002cb9fbe3cb0;
RS_000002cb9fb30168 .resolv tri, L_000002cb9fbe39a0, L_000002cb9fbe3770;
RS_000002cb9fb30498 .resolv tri, L_000002cb9fbe3850, L_000002cb9fbdad50;
RS_000002cb9fb307c8 .resolv tri, L_000002cb9fc009f0, L_000002cb9fc01a20;
LS_000002cb9fbea4b0_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb2fda8, RS_000002cb9fb30168, RS_000002cb9fb30498, RS_000002cb9fb307c8;
RS_000002cb9fb30af8 .resolv tri, L_000002cb9fc01be0, L_000002cb9fc011d0;
RS_000002cb9fb30e28 .resolv tri, L_000002cb9fc01010, L_000002cb9fc00d70;
RS_000002cb9fb31158 .resolv tri, L_000002cb9fc01940, L_000002cb9fc01080;
RS_000002cb9fb31488 .resolv tri, L_000002cb9fc01320, L_000002cb9fc01b00;
LS_000002cb9fbea4b0_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb30af8, RS_000002cb9fb30e28, RS_000002cb9fb31158, RS_000002cb9fb31488;
L_000002cb9fbea4b0 .concat8 [ 4 4 0 0], LS_000002cb9fbea4b0_0_0, LS_000002cb9fbea4b0_0_4;
S_000002cb9fba2d90 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafcbe0 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fba3d30 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba2d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe33f0 .functor NAND 1, L_000002cb9fbe8cf0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fbe3150 .functor NAND 1, L_000002cb9fbeab90, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fbe3460 .functor NAND 1, L_000002cb9fbe33f0, L_000002cb9fbe1b00, C4<1>, C4<1>;
L_000002cb9fbe1b00 .functor NAND 1, L_000002cb9fbe3150, L_000002cb9fbe3460, C4<1>, C4<1>;
L_000002cb9fbc96a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1c50 .functor PMOS 1, L_000002cb9fbc96a0, L_000002cb9fbe1b00, C4<0>, C4<0>;
L_000002cb9fbc8f30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe1cc0 .functor NMOS 1, L_000002cb9fbc8f30, L_000002cb9fbe1b00, C4<0>, C4<0>;
L_000002cb9fbe3930 .functor PMOS 1, L_000002cb9fbe1c50, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fbe3cb0 .functor NMOS 1, L_000002cb9fbe1cc0, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fb9fe30_0 .net8 "GND", 0 0, L_000002cb9fbc8f30;  1 drivers, strength-aware
v000002cb9fba19b0_0 .net "Q0", 0 0, L_000002cb9fbe33f0;  1 drivers
v000002cb9fba0dd0_0 .net "Q0n", 0 0, L_000002cb9fbe3150;  1 drivers
v000002cb9fb9f9d0_0 .net "Q1", 0 0, L_000002cb9fbe3460;  1 drivers
v000002cb9fba1050_0 .net "Q1n", 0 0, L_000002cb9fbe1b00;  1 drivers
v000002cb9fba0fb0_0 .net8 "T0", 0 0, L_000002cb9fbe1c50;  1 drivers, strength-aware
v000002cb9fba1870_0 .net8 "T1", 0 0, L_000002cb9fbe1cc0;  1 drivers, strength-aware
v000002cb9fba0010_0 .net8 "VDD", 0 0, L_000002cb9fbc96a0;  1 drivers, strength-aware
v000002cb9fba10f0_0 .net "inp", 0 0, L_000002cb9fbe8cf0;  1 drivers
v000002cb9fb9f570_0 .net "inpn", 0 0, L_000002cb9fbeab90;  1 drivers
v000002cb9fba14b0_0 .net8 "outp", 0 0, RS_000002cb9fb2fda8;  2 drivers, strength-aware
v000002cb9fba1550_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba15f0_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba1690_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fba28e0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafce60 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fba25c0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba28e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe3bd0 .functor NAND 1, L_000002cb9fbe9b50, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fbe3c40 .functor NAND 1, L_000002cb9fbea5f0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fbe3690 .functor NAND 1, L_000002cb9fbe3bd0, L_000002cb9fbe3620, C4<1>, C4<1>;
L_000002cb9fbe3620 .functor NAND 1, L_000002cb9fbe3c40, L_000002cb9fbe3690, C4<1>, C4<1>;
L_000002cb9fbca350 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3700 .functor PMOS 1, L_000002cb9fbca350, L_000002cb9fbe3620, C4<0>, C4<0>;
L_000002cb9fbc8fa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe38c0 .functor NMOS 1, L_000002cb9fbc8fa0, L_000002cb9fbe3620, C4<0>, C4<0>;
L_000002cb9fbe39a0 .functor PMOS 1, L_000002cb9fbe3700, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fbe3770 .functor NMOS 1, L_000002cb9fbe38c0, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fb9fa70_0 .net8 "GND", 0 0, L_000002cb9fbc8fa0;  1 drivers, strength-aware
v000002cb9fba1e10_0 .net "Q0", 0 0, L_000002cb9fbe3bd0;  1 drivers
v000002cb9fba1f50_0 .net "Q0n", 0 0, L_000002cb9fbe3c40;  1 drivers
v000002cb9fba2130_0 .net "Q1", 0 0, L_000002cb9fbe3690;  1 drivers
v000002cb9fba1eb0_0 .net "Q1n", 0 0, L_000002cb9fbe3620;  1 drivers
v000002cb9fba1ff0_0 .net8 "T0", 0 0, L_000002cb9fbe3700;  1 drivers, strength-aware
v000002cb9fba21d0_0 .net8 "T1", 0 0, L_000002cb9fbe38c0;  1 drivers, strength-aware
v000002cb9fba2270_0 .net8 "VDD", 0 0, L_000002cb9fbca350;  1 drivers, strength-aware
v000002cb9fba2090_0 .net "inp", 0 0, L_000002cb9fbe9b50;  1 drivers
v000002cb9fba1d70_0 .net "inpn", 0 0, L_000002cb9fbea5f0;  1 drivers
v000002cb9fba2310_0 .net8 "outp", 0 0, RS_000002cb9fb30168;  2 drivers, strength-aware
v000002cb9fba1c30_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba1cd0_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba4650_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fba2a70 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafd0a0 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fba2f20 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fbe3a10 .functor NAND 1, L_000002cb9fbe9510, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fbe3a80 .functor NAND 1, L_000002cb9fbe8bb0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fbe3d20 .functor NAND 1, L_000002cb9fbe3a10, L_000002cb9fbe37e0, C4<1>, C4<1>;
L_000002cb9fbe37e0 .functor NAND 1, L_000002cb9fbe3a80, L_000002cb9fbe3d20, C4<1>, C4<1>;
L_000002cb9fbc97f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3af0 .functor PMOS 1, L_000002cb9fbc97f0, L_000002cb9fbe37e0, C4<0>, C4<0>;
L_000002cb9fbc91d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fbe3b60 .functor NMOS 1, L_000002cb9fbc91d0, L_000002cb9fbe37e0, C4<0>, C4<0>;
L_000002cb9fbe3850 .functor PMOS 1, L_000002cb9fbe3af0, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fbdad50 .functor NMOS 1, L_000002cb9fbe3b60, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fba5690_0 .net8 "GND", 0 0, L_000002cb9fbc91d0;  1 drivers, strength-aware
v000002cb9fba6810_0 .net "Q0", 0 0, L_000002cb9fbe3a10;  1 drivers
v000002cb9fba5d70_0 .net "Q0n", 0 0, L_000002cb9fbe3a80;  1 drivers
v000002cb9fba6090_0 .net "Q1", 0 0, L_000002cb9fbe3d20;  1 drivers
v000002cb9fba5870_0 .net "Q1n", 0 0, L_000002cb9fbe37e0;  1 drivers
v000002cb9fba6130_0 .net8 "T0", 0 0, L_000002cb9fbe3af0;  1 drivers, strength-aware
v000002cb9fba5550_0 .net8 "T1", 0 0, L_000002cb9fbe3b60;  1 drivers, strength-aware
v000002cb9fba4e70_0 .net8 "VDD", 0 0, L_000002cb9fbc97f0;  1 drivers, strength-aware
v000002cb9fba4c90_0 .net "inp", 0 0, L_000002cb9fbe9510;  1 drivers
v000002cb9fba6310_0 .net "inpn", 0 0, L_000002cb9fbe8bb0;  1 drivers
v000002cb9fba45b0_0 .net8 "outp", 0 0, RS_000002cb9fb30498;  2 drivers, strength-aware
v000002cb9fba4fb0_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba50f0_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba57d0_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fba36f0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafc920 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fba3ec0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba36f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc01da0 .functor NAND 1, L_000002cb9fbe9fb0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc00ec0 .functor NAND 1, L_000002cb9fbe91f0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc01780 .functor NAND 1, L_000002cb9fc01da0, L_000002cb9fc00ad0, C4<1>, C4<1>;
L_000002cb9fc00ad0 .functor NAND 1, L_000002cb9fc00ec0, L_000002cb9fc01780, C4<1>, C4<1>;
L_000002cb9fbc8b40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc00fa0 .functor PMOS 1, L_000002cb9fbc8b40, L_000002cb9fc00ad0, C4<0>, C4<0>;
L_000002cb9fbc9010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc00c20 .functor NMOS 1, L_000002cb9fbc9010, L_000002cb9fc00ad0, C4<0>, C4<0>;
L_000002cb9fc009f0 .functor PMOS 1, L_000002cb9fc00fa0, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fc01a20 .functor NMOS 1, L_000002cb9fc00c20, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fba5190_0 .net8 "GND", 0 0, L_000002cb9fbc9010;  1 drivers, strength-aware
v000002cb9fba48d0_0 .net "Q0", 0 0, L_000002cb9fc01da0;  1 drivers
v000002cb9fba6770_0 .net "Q0n", 0 0, L_000002cb9fc00ec0;  1 drivers
v000002cb9fba64f0_0 .net "Q1", 0 0, L_000002cb9fc01780;  1 drivers
v000002cb9fba4970_0 .net "Q1n", 0 0, L_000002cb9fc00ad0;  1 drivers
v000002cb9fba66d0_0 .net8 "T0", 0 0, L_000002cb9fc00fa0;  1 drivers, strength-aware
v000002cb9fba6590_0 .net8 "T1", 0 0, L_000002cb9fc00c20;  1 drivers, strength-aware
v000002cb9fba4d30_0 .net8 "VDD", 0 0, L_000002cb9fbc8b40;  1 drivers, strength-aware
v000002cb9fba5b90_0 .net "inp", 0 0, L_000002cb9fbe9fb0;  1 drivers
v000002cb9fba4ab0_0 .net "inpn", 0 0, L_000002cb9fbe91f0;  1 drivers
v000002cb9fba69f0_0 .net8 "outp", 0 0, RS_000002cb9fb307c8;  2 drivers, strength-aware
v000002cb9fba54b0_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba5730_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba4dd0_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fba30b0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafcfe0 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fba3240 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba30b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc015c0 .functor NAND 1, L_000002cb9fbe8d90, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc00a60 .functor NAND 1, L_000002cb9fbea7d0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc00c90 .functor NAND 1, L_000002cb9fc015c0, L_000002cb9fc00b40, C4<1>, C4<1>;
L_000002cb9fc00b40 .functor NAND 1, L_000002cb9fc00a60, L_000002cb9fc00c90, C4<1>, C4<1>;
L_000002cb9fbc8ec0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc022e0 .functor PMOS 1, L_000002cb9fbc8ec0, L_000002cb9fc00b40, C4<0>, C4<0>;
L_000002cb9fbca580 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc00f30 .functor NMOS 1, L_000002cb9fbca580, L_000002cb9fc00b40, C4<0>, C4<0>;
L_000002cb9fc01be0 .functor PMOS 1, L_000002cb9fc022e0, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fc011d0 .functor NMOS 1, L_000002cb9fc00f30, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fba6950_0 .net8 "GND", 0 0, L_000002cb9fbca580;  1 drivers, strength-aware
v000002cb9fba5910_0 .net "Q0", 0 0, L_000002cb9fc015c0;  1 drivers
v000002cb9fba61d0_0 .net "Q0n", 0 0, L_000002cb9fc00a60;  1 drivers
v000002cb9fba4a10_0 .net "Q1", 0 0, L_000002cb9fc00c90;  1 drivers
v000002cb9fba5410_0 .net "Q1n", 0 0, L_000002cb9fc00b40;  1 drivers
v000002cb9fba5370_0 .net8 "T0", 0 0, L_000002cb9fc022e0;  1 drivers, strength-aware
v000002cb9fba5230_0 .net8 "T1", 0 0, L_000002cb9fc00f30;  1 drivers, strength-aware
v000002cb9fba4f10_0 .net8 "VDD", 0 0, L_000002cb9fbc8ec0;  1 drivers, strength-aware
v000002cb9fba68b0_0 .net "inp", 0 0, L_000002cb9fbe8d90;  1 drivers
v000002cb9fba55f0_0 .net "inpn", 0 0, L_000002cb9fbea7d0;  1 drivers
v000002cb9fba59b0_0 .net8 "outp", 0 0, RS_000002cb9fb30af8;  2 drivers, strength-aware
v000002cb9fba5af0_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba6a90_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba52d0_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fba33d0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafca20 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fbba870 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fba33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc01240 .functor NAND 1, L_000002cb9fbeaf50, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc00bb0 .functor NAND 1, L_000002cb9fbeaff0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc016a0 .functor NAND 1, L_000002cb9fc01240, L_000002cb9fc018d0, C4<1>, C4<1>;
L_000002cb9fc018d0 .functor NAND 1, L_000002cb9fc00bb0, L_000002cb9fc016a0, C4<1>, C4<1>;
L_000002cb9fbca190 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc00d00 .functor PMOS 1, L_000002cb9fbca190, L_000002cb9fc018d0, C4<0>, C4<0>;
L_000002cb9fbc8d00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc01e80 .functor NMOS 1, L_000002cb9fbc8d00, L_000002cb9fc018d0, C4<0>, C4<0>;
L_000002cb9fc01010 .functor PMOS 1, L_000002cb9fc00d00, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fc00d70 .functor NMOS 1, L_000002cb9fc01e80, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fba5a50_0 .net8 "GND", 0 0, L_000002cb9fbc8d00;  1 drivers, strength-aware
v000002cb9fba46f0_0 .net "Q0", 0 0, L_000002cb9fc01240;  1 drivers
v000002cb9fba4b50_0 .net "Q0n", 0 0, L_000002cb9fc00bb0;  1 drivers
v000002cb9fba5e10_0 .net "Q1", 0 0, L_000002cb9fc016a0;  1 drivers
v000002cb9fba4bf0_0 .net "Q1n", 0 0, L_000002cb9fc018d0;  1 drivers
v000002cb9fba5c30_0 .net8 "T0", 0 0, L_000002cb9fc00d00;  1 drivers, strength-aware
v000002cb9fba6270_0 .net8 "T1", 0 0, L_000002cb9fc01e80;  1 drivers, strength-aware
v000002cb9fba63b0_0 .net8 "VDD", 0 0, L_000002cb9fbca190;  1 drivers, strength-aware
v000002cb9fba5050_0 .net "inp", 0 0, L_000002cb9fbeaf50;  1 drivers
v000002cb9fba5cd0_0 .net "inpn", 0 0, L_000002cb9fbeaff0;  1 drivers
v000002cb9fba6450_0 .net8 "outp", 0 0, RS_000002cb9fb30e28;  2 drivers, strength-aware
v000002cb9fba5eb0_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba5f50_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba5ff0_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fbbc490 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafc6e0 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fbbaa00 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbc490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc02040 .functor NAND 1, L_000002cb9fbe95b0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc01d30 .functor NAND 1, L_000002cb9fbea370, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc008a0 .functor NAND 1, L_000002cb9fc02040, L_000002cb9fc00e50, C4<1>, C4<1>;
L_000002cb9fc00e50 .functor NAND 1, L_000002cb9fc01d30, L_000002cb9fc008a0, C4<1>, C4<1>;
L_000002cb9fbc9550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc01a90 .functor PMOS 1, L_000002cb9fbc9550, L_000002cb9fc00e50, C4<0>, C4<0>;
L_000002cb9fbc9ef0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc017f0 .functor NMOS 1, L_000002cb9fbc9ef0, L_000002cb9fc00e50, C4<0>, C4<0>;
L_000002cb9fc01940 .functor PMOS 1, L_000002cb9fc01a90, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fc01080 .functor NMOS 1, L_000002cb9fc017f0, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fba6630_0 .net8 "GND", 0 0, L_000002cb9fbc9ef0;  1 drivers, strength-aware
v000002cb9fba6b30_0 .net "Q0", 0 0, L_000002cb9fc02040;  1 drivers
v000002cb9fba6bd0_0 .net "Q0n", 0 0, L_000002cb9fc01d30;  1 drivers
v000002cb9fba4470_0 .net "Q1", 0 0, L_000002cb9fc008a0;  1 drivers
v000002cb9fba4510_0 .net "Q1n", 0 0, L_000002cb9fc00e50;  1 drivers
v000002cb9fba4790_0 .net8 "T0", 0 0, L_000002cb9fc01a90;  1 drivers, strength-aware
v000002cb9fba4830_0 .net8 "T1", 0 0, L_000002cb9fc017f0;  1 drivers, strength-aware
v000002cb9fba7170_0 .net8 "VDD", 0 0, L_000002cb9fbc9550;  1 drivers, strength-aware
v000002cb9fba9330_0 .net "inp", 0 0, L_000002cb9fbe95b0;  1 drivers
v000002cb9fba8570_0 .net "inpn", 0 0, L_000002cb9fbea370;  1 drivers
v000002cb9fba8930_0 .net8 "outp", 0 0, RS_000002cb9fb31158;  2 drivers, strength-aware
v000002cb9fba7990_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba7710_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba6db0_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fbbbcc0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fba3880;
 .timescale 0 0;
P_000002cb9fafd160 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fbbb360 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbbcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc01e10 .functor NAND 1, L_000002cb9fbeaeb0, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc010f0 .functor NAND 1, L_000002cb9fbea690, L_000002cb9fc01390, C4<1>, C4<1>;
L_000002cb9fc023c0 .functor NAND 1, L_000002cb9fc01e10, L_000002cb9fc01160, C4<1>, C4<1>;
L_000002cb9fc01160 .functor NAND 1, L_000002cb9fc010f0, L_000002cb9fc023c0, C4<1>, C4<1>;
L_000002cb9fbc9da0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc00de0 .functor PMOS 1, L_000002cb9fbc9da0, L_000002cb9fc01160, C4<0>, C4<0>;
L_000002cb9fbca430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc012b0 .functor NMOS 1, L_000002cb9fbca430, L_000002cb9fc01160, C4<0>, C4<0>;
L_000002cb9fc01320 .functor PMOS 1, L_000002cb9fc00de0, L_000002cb9fc01400, C4<0>, C4<0>;
L_000002cb9fc01b00 .functor NMOS 1, L_000002cb9fc012b0, L_000002cb9fc01cc0, C4<0>, C4<0>;
v000002cb9fba7d50_0 .net8 "GND", 0 0, L_000002cb9fbca430;  1 drivers, strength-aware
v000002cb9fba89d0_0 .net "Q0", 0 0, L_000002cb9fc01e10;  1 drivers
v000002cb9fba77b0_0 .net "Q0n", 0 0, L_000002cb9fc010f0;  1 drivers
v000002cb9fba8a70_0 .net "Q1", 0 0, L_000002cb9fc023c0;  1 drivers
v000002cb9fba7030_0 .net "Q1n", 0 0, L_000002cb9fc01160;  1 drivers
v000002cb9fba90b0_0 .net8 "T0", 0 0, L_000002cb9fc00de0;  1 drivers, strength-aware
v000002cb9fba70d0_0 .net8 "T1", 0 0, L_000002cb9fc012b0;  1 drivers, strength-aware
v000002cb9fba8b10_0 .net8 "VDD", 0 0, L_000002cb9fbc9da0;  1 drivers, strength-aware
v000002cb9fba8bb0_0 .net "inp", 0 0, L_000002cb9fbeaeb0;  1 drivers
v000002cb9fba8e30_0 .net "inpn", 0 0, L_000002cb9fbea690;  1 drivers
v000002cb9fba8c50_0 .net8 "outp", 0 0, RS_000002cb9fb31488;  2 drivers, strength-aware
v000002cb9fba82f0_0 .net "re", 0 0, L_000002cb9fc01cc0;  alias, 1 drivers
v000002cb9fba8750_0 .net "ren", 0 0, L_000002cb9fc01400;  alias, 1 drivers
v000002cb9fba8610_0 .net "we", 0 0, L_000002cb9fc01390;  alias, 1 drivers
S_000002cb9fbbab90 .scope generate, "bytecell_insts1[7]" "bytecell_insts1[7]" 6 32, 6 32 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafd020 .param/l "i" 0 6 32, +C4<0111>;
S_000002cb9fbbb810 .scope module, "bytecell_inst" "bytecell" 6 33, 7 12 0, S_000002cb9fbbab90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_000002cb9fc03850 .functor NOT 1, L_000002cb9fbc99b0, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02e40 .functor AND 1, L_000002cb9fbe8f70, L_000002cb9fbc99b0, C4<1>, C4<1>;
L_000002cb9fc03700 .functor NAND 1, L_000002cb9fbe8f70, L_000002cb9fc03850, C4<1>, C4<1>;
L_000002cb9fc038c0 .functor NOT 1, L_000002cb9fc03700, C4<0>, C4<0>, C4<0>;
v000002cb9fbad070_0 .net "inp", 7 0, v000002cb9fbae970_0;  alias, 1 drivers
v000002cb9fbad750_0 .net "inpn", 7 0, L_000002cb9fbb0130;  alias, 1 drivers
v000002cb9fbace90_0 .net "op", 0 0, L_000002cb9fbc99b0;  alias, 1 drivers
v000002cb9fbac530_0 .net "opn", 0 0, L_000002cb9fc03850;  1 drivers
v000002cb9fbac350_0 .net8 "outp", 7 0, RS_000002cb9fb27198;  alias, 8 drivers
v000002cb9fbadb10_0 .net "re", 0 0, L_000002cb9fc038c0;  1 drivers
v000002cb9fbac5d0_0 .net "ren", 0 0, L_000002cb9fc03700;  1 drivers
v000002cb9fbade30_0 .net "sel", 0 0, L_000002cb9fbe8f70;  1 drivers
v000002cb9fbad430_0 .net "we", 0 0, L_000002cb9fc02e40;  1 drivers
L_000002cb9fbe8c50 .part v000002cb9fbae970_0, 0, 1;
L_000002cb9fbe93d0 .part L_000002cb9fbb0130, 0, 1;
L_000002cb9fbea730 .part v000002cb9fbae970_0, 1, 1;
L_000002cb9fbeac30 .part L_000002cb9fbb0130, 1, 1;
L_000002cb9fbe9150 .part v000002cb9fbae970_0, 2, 1;
L_000002cb9fbe9290 .part L_000002cb9fbb0130, 2, 1;
L_000002cb9fbe8e30 .part v000002cb9fbae970_0, 3, 1;
L_000002cb9fbe8ed0 .part L_000002cb9fbb0130, 3, 1;
L_000002cb9fbe9470 .part v000002cb9fbae970_0, 4, 1;
L_000002cb9fbead70 .part L_000002cb9fbb0130, 4, 1;
L_000002cb9fbeacd0 .part v000002cb9fbae970_0, 5, 1;
L_000002cb9fbea2d0 .part L_000002cb9fbb0130, 5, 1;
L_000002cb9fbe9830 .part v000002cb9fbae970_0, 6, 1;
L_000002cb9fbe9790 .part L_000002cb9fbb0130, 6, 1;
L_000002cb9fbea410 .part v000002cb9fbae970_0, 7, 1;
L_000002cb9fbe9010 .part L_000002cb9fbb0130, 7, 1;
RS_000002cb9fb31908 .resolv tri, L_000002cb9fc02270, L_000002cb9fc01550;
RS_000002cb9fb31cc8 .resolv tri, L_000002cb9fc02350, L_000002cb9fc02190;
RS_000002cb9fb31ff8 .resolv tri, L_000002cb9fc03000, L_000002cb9fc039a0;
RS_000002cb9fb32328 .resolv tri, L_000002cb9fc03f50, L_000002cb9fc031c0;
LS_000002cb9fbeae10_0_0 .concat8 [ 1 1 1 1], RS_000002cb9fb31908, RS_000002cb9fb31cc8, RS_000002cb9fb31ff8, RS_000002cb9fb32328;
RS_000002cb9fb32658 .resolv tri, L_000002cb9fc03150, L_000002cb9fc02a50;
RS_000002cb9fb32988 .resolv tri, L_000002cb9fc02f90, L_000002cb9fc02970;
RS_000002cb9fb32cb8 .resolv tri, L_000002cb9fc02510, L_000002cb9fc03930;
RS_000002cb9fb32fe8 .resolv tri, L_000002cb9fc03af0, L_000002cb9fc037e0;
LS_000002cb9fbeae10_0_4 .concat8 [ 1 1 1 1], RS_000002cb9fb32658, RS_000002cb9fb32988, RS_000002cb9fb32cb8, RS_000002cb9fb32fe8;
L_000002cb9fbeae10 .concat8 [ 4 4 0 0], LS_000002cb9fbeae10_0_0, LS_000002cb9fbeae10_0_4;
S_000002cb9fbbb9a0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafc9a0 .param/l "i" 0 7 34, +C4<00>;
S_000002cb9fbbb040 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc01ef0 .functor NAND 1, L_000002cb9fbe8c50, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc01470 .functor NAND 1, L_000002cb9fbe93d0, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc02430 .functor NAND 1, L_000002cb9fc01ef0, L_000002cb9fc01f60, C4<1>, C4<1>;
L_000002cb9fc01f60 .functor NAND 1, L_000002cb9fc01470, L_000002cb9fc02430, C4<1>, C4<1>;
L_000002cb9fbc9f60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc014e0 .functor PMOS 1, L_000002cb9fbc9f60, L_000002cb9fc01f60, C4<0>, C4<0>;
L_000002cb9fbc9a20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc01c50 .functor NMOS 1, L_000002cb9fbc9a20, L_000002cb9fc01f60, C4<0>, C4<0>;
L_000002cb9fc02270 .functor PMOS 1, L_000002cb9fc014e0, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc01550 .functor NMOS 1, L_000002cb9fc01c50, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fba8d90_0 .net8 "GND", 0 0, L_000002cb9fbc9a20;  1 drivers, strength-aware
v000002cb9fba8f70_0 .net "Q0", 0 0, L_000002cb9fc01ef0;  1 drivers
v000002cb9fba8430_0 .net "Q0n", 0 0, L_000002cb9fc01470;  1 drivers
v000002cb9fba7530_0 .net "Q1", 0 0, L_000002cb9fc02430;  1 drivers
v000002cb9fba8390_0 .net "Q1n", 0 0, L_000002cb9fc01f60;  1 drivers
v000002cb9fba7350_0 .net8 "T0", 0 0, L_000002cb9fc014e0;  1 drivers, strength-aware
v000002cb9fba91f0_0 .net8 "T1", 0 0, L_000002cb9fc01c50;  1 drivers, strength-aware
v000002cb9fba7cb0_0 .net8 "VDD", 0 0, L_000002cb9fbc9f60;  1 drivers, strength-aware
v000002cb9fba7490_0 .net "inp", 0 0, L_000002cb9fbe8c50;  1 drivers
v000002cb9fba78f0_0 .net "inpn", 0 0, L_000002cb9fbe93d0;  1 drivers
v000002cb9fba6e50_0 .net8 "outp", 0 0, RS_000002cb9fb31908;  2 drivers, strength-aware
v000002cb9fba84d0_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fba7850_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fba9010_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbbad20 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafd2e0 .param/l "i" 0 7 34, +C4<01>;
S_000002cb9fbbc620 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc020b0 .functor NAND 1, L_000002cb9fbea730, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc019b0 .functor NAND 1, L_000002cb9fbeac30, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc01fd0 .functor NAND 1, L_000002cb9fc020b0, L_000002cb9fc02120, C4<1>, C4<1>;
L_000002cb9fc02120 .functor NAND 1, L_000002cb9fc019b0, L_000002cb9fc01fd0, C4<1>, C4<1>;
L_000002cb9fbca510 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc01630 .functor PMOS 1, L_000002cb9fbca510, L_000002cb9fc02120, C4<0>, C4<0>;
L_000002cb9fbc9080 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc01710 .functor NMOS 1, L_000002cb9fbc9080, L_000002cb9fc02120, C4<0>, C4<0>;
L_000002cb9fc02350 .functor PMOS 1, L_000002cb9fc01630, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc02190 .functor NMOS 1, L_000002cb9fc01710, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fba86b0_0 .net8 "GND", 0 0, L_000002cb9fbc9080;  1 drivers, strength-aware
v000002cb9fba7a30_0 .net "Q0", 0 0, L_000002cb9fc020b0;  1 drivers
v000002cb9fba87f0_0 .net "Q0n", 0 0, L_000002cb9fc019b0;  1 drivers
v000002cb9fba73f0_0 .net "Q1", 0 0, L_000002cb9fc01fd0;  1 drivers
v000002cb9fba7f30_0 .net "Q1n", 0 0, L_000002cb9fc02120;  1 drivers
v000002cb9fba9290_0 .net8 "T0", 0 0, L_000002cb9fc01630;  1 drivers, strength-aware
v000002cb9fba93d0_0 .net8 "T1", 0 0, L_000002cb9fc01710;  1 drivers, strength-aware
v000002cb9fba7ad0_0 .net8 "VDD", 0 0, L_000002cb9fbca510;  1 drivers, strength-aware
v000002cb9fba7fd0_0 .net "inp", 0 0, L_000002cb9fbea730;  1 drivers
v000002cb9fba6c70_0 .net "inpn", 0 0, L_000002cb9fbeac30;  1 drivers
v000002cb9fba7b70_0 .net8 "outp", 0 0, RS_000002cb9fb31cc8;  2 drivers, strength-aware
v000002cb9fba8070_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fba6d10_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fba7c10_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbbb680 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafcf20 .param/l "i" 0 7 34, +C4<010>;
S_000002cb9fbbbb30 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc02200 .functor NAND 1, L_000002cb9fbe9150, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc01860 .functor NAND 1, L_000002cb9fbe9290, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc00910 .functor NAND 1, L_000002cb9fc02200, L_000002cb9fc00980, C4<1>, C4<1>;
L_000002cb9fc00980 .functor NAND 1, L_000002cb9fc01860, L_000002cb9fc00910, C4<1>, C4<1>;
L_000002cb9fbc9e80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc034d0 .functor PMOS 1, L_000002cb9fbc9e80, L_000002cb9fc00980, C4<0>, C4<0>;
L_000002cb9fbc9390 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02c10 .functor NMOS 1, L_000002cb9fbc9390, L_000002cb9fc00980, C4<0>, C4<0>;
L_000002cb9fc03000 .functor PMOS 1, L_000002cb9fc034d0, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc039a0 .functor NMOS 1, L_000002cb9fc02c10, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fba8110_0 .net8 "GND", 0 0, L_000002cb9fbc9390;  1 drivers, strength-aware
v000002cb9fba8890_0 .net "Q0", 0 0, L_000002cb9fc02200;  1 drivers
v000002cb9fba81b0_0 .net "Q0n", 0 0, L_000002cb9fc01860;  1 drivers
v000002cb9fba8250_0 .net "Q1", 0 0, L_000002cb9fc00910;  1 drivers
v000002cb9fba6ef0_0 .net "Q1n", 0 0, L_000002cb9fc00980;  1 drivers
v000002cb9fba6f90_0 .net8 "T0", 0 0, L_000002cb9fc034d0;  1 drivers, strength-aware
v000002cb9fbab3b0_0 .net8 "T1", 0 0, L_000002cb9fc02c10;  1 drivers, strength-aware
v000002cb9fbaad70_0 .net8 "VDD", 0 0, L_000002cb9fbc9e80;  1 drivers, strength-aware
v000002cb9fba9fb0_0 .net "inp", 0 0, L_000002cb9fbe9150;  1 drivers
v000002cb9fba95b0_0 .net "inpn", 0 0, L_000002cb9fbe9290;  1 drivers
v000002cb9fbaa690_0 .net8 "outp", 0 0, RS_000002cb9fb31ff8;  2 drivers, strength-aware
v000002cb9fbaa550_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fba9bf0_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fbaac30_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbbbe50 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafd1a0 .param/l "i" 0 7 34, +C4<011>;
S_000002cb9fbbb4f0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc03380 .functor NAND 1, L_000002cb9fbe8e30, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc02c80 .functor NAND 1, L_000002cb9fbe8ed0, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc026d0 .functor NAND 1, L_000002cb9fc03380, L_000002cb9fc02820, C4<1>, C4<1>;
L_000002cb9fc02820 .functor NAND 1, L_000002cb9fc02c80, L_000002cb9fc026d0, C4<1>, C4<1>;
L_000002cb9fbc90f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc025f0 .functor PMOS 1, L_000002cb9fbc90f0, L_000002cb9fc02820, C4<0>, C4<0>;
L_000002cb9fbc9fd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc03620 .functor NMOS 1, L_000002cb9fbc9fd0, L_000002cb9fc02820, C4<0>, C4<0>;
L_000002cb9fc03f50 .functor PMOS 1, L_000002cb9fc025f0, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc031c0 .functor NMOS 1, L_000002cb9fc03620, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fbab130_0 .net8 "GND", 0 0, L_000002cb9fbc9fd0;  1 drivers, strength-aware
v000002cb9fbaae10_0 .net "Q0", 0 0, L_000002cb9fc03380;  1 drivers
v000002cb9fbaa050_0 .net "Q0n", 0 0, L_000002cb9fc02c80;  1 drivers
v000002cb9fbab310_0 .net "Q1", 0 0, L_000002cb9fc026d0;  1 drivers
v000002cb9fbab1d0_0 .net "Q1n", 0 0, L_000002cb9fc02820;  1 drivers
v000002cb9fbab630_0 .net8 "T0", 0 0, L_000002cb9fc025f0;  1 drivers, strength-aware
v000002cb9fbab270_0 .net8 "T1", 0 0, L_000002cb9fc03620;  1 drivers, strength-aware
v000002cb9fbaaaf0_0 .net8 "VDD", 0 0, L_000002cb9fbc90f0;  1 drivers, strength-aware
v000002cb9fbaaeb0_0 .net "inp", 0 0, L_000002cb9fbe8e30;  1 drivers
v000002cb9fbab770_0 .net "inpn", 0 0, L_000002cb9fbe8ed0;  1 drivers
v000002cb9fbaa370_0 .net8 "outp", 0 0, RS_000002cb9fb32328;  2 drivers, strength-aware
v000002cb9fbaaf50_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fbaa5f0_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fbaba90_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbbbfe0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafc760 .param/l "i" 0 7 34, +C4<0100>;
S_000002cb9fbbaeb0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc03c40 .functor NAND 1, L_000002cb9fbe9470, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc02890 .functor NAND 1, L_000002cb9fbead70, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc03b60 .functor NAND 1, L_000002cb9fc03c40, L_000002cb9fc02580, C4<1>, C4<1>;
L_000002cb9fc02580 .functor NAND 1, L_000002cb9fc02890, L_000002cb9fc03b60, C4<1>, C4<1>;
L_000002cb9fbca040 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc04030 .functor PMOS 1, L_000002cb9fbca040, L_000002cb9fc02580, C4<0>, C4<0>;
L_000002cb9fbca5f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc035b0 .functor NMOS 1, L_000002cb9fbca5f0, L_000002cb9fc02580, C4<0>, C4<0>;
L_000002cb9fc03150 .functor PMOS 1, L_000002cb9fc04030, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc02a50 .functor NMOS 1, L_000002cb9fc035b0, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fba9510_0 .net8 "GND", 0 0, L_000002cb9fbca5f0;  1 drivers, strength-aware
v000002cb9fbab450_0 .net "Q0", 0 0, L_000002cb9fc03c40;  1 drivers
v000002cb9fbaa4b0_0 .net "Q0n", 0 0, L_000002cb9fc02890;  1 drivers
v000002cb9fbab4f0_0 .net "Q1", 0 0, L_000002cb9fc03b60;  1 drivers
v000002cb9fbab590_0 .net "Q1n", 0 0, L_000002cb9fc02580;  1 drivers
v000002cb9fba9c90_0 .net8 "T0", 0 0, L_000002cb9fc04030;  1 drivers, strength-aware
v000002cb9fbab6d0_0 .net8 "T1", 0 0, L_000002cb9fc035b0;  1 drivers, strength-aware
v000002cb9fbaaff0_0 .net8 "VDD", 0 0, L_000002cb9fbca040;  1 drivers, strength-aware
v000002cb9fbaa410_0 .net "inp", 0 0, L_000002cb9fbe9470;  1 drivers
v000002cb9fbaa190_0 .net "inpn", 0 0, L_000002cb9fbead70;  1 drivers
v000002cb9fba9a10_0 .net8 "outp", 0 0, RS_000002cb9fb32658;  2 drivers, strength-aware
v000002cb9fba98d0_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fbab090_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fbab810_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbbb1d0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafc4a0 .param/l "i" 0 7 34, +C4<0101>;
S_000002cb9fbbc170 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbb1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc03070 .functor NAND 1, L_000002cb9fbeacd0, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc03cb0 .functor NAND 1, L_000002cb9fbea2d0, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc02900 .functor NAND 1, L_000002cb9fc03070, L_000002cb9fc03e00, C4<1>, C4<1>;
L_000002cb9fc03e00 .functor NAND 1, L_000002cb9fc03cb0, L_000002cb9fc02900, C4<1>, C4<1>;
L_000002cb9fbc8d70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc03bd0 .functor PMOS 1, L_000002cb9fbc8d70, L_000002cb9fc03e00, C4<0>, C4<0>;
L_000002cb9fbc9160 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02ac0 .functor NMOS 1, L_000002cb9fbc9160, L_000002cb9fc03e00, C4<0>, C4<0>;
L_000002cb9fc02f90 .functor PMOS 1, L_000002cb9fc03bd0, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc02970 .functor NMOS 1, L_000002cb9fc02ac0, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fbaa730_0 .net8 "GND", 0 0, L_000002cb9fbc9160;  1 drivers, strength-aware
v000002cb9fba9b50_0 .net "Q0", 0 0, L_000002cb9fc03070;  1 drivers
v000002cb9fbab8b0_0 .net "Q0n", 0 0, L_000002cb9fc03cb0;  1 drivers
v000002cb9fbaab90_0 .net "Q1", 0 0, L_000002cb9fc02900;  1 drivers
v000002cb9fba9e70_0 .net "Q1n", 0 0, L_000002cb9fc03e00;  1 drivers
v000002cb9fbaa2d0_0 .net8 "T0", 0 0, L_000002cb9fc03bd0;  1 drivers, strength-aware
v000002cb9fbabb30_0 .net8 "T1", 0 0, L_000002cb9fc02ac0;  1 drivers, strength-aware
v000002cb9fba9d30_0 .net8 "VDD", 0 0, L_000002cb9fbc8d70;  1 drivers, strength-aware
v000002cb9fbab950_0 .net "inp", 0 0, L_000002cb9fbeacd0;  1 drivers
v000002cb9fba9650_0 .net "inpn", 0 0, L_000002cb9fbea2d0;  1 drivers
v000002cb9fbaa7d0_0 .net8 "outp", 0 0, RS_000002cb9fb32988;  2 drivers, strength-aware
v000002cb9fbabbd0_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fbab9f0_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fba9470_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbbc300 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafd1e0 .param/l "i" 0 7 34, +C4<0110>;
S_000002cb9fbc79d0 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbbc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc03230 .functor NAND 1, L_000002cb9fbe9830, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc03690 .functor NAND 1, L_000002cb9fbe9790, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc032a0 .functor NAND 1, L_000002cb9fc03230, L_000002cb9fc03a10, C4<1>, C4<1>;
L_000002cb9fc03a10 .functor NAND 1, L_000002cb9fc03690, L_000002cb9fc032a0, C4<1>, C4<1>;
L_000002cb9fbc9240 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc03540 .functor PMOS 1, L_000002cb9fbc9240, L_000002cb9fc03a10, C4<0>, C4<0>;
L_000002cb9fbca120 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02cf0 .functor NMOS 1, L_000002cb9fbca120, L_000002cb9fc03a10, C4<0>, C4<0>;
L_000002cb9fc02510 .functor PMOS 1, L_000002cb9fc03540, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc03930 .functor NMOS 1, L_000002cb9fc02cf0, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fba96f0_0 .net8 "GND", 0 0, L_000002cb9fbca120;  1 drivers, strength-aware
v000002cb9fba9790_0 .net "Q0", 0 0, L_000002cb9fc03230;  1 drivers
v000002cb9fbaacd0_0 .net "Q0n", 0 0, L_000002cb9fc03690;  1 drivers
v000002cb9fba9830_0 .net "Q1", 0 0, L_000002cb9fc032a0;  1 drivers
v000002cb9fba9970_0 .net "Q1n", 0 0, L_000002cb9fc03a10;  1 drivers
v000002cb9fba9ab0_0 .net8 "T0", 0 0, L_000002cb9fc03540;  1 drivers, strength-aware
v000002cb9fbaa870_0 .net8 "T1", 0 0, L_000002cb9fc02cf0;  1 drivers, strength-aware
v000002cb9fba9dd0_0 .net8 "VDD", 0 0, L_000002cb9fbc9240;  1 drivers, strength-aware
v000002cb9fba9f10_0 .net "inp", 0 0, L_000002cb9fbe9830;  1 drivers
v000002cb9fbaa910_0 .net "inpn", 0 0, L_000002cb9fbe9790;  1 drivers
v000002cb9fbaa0f0_0 .net8 "outp", 0 0, RS_000002cb9fb32cb8;  2 drivers, strength-aware
v000002cb9fbaa9b0_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fbaaa50_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fbaa230_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbc7070 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 7 34, 7 34 0, S_000002cb9fbbb810;
 .timescale 0 0;
P_000002cb9fafc5a0 .param/l "i" 0 7 34, +C4<0111>;
S_000002cb9fbc8010 .scope module, "bitcells" "bitcell" 7 35, 8 6 0, S_000002cb9fbc7070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_000002cb9fc03d20 .functor NAND 1, L_000002cb9fbea410, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc03a80 .functor NAND 1, L_000002cb9fbe9010, L_000002cb9fc02e40, C4<1>, C4<1>;
L_000002cb9fc02d60 .functor NAND 1, L_000002cb9fc03d20, L_000002cb9fc03770, C4<1>, C4<1>;
L_000002cb9fc03770 .functor NAND 1, L_000002cb9fc03a80, L_000002cb9fc02d60, C4<1>, C4<1>;
L_000002cb9fbc9c50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02660 .functor PMOS 1, L_000002cb9fbc9c50, L_000002cb9fc03770, C4<0>, C4<0>;
L_000002cb9fbc8c20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02dd0 .functor NMOS 1, L_000002cb9fbc8c20, L_000002cb9fc03770, C4<0>, C4<0>;
L_000002cb9fc03af0 .functor PMOS 1, L_000002cb9fc02660, L_000002cb9fc03700, C4<0>, C4<0>;
L_000002cb9fc037e0 .functor NMOS 1, L_000002cb9fc02dd0, L_000002cb9fc038c0, C4<0>, C4<0>;
v000002cb9fbabc70_0 .net8 "GND", 0 0, L_000002cb9fbc8c20;  1 drivers, strength-aware
v000002cb9fbadc50_0 .net "Q0", 0 0, L_000002cb9fc03d20;  1 drivers
v000002cb9fbac490_0 .net "Q0n", 0 0, L_000002cb9fc03a80;  1 drivers
v000002cb9fbacd50_0 .net "Q1", 0 0, L_000002cb9fc02d60;  1 drivers
v000002cb9fbaccb0_0 .net "Q1n", 0 0, L_000002cb9fc03770;  1 drivers
v000002cb9fbae010_0 .net8 "T0", 0 0, L_000002cb9fc02660;  1 drivers, strength-aware
v000002cb9fbac8f0_0 .net8 "T1", 0 0, L_000002cb9fc02dd0;  1 drivers, strength-aware
v000002cb9fbacdf0_0 .net8 "VDD", 0 0, L_000002cb9fbc9c50;  1 drivers, strength-aware
v000002cb9fbac0d0_0 .net "inp", 0 0, L_000002cb9fbea410;  1 drivers
v000002cb9fbadbb0_0 .net "inpn", 0 0, L_000002cb9fbe9010;  1 drivers
v000002cb9fbadcf0_0 .net8 "outp", 0 0, RS_000002cb9fb32fe8;  2 drivers, strength-aware
v000002cb9fbac170_0 .net "re", 0 0, L_000002cb9fc038c0;  alias, 1 drivers
v000002cb9fbadd90_0 .net "ren", 0 0, L_000002cb9fc03700;  alias, 1 drivers
v000002cb9fbabd10_0 .net "we", 0 0, L_000002cb9fc02e40;  alias, 1 drivers
S_000002cb9fbc6a30 .scope module, "demux1to8bit_inst1" "demux1to8bit" 6 23, 9 5 0, S_000002cb9f9f74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 3 "adr";
    .port_info 2 /OUTPUT 8 "outp";
L_000002cb9fc029e0 .functor NOT 1, L_000002cb9fbe8890, C4<0>, C4<0>, C4<0>;
L_000002cb9fc03d90 .functor NOT 1, L_000002cb9fbea050, C4<0>, C4<0>, C4<0>;
L_000002cb9fc03e70 .functor NOT 1, L_000002cb9fbe9970, C4<0>, C4<0>, C4<0>;
L_000002cb9fc02ba0 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbe96f0, L_000002cb9fbe9bf0, L_000002cb9fbe89d0;
L_000002cb9fc02b30 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbea0f0, L_000002cb9fbe9f10, L_000002cb9fbe9ab0;
L_000002cb9fc03ee0 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbe98d0, L_000002cb9fbe8930, L_000002cb9fbe9a10;
L_000002cb9fc03fc0 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbe90b0, L_000002cb9fbe9d30, L_000002cb9fbe9dd0;
L_000002cb9fc024a0 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbe9e70, L_000002cb9fbea550, L_000002cb9fbea870;
L_000002cb9fc02eb0 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbea910, L_000002cb9fbea190, L_000002cb9fbeaa50;
L_000002cb9fc02f20 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbeaaf0, L_000002cb9fbe8a70, L_000002cb9fbea230;
L_000002cb9fc02740 .functor AND 1, L_000002cb9fbc9e10, L_000002cb9fbeccb0, L_000002cb9fbecb70, L_000002cb9fbecc10;
v000002cb9fbae330_0 .net *"_ivl_1", 0 0, L_000002cb9fc029e0;  1 drivers
v000002cb9fbac210_0 .net *"_ivl_11", 0 0, L_000002cb9fc03e70;  1 drivers
v000002cb9fbac850_0 .net *"_ivl_15", 0 0, L_000002cb9fbe9970;  1 drivers
v000002cb9fbad110_0 .net *"_ivl_17", 0 0, L_000002cb9fc02ba0;  1 drivers
v000002cb9fbad9d0_0 .net *"_ivl_20", 0 0, L_000002cb9fbe96f0;  1 drivers
v000002cb9fbacf30_0 .net *"_ivl_22", 0 0, L_000002cb9fbe9bf0;  1 drivers
v000002cb9fbae150_0 .net *"_ivl_24", 0 0, L_000002cb9fbe89d0;  1 drivers
v000002cb9fbae0b0_0 .net *"_ivl_26", 0 0, L_000002cb9fc02b30;  1 drivers
v000002cb9fbad610_0 .net *"_ivl_29", 0 0, L_000002cb9fbea0f0;  1 drivers
v000002cb9fbac2b0_0 .net *"_ivl_31", 0 0, L_000002cb9fbe9f10;  1 drivers
v000002cb9fbacfd0_0 .net *"_ivl_33", 0 0, L_000002cb9fbe9ab0;  1 drivers
v000002cb9fbad6b0_0 .net *"_ivl_35", 0 0, L_000002cb9fc03ee0;  1 drivers
v000002cb9fbac3f0_0 .net *"_ivl_38", 0 0, L_000002cb9fbe98d0;  1 drivers
v000002cb9fbac710_0 .net *"_ivl_4", 0 0, L_000002cb9fbe8890;  1 drivers
v000002cb9fbad7f0_0 .net *"_ivl_40", 0 0, L_000002cb9fbe8930;  1 drivers
v000002cb9fbad1b0_0 .net *"_ivl_42", 0 0, L_000002cb9fbe9a10;  1 drivers
v000002cb9fbad890_0 .net *"_ivl_44", 0 0, L_000002cb9fc03fc0;  1 drivers
v000002cb9fbad930_0 .net *"_ivl_47", 0 0, L_000002cb9fbe90b0;  1 drivers
v000002cb9fbac670_0 .net *"_ivl_49", 0 0, L_000002cb9fbe9d30;  1 drivers
v000002cb9fbac7b0_0 .net *"_ivl_51", 0 0, L_000002cb9fbe9dd0;  1 drivers
v000002cb9fbad250_0 .net *"_ivl_53", 0 0, L_000002cb9fc024a0;  1 drivers
v000002cb9fbada70_0 .net *"_ivl_56", 0 0, L_000002cb9fbe9e70;  1 drivers
v000002cb9fbabf90_0 .net *"_ivl_58", 0 0, L_000002cb9fbea550;  1 drivers
v000002cb9fbad4d0_0 .net *"_ivl_6", 0 0, L_000002cb9fc03d90;  1 drivers
v000002cb9fbac990_0 .net *"_ivl_60", 0 0, L_000002cb9fbea870;  1 drivers
v000002cb9fbaded0_0 .net *"_ivl_62", 0 0, L_000002cb9fc02eb0;  1 drivers
v000002cb9fbadf70_0 .net *"_ivl_65", 0 0, L_000002cb9fbea910;  1 drivers
v000002cb9fbabdb0_0 .net *"_ivl_67", 0 0, L_000002cb9fbea190;  1 drivers
v000002cb9fbae3d0_0 .net *"_ivl_69", 0 0, L_000002cb9fbeaa50;  1 drivers
v000002cb9fbad570_0 .net *"_ivl_71", 0 0, L_000002cb9fc02f20;  1 drivers
v000002cb9fbaca30_0 .net *"_ivl_74", 0 0, L_000002cb9fbeaaf0;  1 drivers
v000002cb9fbabe50_0 .net *"_ivl_76", 0 0, L_000002cb9fbe8a70;  1 drivers
v000002cb9fbacad0_0 .net *"_ivl_78", 0 0, L_000002cb9fbea230;  1 drivers
v000002cb9fbacb70_0 .net *"_ivl_80", 0 0, L_000002cb9fc02740;  1 drivers
v000002cb9fbae1f0_0 .net *"_ivl_84", 0 0, L_000002cb9fbeccb0;  1 drivers
v000002cb9fbae290_0 .net *"_ivl_86", 0 0, L_000002cb9fbecb70;  1 drivers
v000002cb9fbacc10_0 .net *"_ivl_88", 0 0, L_000002cb9fbecc10;  1 drivers
v000002cb9fbabef0_0 .net *"_ivl_9", 0 0, L_000002cb9fbea050;  1 drivers
v000002cb9fbac030_0 .net "adr", 2 0, v000002cb9fbaef10_0;  alias, 1 drivers
v000002cb9fbad2f0_0 .net "inp", 0 0, L_000002cb9fbc9e10;  alias, 1 drivers
v000002cb9fbad390_0 .net "not_adr", 2 0, L_000002cb9fbe9650;  1 drivers
v000002cb9fbb0770_0 .net "outp", 7 0, L_000002cb9fbed570;  alias, 1 drivers
L_000002cb9fbe8890 .part v000002cb9fbaef10_0, 0, 1;
L_000002cb9fbea050 .part v000002cb9fbaef10_0, 1, 1;
L_000002cb9fbe9650 .concat8 [ 1 1 1 0], L_000002cb9fc029e0, L_000002cb9fc03d90, L_000002cb9fc03e70;
L_000002cb9fbe9970 .part v000002cb9fbaef10_0, 2, 1;
L_000002cb9fbe96f0 .part L_000002cb9fbe9650, 2, 1;
L_000002cb9fbe9bf0 .part L_000002cb9fbe9650, 1, 1;
L_000002cb9fbe89d0 .part L_000002cb9fbe9650, 0, 1;
L_000002cb9fbea0f0 .part L_000002cb9fbe9650, 2, 1;
L_000002cb9fbe9f10 .part L_000002cb9fbe9650, 1, 1;
L_000002cb9fbe9ab0 .part v000002cb9fbaef10_0, 0, 1;
L_000002cb9fbe98d0 .part L_000002cb9fbe9650, 2, 1;
L_000002cb9fbe8930 .part v000002cb9fbaef10_0, 1, 1;
L_000002cb9fbe9a10 .part L_000002cb9fbe9650, 0, 1;
L_000002cb9fbe90b0 .part L_000002cb9fbe9650, 2, 1;
L_000002cb9fbe9d30 .part v000002cb9fbaef10_0, 1, 1;
L_000002cb9fbe9dd0 .part v000002cb9fbaef10_0, 0, 1;
L_000002cb9fbe9e70 .part v000002cb9fbaef10_0, 2, 1;
L_000002cb9fbea550 .part L_000002cb9fbe9650, 1, 1;
L_000002cb9fbea870 .part L_000002cb9fbe9650, 0, 1;
L_000002cb9fbea910 .part v000002cb9fbaef10_0, 2, 1;
L_000002cb9fbea190 .part L_000002cb9fbe9650, 1, 1;
L_000002cb9fbeaa50 .part v000002cb9fbaef10_0, 0, 1;
L_000002cb9fbeaaf0 .part v000002cb9fbaef10_0, 2, 1;
L_000002cb9fbe8a70 .part v000002cb9fbaef10_0, 1, 1;
L_000002cb9fbea230 .part L_000002cb9fbe9650, 0, 1;
LS_000002cb9fbed570_0_0 .concat8 [ 1 1 1 1], L_000002cb9fc02ba0, L_000002cb9fc02b30, L_000002cb9fc03ee0, L_000002cb9fc03fc0;
LS_000002cb9fbed570_0_4 .concat8 [ 1 1 1 1], L_000002cb9fc024a0, L_000002cb9fc02eb0, L_000002cb9fc02f20, L_000002cb9fc02740;
L_000002cb9fbed570 .concat8 [ 4 4 0 0], LS_000002cb9fbed570_0_0, LS_000002cb9fbed570_0_4;
L_000002cb9fbeccb0 .part v000002cb9fbaef10_0, 2, 1;
L_000002cb9fbecb70 .part v000002cb9fbaef10_0, 1, 1;
L_000002cb9fbecc10 .part v000002cb9fbaef10_0, 0, 1;
S_000002cb9fbc7e80 .scope generate, "inpn_insts1[0]" "inpn_insts1[0]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafc520 .param/l "j" 0 6 18, +C4<00>;
L_000002cb9fbc8ad0 .functor NOT 1, L_000002cb9fbb0270, C4<0>, C4<0>, C4<0>;
v000002cb9fbaf550_0 .net *"_ivl_0", 0 0, L_000002cb9fbb0270;  1 drivers
v000002cb9fbaec90_0 .net *"_ivl_1", 0 0, L_000002cb9fbc8ad0;  1 drivers
S_000002cb9fbc81a0 .scope generate, "inpn_insts1[1]" "inpn_insts1[1]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafc560 .param/l "j" 0 6 18, +C4<01>;
L_000002cb9fbc9b00 .functor NOT 1, L_000002cb9fbaff50, C4<0>, C4<0>, C4<0>;
v000002cb9fbaf910_0 .net *"_ivl_0", 0 0, L_000002cb9fbaff50;  1 drivers
v000002cb9fbaf4b0_0 .net *"_ivl_1", 0 0, L_000002cb9fbc9b00;  1 drivers
S_000002cb9fbc6bc0 .scope generate, "inpn_insts1[2]" "inpn_insts1[2]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fafc7a0 .param/l "j" 0 6 18, +C4<010>;
L_000002cb9fbc8bb0 .functor NOT 1, L_000002cb9fbafd70, C4<0>, C4<0>, C4<0>;
v000002cb9fbaf5f0_0 .net *"_ivl_0", 0 0, L_000002cb9fbafd70;  1 drivers
v000002cb9fbb0450_0 .net *"_ivl_1", 0 0, L_000002cb9fbc8bb0;  1 drivers
S_000002cb9fbc6d50 .scope generate, "inpn_insts1[3]" "inpn_insts1[3]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fa9c170 .param/l "j" 0 6 18, +C4<011>;
L_000002cb9fbc9cc0 .functor NOT 1, L_000002cb9fbb0090, C4<0>, C4<0>, C4<0>;
v000002cb9fbb0630_0 .net *"_ivl_0", 0 0, L_000002cb9fbb0090;  1 drivers
v000002cb9fbb04f0_0 .net *"_ivl_1", 0 0, L_000002cb9fbc9cc0;  1 drivers
S_000002cb9fbc8330 .scope generate, "inpn_insts1[4]" "inpn_insts1[4]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fa9c0b0 .param/l "j" 0 6 18, +C4<0100>;
L_000002cb9fbc9d30 .functor NOT 1, L_000002cb9fbae6f0, C4<0>, C4<0>, C4<0>;
v000002cb9fbaeab0_0 .net *"_ivl_0", 0 0, L_000002cb9fbae6f0;  1 drivers
v000002cb9fbaf690_0 .net *"_ivl_1", 0 0, L_000002cb9fbc9d30;  1 drivers
S_000002cb9fbc6ee0 .scope generate, "inpn_insts1[5]" "inpn_insts1[5]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fa9cbf0 .param/l "j" 0 6 18, +C4<0101>;
L_000002cb9fbcdd20 .functor NOT 1, L_000002cb9fbafeb0, C4<0>, C4<0>, C4<0>;
v000002cb9fbb03b0_0 .net *"_ivl_0", 0 0, L_000002cb9fbafeb0;  1 drivers
v000002cb9fbaf2d0_0 .net *"_ivl_1", 0 0, L_000002cb9fbcdd20;  1 drivers
S_000002cb9fbc7200 .scope generate, "inpn_insts1[6]" "inpn_insts1[6]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fa9c0f0 .param/l "j" 0 6 18, +C4<0110>;
L_000002cb9fbce570 .functor NOT 1, L_000002cb9fbae830, C4<0>, C4<0>, C4<0>;
v000002cb9fbaf730_0 .net *"_ivl_0", 0 0, L_000002cb9fbae830;  1 drivers
v000002cb9fbb0b30_0 .net *"_ivl_1", 0 0, L_000002cb9fbce570;  1 drivers
S_000002cb9fbc7390 .scope generate, "inpn_insts1[7]" "inpn_insts1[7]" 6 18, 6 18 0, S_000002cb9f9f74c0;
 .timescale 0 0;
P_000002cb9fa9cb70 .param/l "j" 0 6 18, +C4<0111>;
L_000002cb9fbce490 .functor NOT 1, L_000002cb9fbb0310, C4<0>, C4<0>, C4<0>;
v000002cb9fbb01d0_0 .net *"_ivl_0", 0 0, L_000002cb9fbb0310;  1 drivers
v000002cb9fbaf7d0_0 .net *"_ivl_1", 0 0, L_000002cb9fbce490;  1 drivers
    .scope S_000002cb9fb20be0;
T_0 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb9fbafe10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbafe10_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002cb9fb20be0;
T_1 ;
    %vpi_call 2 26 "$dumpfile", "mem_system_waveform.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000001, S_000002cb9fb20be0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbafe10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae470_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb9fbae5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb9fbae470_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 76, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 83, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 83, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 87, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 75, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae470_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002cb9fbae970_0, 0, 8;
    %delay 30, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb9fbae470_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb9fbae470_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cb9fbaef10_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\mem_system_tb.v";
    "./mem_system.v";
    "./FSM.v";
    "./flipflop.v";
    "./ram.v";
    "./bytecell.v";
    "./bitcell.v";
    "./demux1to8bit.v";
