INFO: [HLS 200-10] Running '/opt/vivado2018/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'marco' on host 'marco-HP-Notebook' (Linux_x86_64 version 4.15.0-74-generic) on Sat Jan 11 17:01:55 CST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan'
INFO: [HLS 200-10] Opening project '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero'.
INFO: [HLS 200-10] Opening solution '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado2018/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_dadd_6_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_dadd_6_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_dadd_6_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_dmul_7_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_dmul_7_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_dmul_7_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fexp_11_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fexp_11_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fexp_11_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'GapJunctionIP_ap_fsub_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GapJunctionIP_ap_fsub_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GapJunctionIP_ap_fsub_6_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado2018/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 17:02:15 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado2018/Vivado/2018.3/data/ip'.
Wrote  : </home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_AXILiteS/Reg> is being mapped into </s_axi_AXILiteS> at <0x00000000 [ 4K ]>
Wrote  : </home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 11 17:02:29 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 11 17:02:30 2020] Launched synth_1...
Run output will be captured here: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 11 17:02:30 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1454.977 ; gain = 84.859 ; free physical = 6327 ; free virtual = 10348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-6928-marco-HP-Notebook/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-6928-marco-HP-Notebook/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1499.727 ; gain = 129.609 ; free physical = 6341 ; free virtual = 10362
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1499.727 ; gain = 129.609 ; free physical = 6340 ; free virtual = 10362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1499.727 ; gain = 129.609 ; free physical = 6340 ; free virtual = 10362
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/GapJunctionIP.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/GapJunctionIP.xdc]
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.734 ; gain = 0.000 ; free physical = 6069 ; free virtual = 10090
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.734 ; gain = 0.000 ; free physical = 6069 ; free virtual = 10090
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1760.734 ; gain = 1.000 ; free physical = 6069 ; free virtual = 10090
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.734 ; gain = 390.617 ; free physical = 6146 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.734 ; gain = 390.617 ; free physical = 6146 ; free virtual = 10168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.734 ; gain = 390.617 ; free physical = 6147 ; free virtual = 10169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.734 ; gain = 390.617 ; free physical = 6147 ; free virtual = 10169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.734 ; gain = 390.617 ; free physical = 6135 ; free virtual = 10159
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1805.734 ; gain = 435.617 ; free physical = 6007 ; free virtual = 10030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1805.734 ; gain = 435.617 ; free physical = 6007 ; free virtual = 10030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    77|
|2     |  bd_0_i |bd_0   |    77|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.750 ; gain = 444.633 ; free physical = 6006 ; free virtual = 10030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1814.750 ; gain = 183.625 ; free physical = 6065 ; free virtual = 10088
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1814.758 ; gain = 444.633 ; free physical = 6065 ; free virtual = 10088
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.750 ; gain = 0.000 ; free physical = 6003 ; free virtual = 10026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.750 ; gain = 463.227 ; free physical = 6051 ; free virtual = 10074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.750 ; gain = 0.000 ; free physical = 6051 ; free virtual = 10074
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 17:06:14 2020...
[Sat Jan 11 17:06:14 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:34 ; elapsed = 00:03:44 . Memory (MB): peak = 1613.738 ; gain = 0.000 ; free physical = 6702 ; free virtual = 10724
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/GapJunctionIP.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/GapJunctionIP.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1892.711 ; gain = 0.000 ; free physical = 6404 ; free virtual = 10427
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1892.711 ; gain = 278.973 ; free physical = 6404 ; free virtual = 10427
Running report: report_utilization -file ./report/GapJunctionIP_utilization_synth.rpt
Contents of report file './report/GapJunctionIP_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:06:28 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/GapJunctionIP_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 11483 |     0 |     53200 | 21.58 |
|   LUT as Logic             | 10947 |     0 |     53200 | 20.58 |
|   LUT as Memory            |   536 |     0 |     17400 |  3.08 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   536 |     0 |           |       |
| Slice Registers            | 17024 |     0 |    106400 | 16.00 |
|   Register as Flip Flop    | 17024 |     0 |    106400 | 16.00 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   390 |     0 |     26600 |  1.47 |
| F8 Muxes                   |     5 |     0 |     13300 |  0.04 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 93    |          Yes |         Set |            - |
| 16931 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   56 |     0 |       140 | 40.00 |
|   RAMB36/FIFO*    |   41 |     0 |       140 | 29.29 |
|     RAMB36E1 only |   41 |       |           |       |
|   RAMB18          |   30 |     0 |       280 | 10.71 |
|     RAMB18E1 only |   30 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   89 |     0 |       220 | 40.45 |
|   DSP48E1 only |   89 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 16931 |        Flop & Latch |
| LUT6     |  3887 |                 LUT |
| LUT3     |  3425 |                 LUT |
| LUT4     |  2556 |                 LUT |
| LUT5     |  1795 |                 LUT |
| LUT2     |   949 |                 LUT |
| CARRY4   |   599 |          CarryLogic |
| SRL16E   |   536 |  Distributed Memory |
| MUXF7    |   390 |               MuxFx |
| LUT1     |   360 |                 LUT |
| FDSE     |    93 |        Flop & Latch |
| DSP48E1  |    89 |    Block Arithmetic |
| RAMB36E1 |    41 |        Block Memory |
| RAMB18E1 |    30 |        Block Memory |
| MUXF8    |     5 |               MuxFx |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/GapJunctionIP_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2470.297 ; gain = 576.586 ; free physical = 5936 ; free virtual = 9959
Contents of report file './report/GapJunctionIP_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:06:40 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/GapJunctionIP_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 120 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.616        0.000                      0                41018        0.208        0.000                      0                41018        4.020        0.000                       0                 17757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.616        0.000                      0                41018        0.208        0.000                      0                41018        4.020        0.000                       0                 17757  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.109ns (36.782%)  route 3.625ns (63.218%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123_reg[2]/Q
                         net (fo=7, unplaced)         0.776     2.267    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/readVoltages_U0_voltagesBackup_address0[1]
                         LUT4 (Prop_lut4_I1_O)        0.321     2.588 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr[0]_i_32/O
                         net (fo=1, unplaced)         0.000     2.588    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr[0]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     3.135 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     3.144    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.261 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.261    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.378 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.378    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.495 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_2/CO[3]
                         net (fo=8, unplaced)         0.956     4.451    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/tmp_11_i_i_fu_139_p2
                         LUT6 (Prop_lut6_I0_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/ap_CS_fsm[2]_i_1__2/O
                         net (fo=169, unplaced)       0.562     5.137    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/V_read_U0_V_data_V_data_1_read
                         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/dout_buf[31]_i_1__0/O
                         net (fo=35, unplaced)        0.522     5.783    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/pop
                         LUT5 (Prop_lut5_I1_O)        0.124     5.907 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg_i_4__8/O
                         net (fo=2, unplaced)         0.800     6.707    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/rnext[3]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  3.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.148ns (50.439%)  route 0.145ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[0]__0/Q
                         net (fo=2, unplaced)         0.145     0.704    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725                bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.297 ; gain = 0.000 ; free physical = 5936 ; free virtual = 9959
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.312 ; gain = 0.000 ; free physical = 5910 ; free virtual = 9945
[Sat Jan 11 17:06:48 2020] Launched impl_1...
Run output will be captured here: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2508.273 ; gain = 37.977 ; free physical = 5916 ; free virtual = 9946
[Sat Jan 11 17:06:48 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1342.512 ; gain = 0.000 ; free physical = 5726 ; free virtual = 9785
INFO: [Netlist 29-17] Analyzing 1154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2219.199 ; gain = 0.000 ; free physical = 4820 ; free virtual = 8879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2219.199 ; gain = 876.688 ; free physical = 4820 ; free virtual = 8878
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/vivado2018/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.965 ; gain = 46.016 ; free physical = 4783 ; free virtual = 8842

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 135ebe8d0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2281.965 ; gain = 0.000 ; free physical = 4782 ; free virtual = 8841

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 66 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8d3b789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4816 ; free virtual = 8876
INFO: [Opt 31-389] Phase Retarget created 174 cells and removed 187 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 170951c4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8876
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 74 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17f2fbaed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8873
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 72 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17f2fbaed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8873
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8d34387e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8874
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8d34387e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             174  |             187  |                                              0  |
|  Constant propagation         |              13  |              74  |                                              0  |
|  Sweep                        |               0  |              72  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8875
Ending Logic Optimization Task | Checksum: 8d34387e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2344.965 ; gain = 0.000 ; free physical = 4815 ; free virtual = 8875

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.616 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 142
Ending PowerOpt Patch Enables Task | Checksum: 5dd3b03e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4779 ; free virtual = 8809
Ending Power Optimization Task | Checksum: 5dd3b03e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.066 ; gain = 422.102 ; free physical = 4808 ; free virtual = 8837

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5dd3b03e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4808 ; free virtual = 8837

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4808 ; free virtual = 8837
Ending Netlist Obfuscation Task | Checksum: f8d01c17

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4808 ; free virtual = 8837
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.066 ; gain = 532.117 ; free physical = 4808 ; free virtual = 8837
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4808 ; free virtual = 8838
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4755 ; free virtual = 8795
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4761 ; free virtual = 8798
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4755 ; free virtual = 8796
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4ca292fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4755 ; free virtual = 8796
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4755 ; free virtual = 8796

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4bd89842

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4758 ; free virtual = 8795

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e08e459f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4708 ; free virtual = 8745

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e08e459f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4708 ; free virtual = 8745
Phase 1 Placer Initialization | Checksum: e08e459f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4708 ; free virtual = 8745

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b733b3ee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4689 ; free virtual = 8727

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4676 ; free virtual = 8714

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 7ab246ce

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4679 ; free virtual = 8717
Phase 2 Global Placement | Checksum: 114d69b12

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4687 ; free virtual = 8725

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114d69b12

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4687 ; free virtual = 8725

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20bec7ca4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4684 ; free virtual = 8721

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1624c9466

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4682 ; free virtual = 8721

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d7a8a8f1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4680 ; free virtual = 8721

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ab7c24a8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4659 ; free virtual = 8698

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ae7f36bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4661 ; free virtual = 8699

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1adcdcfe7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4661 ; free virtual = 8699
Phase 3 Detail Placement | Checksum: 1adcdcfe7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4661 ; free virtual = 8699

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b97b19e4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b97b19e4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4663 ; free virtual = 8701
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.662. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24190fba0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4664 ; free virtual = 8701
Phase 4.1 Post Commit Optimization | Checksum: 24190fba0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4664 ; free virtual = 8701

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24190fba0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4666 ; free virtual = 8704

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24190fba0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4666 ; free virtual = 8704

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4666 ; free virtual = 8704
Phase 4.4 Final Placement Cleanup | Checksum: 19b41be18

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4665 ; free virtual = 8703
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b41be18

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4665 ; free virtual = 8703
Ending Placer Task | Checksum: 1380cb26e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4691 ; free virtual = 8729
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4691 ; free virtual = 8729
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4691 ; free virtual = 8729
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4671 ; free virtual = 8720
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4637 ; free virtual = 8720
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4679 ; free virtual = 8727
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4663 ; free virtual = 8711
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4676 ; free virtual = 8724
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4646 ; free virtual = 8696
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4625 ; free virtual = 8689
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4594 ; free virtual = 8686
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4634 ; free virtual = 8693
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f75d791b ConstDB: 0 ShapeSum: 40af3953 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_V_data_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_V_data_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: a9bd932c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4490 ; free virtual = 8550
Post Restoration Checksum: NetGraph: 6784251d NumContArr: 42396e0f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a9bd932c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4492 ; free virtual = 8551

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a9bd932c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4476 ; free virtual = 8535

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a9bd932c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4476 ; free virtual = 8535
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fd5cd93f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4459 ; free virtual = 8519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.967  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f3eb6e40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4455 ; free virtual = 8515

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1237de7ff

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4451 ; free virtual = 8511

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1994
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.718  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13f082608

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4447 ; free virtual = 8507
Phase 4 Rip-up And Reroute | Checksum: 13f082608

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4448 ; free virtual = 8507

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13f082608

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4447 ; free virtual = 8506

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13f082608

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4447 ; free virtual = 8506
Phase 5 Delay and Skew Optimization | Checksum: 13f082608

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4447 ; free virtual = 8506

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10514d458

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4449 ; free virtual = 8508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.718  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10514d458

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4449 ; free virtual = 8508
Phase 6 Post Hold Fix | Checksum: 10514d458

Time (s): cpu = 00:01:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4449 ; free virtual = 8508

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.02257 %
  Global Horizontal Routing Utilization  = 7.75887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c3b7779

Time (s): cpu = 00:01:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4448 ; free virtual = 8507

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c3b7779

Time (s): cpu = 00:01:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4448 ; free virtual = 8507

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 200c07aa4

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4443 ; free virtual = 8504

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.718  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 200c07aa4

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4443 ; free virtual = 8504
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4471 ; free virtual = 8532

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4471 ; free virtual = 8532
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4471 ; free virtual = 8532
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4451 ; free virtual = 8524
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4408 ; free virtual = 8521
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.066 ; gain = 0.000 ; free physical = 4456 ; free virtual = 8528
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.047 ; gain = 6.973 ; free physical = 4327 ; free virtual = 8402
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2865.172 ; gain = 82.125 ; free physical = 4278 ; free virtual = 8365
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 17:10:01 2020...
[Sat Jan 11 17:10:06 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.70 ; elapsed = 00:03:19 . Memory (MB): peak = 2512.273 ; gain = 4.000 ; free physical = 5863 ; free virtual = 9948
INFO: [Netlist 29-17] Analyzing 1150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2808.508 ; gain = 30.070 ; free physical = 5570 ; free virtual = 9657
Restored from archive | CPU: 1.650000 secs | Memory: 33.834503 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2808.508 ; gain = 30.070 ; free physical = 5570 ; free virtual = 9657
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.508 ; gain = 0.000 ; free physical = 5572 ; free virtual = 9659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.508 ; gain = 296.234 ; free physical = 5572 ; free virtual = 9659
Running report: report_route_status -file ./report/GapJunctionIP_status_routed.rpt
Contents of report file './report/GapJunctionIP_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       38709 :
       # of nets not needing routing.......... :        8683 :
           # of internally routed nets........ :        8496 :
           # of implicitly routed ports....... :         187 :
       # of routable nets..................... :       30026 :
           # of fully routed nets............. :       30026 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/GapJunctionIP_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/GapJunctionIP_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:10:19 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/GapJunctionIP_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 0.580ns (6.286%)  route 8.647ns (93.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.200 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.200    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[0]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 0.580ns (6.291%)  route 8.639ns (93.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.639    10.068    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.192 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[12]_i_1__5/O
                         net (fo=1, routed)           0.000    10.192    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[12]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 0.608ns (6.570%)  route 8.647ns (93.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.152    10.228 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[1]_i_1__5/O
                         net (fo=1, routed)           0.000    10.228    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[1]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 0.608ns (6.575%)  route 8.639ns (93.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.639    10.068    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.152    10.220 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[13]_i_1__5/O
                         net (fo=1, routed)           0.000    10.220    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[13]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.580ns (6.567%)  route 8.252ns (93.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.252     9.681    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124     9.805 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[20]_i_1__5/O
                         net (fo=1, routed)           0.000     9.805    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[20]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.580ns (6.581%)  route 8.233ns (93.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.233     9.662    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X107Y26        LUT3 (Prop_lut3_I2_O)        0.124     9.786 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[22]_i_1__5/O
                         net (fo=1, routed)           0.000     9.786    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[22]
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X107Y26        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 0.576ns (6.525%)  route 8.252ns (93.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.252     9.681    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.120     9.801 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[21]_i_1__5/O
                         net (fo=1, routed)           0.000     9.801    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[21]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.076ns (13.159%)  route 7.101ns (86.841%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/ap_clk
    SLICE_X15Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/exitcond_flatten_reg_317_reg[0]/Q
                         net (fo=122, routed)         1.917     3.346    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm_reg[11]
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.470 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[14]_i_2/O
                         net (fo=8, routed)           1.331     4.801    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/exitcond_flatten_reg_317_reg[0]_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.124     4.925 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[12]_i_2/O
                         net (fo=2, routed)           0.304     5.229    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/exitcond_flatten_reg_317_pp0_iter3_reg_reg[0]
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.353 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/ap_CS_fsm[15]_i_2/O
                         net (fo=21, routed)          1.570     6.923    bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163_n_3
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/dout_buf[31]_i_1__7/O
                         net (fo=44, routed)          1.169     8.216    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/pop
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.340 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg_i_2__15/O
                         net (fo=2, routed)           0.810     9.150    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/rnext[5]
    RAMB18_X2Y17         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/ap_clk
    RAMB18_X2Y17         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_execute_fu_148/C_data_V_data_3_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.574ns (6.517%)  route 8.233ns (93.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.233     9.662    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X107Y26        LUT3 (Prop_lut3_I2_O)        0.118     9.780 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[23]_i_1__5/O
                         net (fo=1, routed)           0.000     9.780    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[23]
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X107Y26        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X107Y26        FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 0.580ns (6.620%)  route 8.181ns (93.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.181     9.610    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124     9.734 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[26]_i_1__5/O
                         net (fo=1, routed)           0.000     9.734    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[26]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.187    





Running report: report_utilization -file ./report/GapJunctionIP_utilization_routed.rpt
Contents of report file './report/GapJunctionIP_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:10:20 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/GapJunctionIP_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 11171 |     0 |     53200 | 21.00 |
|   LUT as Logic             | 10857 |     0 |     53200 | 20.41 |
|   LUT as Memory            |   314 |     0 |     17400 |  1.80 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   314 |     0 |           |       |
| Slice Registers            | 16952 |     0 |    106400 | 15.93 |
|   Register as Flip Flop    | 16952 |     0 |    106400 | 15.93 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   388 |     0 |     26600 |  1.46 |
| F8 Muxes                   |     5 |     0 |     13300 |  0.04 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 93    |          Yes |         Set |            - |
| 16859 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5609 |     0 |     13300 | 42.17 |
|   SLICEL                                   |  3756 |     0 |           |       |
|   SLICEM                                   |  1853 |     0 |           |       |
| LUT as Logic                               | 10857 |     0 |     53200 | 20.41 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     |  8812 |       |           |       |
|   using O5 and O6                          |  2045 |       |           |       |
| LUT as Memory                              |   314 |     0 |     17400 |  1.80 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |   314 |     0 |           |       |
|     using O5 output only                   |    12 |       |           |       |
|     using O6 output only                   |    80 |       |           |       |
|     using O5 and O6                        |   222 |       |           |       |
| Slice Registers                            | 16952 |     0 |    106400 | 15.93 |
|   Register driven from within the Slice    |  6067 |       |           |       |
|   Register driven from outside the Slice   | 10885 |       |           |       |
|     LUT in front of the register is unused |  7400 |       |           |       |
|     LUT in front of the register is used   |  3485 |       |           |       |
| Unique Control Sets                        |   302 |       |     13300 |  2.27 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   56 |     0 |       140 | 40.00 |
|   RAMB36/FIFO*    |   41 |     0 |       140 | 29.29 |
|     RAMB36E1 only |   41 |       |           |       |
|   RAMB18          |   30 |     0 |       280 | 10.71 |
|     RAMB18E1 only |   30 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   89 |     0 |       220 | 40.45 |
|   DSP48E1 only |   89 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 16859 |        Flop & Latch |
| LUT6     |  3872 |                 LUT |
| LUT3     |  3483 |                 LUT |
| LUT4     |  2580 |                 LUT |
| LUT5     |  1632 |                 LUT |
| LUT2     |   988 |                 LUT |
| CARRY4   |   597 |          CarryLogic |
| SRL16E   |   536 |  Distributed Memory |
| MUXF7    |   388 |               MuxFx |
| LUT1     |   347 |                 LUT |
| FDSE     |    93 |        Flop & Latch |
| DSP48E1  |    89 |    Block Arithmetic |
| RAMB36E1 |    41 |        Block Memory |
| RAMB18E1 |    30 |        Block Memory |
| MUXF8    |     5 |               MuxFx |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/GapJunctionIP_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Contents of report file './report/GapJunctionIP_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:10:21 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/GapJunctionIP_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 120 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.718        0.000                      0                40910        0.058        0.000                      0                40910        4.020        0.000                       0                 17685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.718        0.000                      0                40910        0.058        0.000                      0                40910        4.020        0.000                       0                 17685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 0.580ns (6.286%)  route 8.647ns (93.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_reg[5]/Q
                         net (fo=256, routed)         8.647    10.076    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[31]__0[1]
    SLICE_X106Y25        LUT3 (Prop_lut3_I2_O)        0.124    10.200 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.200    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/grp_fu_183_p1[0]
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_clk
    SLICE_X106Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X106Y25        FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  0.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/aclk
    SLICE_X101Y57        FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/Q[12]
    SLICE_X100Y57        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17718, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X100Y57        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X100Y57        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y51   bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X18Y33  bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK




HLS: impl run complete: worst setup slack (WNS)=0.718472, worst hold slack (WHS)=0.058312, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (30 bram18) + 2 * (41 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 5609 11171 16952 89 112 0 314 0 0 0
HLS EXTRACTION: generated /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/report/verilog/GapJunctionIP_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             IP_latest_2020_Enero
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Jan 11 17:10:21 CST 2020

#=== Post-Implementation Resource usage ===
SLICE:         5609
LUT:          11171
FF:           16952
DSP:             89
BRAM:           112
SRL:            314
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.384
CP achieved post-implementation:    9.282
Timing met

HLS EXTRACTION: generated /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/report/verilog/GapJunctionIP_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 17:10:21 2020...
