// Seed: 33874268
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wire id_6,
    output supply1 id_7,
    output wand id_8
);
  assign id_1 = id_5;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    input tri id_8
    , id_18,
    output supply1 id_9,
    input tri0 id_10,
    inout wor id_11,
    input tri1 id_12,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15,
    output tri1 id_16
);
  assign id_1 = -1;
  assign id_1 = 1;
  logic id_19, id_20;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_11,
      id_13,
      id_6,
      id_6,
      id_6,
      id_9,
      id_9
  );
  wire id_21;
  or primCall (
      id_9, id_11, id_8, id_13, id_6, id_5, id_18, id_12, id_19, id_10, id_7, id_3, id_0, id_14
  );
endmodule
