Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun May 15 18:07:13 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   201         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (551)
5. checking no_input_delay (30)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1238)
---------------------------
 There are 181 register/latch pins with no clock driven by root clock pin: m_fpga_clk (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT3_UD_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_mode_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (551)
--------------------------------------------------
 There are 551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  587          inf        0.000                      0                  587           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           587 Endpoints
Min Delay           587 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 5.184ns (35.714%)  route 9.332ns (64.286%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  s_clk_g/O
                         net (fo=2, routed)           3.030     4.551    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.675 r  clk_gen/CNT0/m_adc_clk_OBUF_inst_i_1/O
                         net (fo=31, routed)          6.301    10.976    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.539    14.516 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.516    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.888ns  (logic 5.043ns (36.309%)  route 8.846ns (63.691%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[5]/C
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  main_ctrl/s_hot_reg[5]/Q
                         net (fo=14, routed)          1.231     1.709    main_ctrl/l0_in
    SLICE_X74Y109        LUT3 (Prop_lut3_I2_O)        0.295     2.004 f  main_ctrl/m_debug_led_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.971     2.975    main_ctrl/m_debug_led_OBUF[2]_inst_i_6_n_0
    SLICE_X75Y106        LUT6 (Prop_lut6_I5_O)        0.124     3.099 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_4/O
                         net (fo=7, routed)           0.861     3.960    main_ctrl/debug0__0
    SLICE_X74Y108        LUT6 (Prop_lut6_I3_O)        0.124     4.084 r  main_ctrl/m_debug_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.811     4.895    main_ctrl/m_debug_led_OBUF[1]_inst_i_2_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I0_O)        0.124     5.019 r  main_ctrl/m_debug_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.972     9.991    m_debug_led_OBUF[1]
    B21                  OBUF (Prop_obuf_I_O)         3.898    13.888 r  m_debug_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.888    m_debug_led[1]
    B21                                                               r  m_debug_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.682ns  (logic 5.040ns (36.836%)  route 8.642ns (63.164%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[5]/C
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  main_ctrl/s_hot_reg[5]/Q
                         net (fo=14, routed)          1.231     1.709    main_ctrl/l0_in
    SLICE_X74Y109        LUT3 (Prop_lut3_I2_O)        0.295     2.004 f  main_ctrl/m_debug_led_OBUF[2]_inst_i_6/O
                         net (fo=4, routed)           0.971     2.975    main_ctrl/m_debug_led_OBUF[2]_inst_i_6_n_0
    SLICE_X75Y106        LUT6 (Prop_lut6_I5_O)        0.124     3.099 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_4/O
                         net (fo=7, routed)           0.466     3.565    main_ctrl/debug0__0
    SLICE_X74Y107        LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.003     4.691    main_ctrl/m_debug_led_OBUF[0]_inst_i_2_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.815 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.972     9.787    m_debug_led_OBUF[0]
    B22                  OBUF (Prop_obuf_I_O)         3.895    13.682 r  m_debug_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.682    m_debug_led[0]
    B22                                                               r  m_debug_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.604ns  (logic 5.204ns (38.256%)  route 8.400ns (61.744%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[8]/C
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  main_ctrl/s_hot_reg[8]/Q
                         net (fo=21, routed)          1.329     1.748    main_ctrl/s_hot_reg_n_0_[8]
    SLICE_X74Y110        LUT4 (Prop_lut4_I2_O)        0.319     2.067 f  main_ctrl/s_hot[5]_i_2/O
                         net (fo=4, routed)           0.451     2.518    main_ctrl/s_hot[5]_i_2_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I4_O)        0.328     2.846 r  main_ctrl/s_hot[5]_i_1/O
                         net (fo=2, routed)           1.305     4.150    main_ctrl/s_hot[5]_i_1_n_0
    SLICE_X75Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.274 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.303     4.577    main_ctrl/m_debug_led_OBUF[2]_inst_i_5_n_0
    SLICE_X74Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.701 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.012     9.714    m_debug_led_OBUF[2]
    B24                  OBUF (Prop_obuf_I_O)         3.890    13.604 r  m_debug_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.604    m_debug_led[2]
    B24                                                               r  m_debug_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.909ns  (logic 4.511ns (34.948%)  route 8.397ns (65.052%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[7]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.926     1.382    PC_LATCH/s_pc_latch_out[7]
    SLICE_X85Y106        LUT6 (Prop_lut6_I3_O)        0.124     1.506 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.863     3.368    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X75Y110        LUT5 (Prop_lut5_I2_O)        0.152     3.520 r  PC_LATCH/m_debug_header_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.609     9.129    m_debug_header_OBUF[4]
    F18                  OBUF (Prop_obuf_I_O)         3.779    12.909 r  m_debug_header_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.909    m_debug_header[4]
    F18                                                               r  m_debug_header[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.886ns  (logic 4.680ns (36.316%)  route 8.206ns (63.684%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  s_clk_g/O
                         net (fo=2, routed)           3.030     4.551    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X82Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.675 r  clk_gen/CNT0/m_adc_clk_OBUF_inst_i_1/O
                         net (fo=31, routed)          5.176     9.851    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         3.035    12.886 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.886    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.822ns  (logic 4.284ns (33.410%)  route 8.538ns (66.590%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[7]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.926     1.382    PC_LATCH/s_pc_latch_out[7]
    SLICE_X85Y106        LUT6 (Prop_lut6_I3_O)        0.124     1.506 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.863     3.368    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X75Y110        LUT5 (Prop_lut5_I2_O)        0.124     3.492 r  PC_LATCH/m_debug_header_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.750     9.242    m_debug_header_OBUF[3]
    A17                  OBUF (Prop_obuf_I_O)         3.580    12.822 r  m_debug_header_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.822    m_debug_header[3]
    A17                                                               r  m_debug_header[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.713ns  (logic 4.484ns (35.272%)  route 8.229ns (64.728%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[7]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.926     1.382    PC_LATCH/s_pc_latch_out[7]
    SLICE_X85Y106        LUT6 (Prop_lut6_I3_O)        0.124     1.506 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.439     2.945    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X77Y108        LUT5 (Prop_lut5_I4_O)        0.152     3.097 r  PC_LATCH/m_debug_header_OBUF[8]_inst_i_1/O
                         net (fo=5, routed)           5.864     8.961    m_debug_header_OBUF[8]
    E21                  OBUF (Prop_obuf_I_O)         3.752    12.713 r  m_debug_header_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.713    m_debug_header[8]
    E21                                                               r  m_debug_header[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.336ns  (logic 4.272ns (34.627%)  route 8.065ns (65.373%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[7]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.926     1.382    PC_LATCH/s_pc_latch_out[7]
    SLICE_X85Y106        LUT6 (Prop_lut6_I3_O)        0.124     1.506 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.439     2.945    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X77Y108        LUT5 (Prop_lut5_I4_O)        0.124     3.069 r  PC_LATCH/m_debug_header_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           5.700     8.769    m_debug_led_OBUF[4]
    F17                  OBUF (Prop_obuf_I_O)         3.568    12.336 r  m_debug_header_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.336    m_debug_header[5]
    F17                                                               r  m_debug_header[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.321ns  (logic 4.256ns (34.540%)  route 8.065ns (65.460%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[7]/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.926     1.382    PC_LATCH/s_pc_latch_out[7]
    SLICE_X85Y106        LUT6 (Prop_lut6_I3_O)        0.124     1.506 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=21, routed)          1.416     2.922    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X75Y109        LUT5 (Prop_lut5_I4_O)        0.124     3.046 r  PC_LATCH/m_debug_header_OBUF[9]_inst_i_1/O
                         net (fo=7, routed)           5.724     8.769    m_debug_led_OBUF[3]
    E20                  OBUF (Prop_obuf_I_O)         3.552    12.321 r  m_debug_header_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.321    m_debug_header[9]
    E20                                                               r  m_debug_header[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.513%)  route 0.128ns (47.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.128     0.269    clk_gen/CNT0/s_mode
    SLICE_X83Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.513%)  route 0.128ns (47.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.128     0.269    clk_gen/CNT0/s_mode
    SLICE_X83Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.513%)  route 0.128ns (47.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.128     0.269    clk_gen/CNT0/s_mode
    SLICE_X83Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.513%)  route 0.128ns (47.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.128     0.269    clk_gen/CNT0/s_mode
    SLICE_X83Y107        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.139     0.280    clk_gen/CNT0/s_mode
    SLICE_X84Y106        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_mode_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  clk_gen/CNT0/s_mode_reg/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_mode_reg/Q
                         net (fo=27, routed)          0.139     0.280    clk_gen/CNT0/s_mode
    SLICE_X84Y106        FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_gen/CNT0/s_REG_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.405%)  route 0.134ns (47.595%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  clk_gen/s_data_reg[5]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.134     0.282    clk_gen/CNT0/Q[5]
    SLICE_X82Y108        FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_gen/CNT0/s_REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.383%)  route 0.135ns (47.617%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE                         0.000     0.000 r  clk_gen/s_data_reg[7]/C
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.135     0.283    clk_gen/CNT0/Q[7]
    SLICE_X82Y108        FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADRAM_CTRL/counter/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADRAM_CTRL/counter/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE                         0.000     0.000 r  ADRAM_CTRL/counter/cnt_reg[7]/C
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ADRAM_CTRL/counter/cnt_reg[7]/Q
                         net (fo=5, routed)           0.074     0.238    ADRAM_CTRL/counter/cnt_reg[10]_0[7]
    SLICE_X77Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.283 r  ADRAM_CTRL/counter/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ADRAM_CTRL/counter/cnt_next[8]
    SLICE_X77Y101        FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADRAM_CTRL/counter/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y101        FDRE                         0.000     0.000 r  ADRAM_CTRL/counter/cnt_reg[8]/C
    SLICE_X77Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADRAM_CTRL/counter/cnt_reg[8]/Q
                         net (fo=6, routed)           0.099     0.240    ADRAM_CTRL/counter/cnt_reg[10]_0[8]
    SLICE_X76Y101        LUT4 (Prop_lut4_I2_O)        0.045     0.285 r  ADRAM_CTRL/counter/cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     0.285    ADRAM_CTRL/counter/cnt_next[10]
    SLICE_X76Y101        FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------





