Source Block: oh/elink/hdl/etx_io.v@168:178@HdlIdDef

   //Stopping pipeline is urgent so synchronization
   //must be done on fast clock
   //But this sync makes the timing better for the rest of the logic

   reg tx_wr_wait_sync;
   reg tx_rd_wait_sync; 
   reg tx_wr_wait;
   reg tx_rd_wait;
   reg tx_wait;   
   always @ (posedge tx_lclk_io)

Diff Content:
- 173    reg tx_wr_wait_sync;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_io.v@169:179
   //Stopping pipeline is urgent so synchronization
   //must be done on fast clock
   //But this sync makes the timing better for the rest of the logic

   reg tx_wr_wait_sync;
   reg tx_rd_wait_sync; 
   reg tx_wr_wait;
   reg tx_rd_wait;
   reg tx_wait;   
   always @ (posedge tx_lclk_io)
     begin

