<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Cpll0" module="Cpll0" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 04 06 12:07:54.438" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="Cpll0.lpc" type="lpc" modified="2017 04 06 12:07:52.805"/>
		<File name="Cpll0.v" type="top_level_verilog" modified="2017 04 06 12:07:52.850"/>
		<File name="Cpll0_tmpl.v" type="template_verilog" modified="2017 04 06 12:07:52.853"/>
  </Package>
</DiamondModule>
