// Seed: 2082143647
module module_0 (
    input  wand  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output logic id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_3 = ~1'b0;
  wire id_8;
  initial id_3 <= "";
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14
    , id_23,
    input wor id_15,
    input tri0 id_16,
    input tri id_17,
    input tri id_18,
    input wor id_19,
    output logic id_20,
    input tri0 id_21
);
  initial id_20 <= 1;
  wire id_24;
  always id_20 = 1;
  logic [7:0] id_25;
  module_0(
      id_0, id_9, id_3, id_20
  );
  initial if (id_16) id_25 = !id_1;
  assign id_6 = id_25[1];
  assign id_6 = 1'b0;
endmodule
