<profile>

<section name = "Vitis HLS Report for 'dct'" level="0">
<item name = "Date">Wed Jul 23 16:04:01 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_hls_solution</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.157 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">372, 372, 3.720 us, 3.720 us, 373, 373, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Row_DCT_Loop_fu_120">dct_Pipeline_Row_DCT_Loop, 41, 41, 0.410 us, 0.410 us, 36, 36, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Col_DCT_Loop_fu_139">dct_Pipeline_Col_DCT_Loop, 47, 47, 0.470 us, 0.470 us, 36, 36, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 69, 69, 0.690 us, 0.690 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 56, 3553, 3174, -</column>
<column name="Memory">4, -, 128, 16, 0</column>
<column name="Multiplexer">-, -, 0, 554, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 25, 3, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 2, 0, 196, 180, 0</column>
<column name="grp_dct_Pipeline_Col_DCT_Loop_fu_139">dct_Pipeline_Col_DCT_Loop, 0, 28, 1794, 1339, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 0, 0, 42, 146, 0</column>
<column name="grp_dct_Pipeline_Row_DCT_Loop_fu_120">dct_Pipeline_Row_DCT_Loop, 0, 28, 1405, 1043, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 0, 0, 36, 146, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 0, 0, 40, 160, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 0, 0, 40, 160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_1_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_2_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_3_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_4_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_5_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_6_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_7_U">buf_2d_in_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="buf_2d_out_U">buf_2d_out_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_inbuf_U">col_inbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="row_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="buf_2d_in_1_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_1_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_1_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_2_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_2_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_2_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_3_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_3_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_3_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_4_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_4_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_4_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_5_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_5_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_5_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_6_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_6_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_6_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_7_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_7_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_7_we0">9, 2, 1, 2</column>
<column name="buf_2d_in_address0">14, 3, 3, 9</column>
<column name="buf_2d_in_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_we0">9, 2, 1, 2</column>
<column name="buf_2d_out_address0">14, 3, 6, 18</column>
<column name="buf_2d_out_ce0">14, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="col_inbuf_address0">14, 3, 6, 18</column>
<column name="col_inbuf_ce0">14, 3, 1, 3</column>
<column name="col_inbuf_ce1">9, 2, 1, 2</column>
<column name="col_inbuf_we0">9, 2, 1, 2</column>
<column name="col_outbuf_address0">14, 3, 6, 18</column>
<column name="col_outbuf_ce0">14, 3, 1, 3</column>
<column name="col_outbuf_ce1">9, 2, 1, 2</column>
<column name="col_outbuf_we0">9, 2, 1, 2</column>
<column name="col_outbuf_we1">9, 2, 1, 2</column>
<column name="row_outbuf_address0">14, 3, 6, 18</column>
<column name="row_outbuf_ce0">14, 3, 1, 3</column>
<column name="row_outbuf_ce1">9, 2, 1, 2</column>
<column name="row_outbuf_we0">9, 2, 1, 2</column>
<column name="row_outbuf_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 9, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 9, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, dct, return value</column>
</table>
</item>
</section>
</profile>
