

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Thu May 30 22:38:10 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    7|    7| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 7, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%period_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %period)"   --->   Operation 10 'read' 'period_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%max_duty_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %max_duty)"   --->   Operation 11 'read' 'max_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%min_duty_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %min_duty)"   --->   Operation 12 'read' 'min_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [6 x i16]* %m_V, i64 0, i64 0" [PWM/pwm.cpp:61]   --->   Operation 13 'getelementptr' 'm_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:61]   --->   Operation 14 'load' 'm_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 8.70>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %min_duty_read to i17" [PWM/pwm.cpp:46]   --->   Operation 15 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i16 %max_duty_read to i17" [PWM/pwm.cpp:47]   --->   Operation 16 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.07ns)   --->   "%i_op_assign = sub i17 %tmp_1_cast, %tmp_cast" [PWM/pwm.cpp:61]   --->   Operation 17 'sub' 'i_op_assign' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i17 %i_op_assign to i33" [PWM/pwm.cpp:61]   --->   Operation 18 'sext' 'OP1_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:61]   --->   Operation 19 'load' 'm_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i16 %m_V_load_1 to i33" [PWM/pwm.cpp:61]   --->   Operation 20 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (6.38ns)   --->   "%p_Val2_s = mul i33 %OP1_V_1_cast, %OP2_V_cast" [PWM/pwm.cpp:61]   --->   Operation 21 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i33 %p_Val2_s to i15" [PWM/pwm.cpp:61]   --->   Operation 22 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [6 x i16]* %m_V, i64 0, i64 1" [PWM/pwm.cpp:61]   --->   Operation 23 'getelementptr' 'm_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:61]   --->   Operation 24 'load' 'm_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_load = load i16* @acc, align 2" [PWM/pwm.cpp:66]   --->   Operation 25 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.42ns)   --->   "%tmp_9 = icmp ult i16 %acc_load, %max_duty_read" [PWM/pwm.cpp:66]   --->   Operation 26 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%tmp_s = icmp ult i16 %acc_load, %period_read" [PWM/pwm.cpp:69]   --->   Operation 27 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%tmp_13 = add i16 1, %acc_load" [PWM/pwm.cpp:69]   --->   Operation 28 'add' 'tmp_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%tmp_14 = select i1 %tmp_s, i16 %tmp_13, i16 0" [PWM/pwm.cpp:69]   --->   Operation 29 'select' 'tmp_14' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i16 %tmp_14, i16* @acc, align 2" [PWM/pwm.cpp:69]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.70>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %min_duty_read, i15 0)" [PWM/pwm.cpp:61]   --->   Operation 31 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i31 %tmp_6 to i33" [PWM/pwm.cpp:61]   --->   Operation 32 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.59ns)   --->   "%r_V_2 = add i33 %tmp_6_cast, %p_Val2_s" [PWM/pwm.cpp:61]   --->   Operation 33 'add' 'r_V_2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2, i32 32)" [PWM/pwm.cpp:61]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.31ns)   --->   "%tmp_1 = icmp eq i15 %tmp_39, 0" [PWM/pwm.cpp:61]   --->   Operation 35 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2, i32 15, i32 30)" [PWM/pwm.cpp:61]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.07ns)   --->   "%tmp_4 = add i16 1, %tmp_3" [PWM/pwm.cpp:61]   --->   Operation 37 'add' 'tmp_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_12 = select i1 %tmp_1, i16 %tmp_3, i16 %tmp_4" [PWM/pwm.cpp:61]   --->   Operation 38 'select' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_15 = select i1 %tmp, i16 %tmp_12, i16 %tmp_3" [PWM/pwm.cpp:61]   --->   Operation 39 'select' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:61]   --->   Operation 40 'load' 'm_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i16 %m_V_load_2 to i33" [PWM/pwm.cpp:61]   --->   Operation 41 'sext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i33 %OP1_V_1_cast, %OP2_V_1_cast" [PWM/pwm.cpp:61]   --->   Operation 42 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i33 %p_Val2_1 to i15" [PWM/pwm.cpp:61]   --->   Operation 43 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [6 x i16]* %m_V, i64 0, i64 2" [PWM/pwm.cpp:61]   --->   Operation 44 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:61]   --->   Operation 45 'load' 'm_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 46 [1/1] (2.42ns)   --->   "%tmp_7 = icmp ult i16 %acc_load, %min_duty_read" [PWM/pwm.cpp:66]   --->   Operation 46 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_17 = icmp ult i16 %acc_load, %tmp_15" [PWM/pwm.cpp:66]   --->   Operation 47 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 48 [1/1] (2.59ns)   --->   "%r_V_2_1 = add i33 %tmp_6_cast, %p_Val2_1" [PWM/pwm.cpp:61]   --->   Operation 48 'add' 'r_V_2_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_1, i32 32)" [PWM/pwm.cpp:61]   --->   Operation 49 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.31ns)   --->   "%tmp_12_1 = icmp eq i15 %tmp_41, 0" [PWM/pwm.cpp:61]   --->   Operation 50 'icmp' 'tmp_12_1' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_1, i32 15, i32 30)" [PWM/pwm.cpp:61]   --->   Operation 51 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.07ns)   --->   "%tmp_20 = add i16 1, %tmp_19" [PWM/pwm.cpp:61]   --->   Operation 52 'add' 'tmp_20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_1)   --->   "%tmp_21 = select i1 %tmp_12_1, i16 %tmp_19, i16 %tmp_20" [PWM/pwm.cpp:61]   --->   Operation 53 'select' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_1)   --->   "%tmp_22 = select i1 %tmp_40, i16 %tmp_21, i16 %tmp_19" [PWM/pwm.cpp:61]   --->   Operation 54 'select' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:61]   --->   Operation 55 'load' 'm_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i16 %m_V_load_3 to i33" [PWM/pwm.cpp:61]   --->   Operation 56 'sext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (6.38ns)   --->   "%p_Val2_s_4 = mul i33 %OP1_V_1_cast, %OP2_V_2_cast" [PWM/pwm.cpp:61]   --->   Operation 57 'mul' 'p_Val2_s_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i33 %p_Val2_s_4 to i15" [PWM/pwm.cpp:61]   --->   Operation 58 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [6 x i16]* %m_V, i64 0, i64 3" [PWM/pwm.cpp:61]   --->   Operation 59 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:61]   --->   Operation 60 'load' 'm_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 61 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_17_1 = icmp ult i16 %acc_load, %tmp_22" [PWM/pwm.cpp:66]   --->   Operation 61 'icmp' 'tmp_17_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 62 [1/1] (2.59ns)   --->   "%r_V_2_2 = add i33 %tmp_6_cast, %p_Val2_s_4" [PWM/pwm.cpp:61]   --->   Operation 62 'add' 'r_V_2_2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_2)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_2, i32 32)" [PWM/pwm.cpp:61]   --->   Operation 63 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.31ns)   --->   "%tmp_12_2 = icmp eq i15 %tmp_43, 0" [PWM/pwm.cpp:61]   --->   Operation 64 'icmp' 'tmp_12_2' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_2, i32 15, i32 30)" [PWM/pwm.cpp:61]   --->   Operation 65 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.07ns)   --->   "%tmp_24 = add i16 1, %tmp_23" [PWM/pwm.cpp:61]   --->   Operation 66 'add' 'tmp_24' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_2)   --->   "%tmp_25 = select i1 %tmp_12_2, i16 %tmp_23, i16 %tmp_24" [PWM/pwm.cpp:61]   --->   Operation 67 'select' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_2)   --->   "%tmp_26 = select i1 %tmp_42, i16 %tmp_25, i16 %tmp_23" [PWM/pwm.cpp:61]   --->   Operation 68 'select' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:61]   --->   Operation 69 'load' 'm_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i16 %m_V_load_4 to i33" [PWM/pwm.cpp:61]   --->   Operation 70 'sext' 'OP2_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (6.38ns)   --->   "%p_Val2_3 = mul i33 %OP1_V_1_cast, %OP2_V_3_cast" [PWM/pwm.cpp:61]   --->   Operation 71 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i33 %p_Val2_3 to i15" [PWM/pwm.cpp:61]   --->   Operation 72 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [6 x i16]* %m_V, i64 0, i64 4" [PWM/pwm.cpp:61]   --->   Operation 73 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:61]   --->   Operation 74 'load' 'm_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 75 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_17_2 = icmp ult i16 %acc_load, %tmp_26" [PWM/pwm.cpp:66]   --->   Operation 75 'icmp' 'tmp_17_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.70>
ST_6 : Operation 76 [1/1] (2.59ns)   --->   "%r_V_2_3 = add i33 %tmp_6_cast, %p_Val2_3" [PWM/pwm.cpp:61]   --->   Operation 76 'add' 'r_V_2_3' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_3)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_3, i32 32)" [PWM/pwm.cpp:61]   --->   Operation 77 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.31ns)   --->   "%tmp_12_3 = icmp eq i15 %tmp_45, 0" [PWM/pwm.cpp:61]   --->   Operation 78 'icmp' 'tmp_12_3' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_3, i32 15, i32 30)" [PWM/pwm.cpp:61]   --->   Operation 79 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.07ns)   --->   "%tmp_28 = add i16 1, %tmp_27" [PWM/pwm.cpp:61]   --->   Operation 80 'add' 'tmp_28' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_3)   --->   "%tmp_29 = select i1 %tmp_12_3, i16 %tmp_27, i16 %tmp_28" [PWM/pwm.cpp:61]   --->   Operation 81 'select' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_3)   --->   "%tmp_30 = select i1 %tmp_44, i16 %tmp_29, i16 %tmp_27" [PWM/pwm.cpp:61]   --->   Operation 82 'select' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:61]   --->   Operation 83 'load' 'm_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = sext i16 %m_V_load_5 to i33" [PWM/pwm.cpp:61]   --->   Operation 84 'sext' 'OP2_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (6.38ns)   --->   "%p_Val2_4 = mul i33 %OP1_V_1_cast, %OP2_V_4_cast" [PWM/pwm.cpp:61]   --->   Operation 85 'mul' 'p_Val2_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i33 %p_Val2_4 to i15" [PWM/pwm.cpp:61]   --->   Operation 86 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [6 x i16]* %m_V, i64 0, i64 5" [PWM/pwm.cpp:61]   --->   Operation 87 'getelementptr' 'm_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (2.32ns)   --->   "%m_V_load_6 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:61]   --->   Operation 88 'load' 'm_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 89 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_17_3 = icmp ult i16 %acc_load, %tmp_30" [PWM/pwm.cpp:66]   --->   Operation 89 'icmp' 'tmp_17_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.70>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [6 x i16]* %m_V, i64 0, i64 6" [PWM/pwm.cpp:58]   --->   Operation 90 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:58]   --->   Operation 91 'load' 'm_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 92 [1/1] (2.59ns)   --->   "%r_V_2_4 = add i33 %tmp_6_cast, %p_Val2_4" [PWM/pwm.cpp:61]   --->   Operation 92 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_4)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_4, i32 32)" [PWM/pwm.cpp:61]   --->   Operation 93 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.31ns)   --->   "%tmp_12_4 = icmp eq i15 %tmp_47, 0" [PWM/pwm.cpp:61]   --->   Operation 94 'icmp' 'tmp_12_4' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_4, i32 15, i32 30)" [PWM/pwm.cpp:61]   --->   Operation 95 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.07ns)   --->   "%tmp_32 = add i16 1, %tmp_31" [PWM/pwm.cpp:61]   --->   Operation 96 'add' 'tmp_32' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_4)   --->   "%tmp_33 = select i1 %tmp_12_4, i16 %tmp_31, i16 %tmp_32" [PWM/pwm.cpp:61]   --->   Operation 97 'select' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_4)   --->   "%tmp_34 = select i1 %tmp_46, i16 %tmp_33, i16 %tmp_31" [PWM/pwm.cpp:61]   --->   Operation 98 'select' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (2.32ns)   --->   "%m_V_load_6 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:61]   --->   Operation 99 'load' 'm_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i16 %m_V_load_6 to i33" [PWM/pwm.cpp:61]   --->   Operation 100 'sext' 'OP2_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (6.38ns)   --->   "%p_Val2_5 = mul i33 %OP1_V_1_cast, %OP2_V_5_cast" [PWM/pwm.cpp:61]   --->   Operation 101 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i33 %p_Val2_5 to i15" [PWM/pwm.cpp:61]   --->   Operation 102 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_17_4 = icmp ult i16 %acc_load, %tmp_34" [PWM/pwm.cpp:66]   --->   Operation 103 'icmp' 'tmp_17_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.07>
ST_8 : Operation 104 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:58]   --->   Operation 104 'load' 'm_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%OP1_V_cast1 = sext i16 %m_V_load to i19" [PWM/pwm.cpp:58]   --->   Operation 105 'sext' 'OP1_V_cast1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %m_V_load, i2 0)" [PWM/pwm.cpp:58]   --->   Operation 106 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i18 %p_shl to i19" [PWM/pwm.cpp:58]   --->   Operation 107 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.13ns)   --->   "%r_V = sub i19 %p_shl_cast, %OP1_V_cast1" [PWM/pwm.cpp:58]   --->   Operation 108 'sub' 'r_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (2.43ns)   --->   "%tmp_5 = icmp sgt i19 %r_V, 32768" [PWM/pwm.cpp:58]   --->   Operation 109 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (2.59ns)   --->   "%r_V_2_5 = add i33 %tmp_6_cast, %p_Val2_5" [PWM/pwm.cpp:61]   --->   Operation 110 'add' 'r_V_2_5' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_5)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2_5, i32 32)" [PWM/pwm.cpp:61]   --->   Operation 111 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (2.31ns)   --->   "%tmp_12_5 = icmp eq i15 %tmp_49, 0" [PWM/pwm.cpp:61]   --->   Operation 112 'icmp' 'tmp_12_5' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2_5, i32 15, i32 30)" [PWM/pwm.cpp:61]   --->   Operation 113 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (2.07ns)   --->   "%tmp_36 = add i16 1, %tmp_35" [PWM/pwm.cpp:61]   --->   Operation 114 'add' 'tmp_36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_5)   --->   "%tmp_37 = select i1 %tmp_12_5, i16 %tmp_35, i16 %tmp_36" [PWM/pwm.cpp:61]   --->   Operation 115 'select' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_5)   --->   "%tmp_38 = select i1 %tmp_48, i16 %tmp_37, i16 %tmp_35" [PWM/pwm.cpp:61]   --->   Operation 116 'select' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%out_p_V_load = load i6* @out_p_V, align 1" [PWM/pwm.cpp:66]   --->   Operation 117 'load' 'out_p_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_50 = trunc i6 %out_p_V_load to i1" [PWM/pwm.cpp:66]   --->   Operation 118 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_20_s = and i1 %tmp_50, %tmp_17" [PWM/pwm.cpp:66]   --->   Operation 119 'and' 'tmp_20_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_2 = or i1 %tmp_20_s, %tmp_7" [PWM/pwm.cpp:66]   --->   Operation 120 'or' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_0_trunc = and i1 %tmp_2, %tmp_9" [PWM/pwm.cpp:66]   --->   Operation 121 'and' 'p_Repl2_0_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 1)" [PWM/pwm.cpp:66]   --->   Operation 122 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_20_1 = and i1 %tmp_51, %tmp_17_1" [PWM/pwm.cpp:66]   --->   Operation 123 'and' 'tmp_20_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_8 = or i1 %tmp_20_1, %tmp_7" [PWM/pwm.cpp:66]   --->   Operation 124 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = and i1 %tmp_8, %tmp_9" [PWM/pwm.cpp:66]   --->   Operation 125 'and' 'p_Repl2_1_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 2)" [PWM/pwm.cpp:66]   --->   Operation 126 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_20_2 = and i1 %tmp_52, %tmp_17_2" [PWM/pwm.cpp:66]   --->   Operation 127 'and' 'tmp_20_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_10 = or i1 %tmp_20_2, %tmp_7" [PWM/pwm.cpp:66]   --->   Operation 128 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_2_trunc = and i1 %tmp_10, %tmp_9" [PWM/pwm.cpp:66]   --->   Operation 129 'and' 'p_Repl2_2_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 3)" [PWM/pwm.cpp:66]   --->   Operation 130 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_20_3 = and i1 %tmp_53, %tmp_17_3" [PWM/pwm.cpp:66]   --->   Operation 131 'and' 'tmp_20_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_11 = or i1 %tmp_20_3, %tmp_7" [PWM/pwm.cpp:66]   --->   Operation 132 'or' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc = and i1 %tmp_11, %tmp_9" [PWM/pwm.cpp:66]   --->   Operation 133 'and' 'p_Repl2_3_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 4)" [PWM/pwm.cpp:66]   --->   Operation 134 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_20_4 = and i1 %tmp_54, %tmp_17_4" [PWM/pwm.cpp:66]   --->   Operation 135 'and' 'tmp_20_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_16 = or i1 %tmp_20_4, %tmp_7" [PWM/pwm.cpp:66]   --->   Operation 136 'or' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_4_trunc = and i1 %tmp_16, %tmp_9" [PWM/pwm.cpp:66]   --->   Operation 137 'and' 'p_Repl2_4_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_17_5 = icmp ult i16 %acc_load, %tmp_38" [PWM/pwm.cpp:66]   --->   Operation 138 'icmp' 'tmp_17_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 5)" [PWM/pwm.cpp:66]   --->   Operation 139 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_20_5 = and i1 %tmp_55, %tmp_17_5" [PWM/pwm.cpp:66]   --->   Operation 140 'and' 'tmp_20_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_18 = or i1 %tmp_20_5, %tmp_7" [PWM/pwm.cpp:66]   --->   Operation 141 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_5_trunc = and i1 %tmp_18, %tmp_9" [PWM/pwm.cpp:66]   --->   Operation 142 'and' 'p_Repl2_5_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.18>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %min_duty), !map !69"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %max_duty), !map !75"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %period), !map !79"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %m_V), !map !83"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_V), !map !89"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"   --->   Operation 148 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %min_duty, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [PWM/pwm.cpp:46]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %max_duty, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [PWM/pwm.cpp:47]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %period, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [PWM/pwm.cpp:48]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %m_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 152 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [PWM/pwm.cpp:50]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [PWM/pwm.cpp:51]   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PWM/pwm.cpp:52]   --->   Operation 156 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_4_5 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1(i1 %p_Repl2_5_trunc, i1 %p_Repl2_4_trunc, i1 %p_Repl2_3_trunc, i1 %p_Repl2_2_trunc, i1 %p_Repl2_1_trunc, i1 %p_Repl2_0_trunc)" [PWM/pwm.cpp:66]   --->   Operation 157 'bitconcatenate' 'p_Result_4_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "store i6 %p_Result_4_5, i6* @out_p_V, align 1" [PWM/pwm.cpp:66]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (1.18ns)   --->   "%p_2 = select i1 %tmp_5, i6 0, i6 %p_Result_4_5" [PWM/pwm.cpp:71]   --->   Operation 159 'select' 'p_2' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %out_V, i6 %p_2)" [PWM/pwm.cpp:71]   --->   Operation 160 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "ret void" [PWM/pwm.cpp:73]   --->   Operation 161 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_duty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_duty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ period]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_p_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
period_read     (read          ) [ 0010000000]
max_duty_read   (read          ) [ 0010000000]
min_duty_read   (read          ) [ 0011000000]
m_V_addr_1      (getelementptr ) [ 0010000000]
tmp_cast        (zext          ) [ 0000000000]
tmp_1_cast      (zext          ) [ 0000000000]
i_op_assign     (sub           ) [ 0000000000]
OP1_V_1_cast    (sext          ) [ 0001111100]
m_V_load_1      (load          ) [ 0000000000]
OP2_V_cast      (sext          ) [ 0000000000]
p_Val2_s        (mul           ) [ 0001000000]
tmp_39          (trunc         ) [ 0001000000]
m_V_addr_2      (getelementptr ) [ 0001000000]
acc_load        (load          ) [ 0101111110]
tmp_9           (icmp          ) [ 0101111110]
tmp_s           (icmp          ) [ 0000000000]
tmp_13          (add           ) [ 0000000000]
tmp_14          (select        ) [ 0000000000]
StgValue_30     (store         ) [ 0000000000]
tmp_6           (bitconcatenate) [ 0000000000]
tmp_6_cast      (zext          ) [ 0100111110]
r_V_2           (add           ) [ 0000000000]
tmp             (bitselect     ) [ 0000000000]
tmp_1           (icmp          ) [ 0000000000]
tmp_3           (partselect    ) [ 0000000000]
tmp_4           (add           ) [ 0000000000]
tmp_12          (select        ) [ 0000000000]
tmp_15          (select        ) [ 0000000000]
m_V_load_2      (load          ) [ 0000000000]
OP2_V_1_cast    (sext          ) [ 0000000000]
p_Val2_1        (mul           ) [ 0000100000]
tmp_41          (trunc         ) [ 0000100000]
m_V_addr_3      (getelementptr ) [ 0000100000]
tmp_7           (icmp          ) [ 0100111110]
tmp_17          (icmp          ) [ 0100111110]
r_V_2_1         (add           ) [ 0000000000]
tmp_40          (bitselect     ) [ 0000000000]
tmp_12_1        (icmp          ) [ 0000000000]
tmp_19          (partselect    ) [ 0000000000]
tmp_20          (add           ) [ 0000000000]
tmp_21          (select        ) [ 0000000000]
tmp_22          (select        ) [ 0000000000]
m_V_load_3      (load          ) [ 0000000000]
OP2_V_2_cast    (sext          ) [ 0000000000]
p_Val2_s_4      (mul           ) [ 0000010000]
tmp_43          (trunc         ) [ 0000010000]
m_V_addr_4      (getelementptr ) [ 0000010000]
tmp_17_1        (icmp          ) [ 0100011110]
r_V_2_2         (add           ) [ 0000000000]
tmp_42          (bitselect     ) [ 0000000000]
tmp_12_2        (icmp          ) [ 0000000000]
tmp_23          (partselect    ) [ 0000000000]
tmp_24          (add           ) [ 0000000000]
tmp_25          (select        ) [ 0000000000]
tmp_26          (select        ) [ 0000000000]
m_V_load_4      (load          ) [ 0000000000]
OP2_V_3_cast    (sext          ) [ 0000000000]
p_Val2_3        (mul           ) [ 0000001000]
tmp_45          (trunc         ) [ 0000001000]
m_V_addr_5      (getelementptr ) [ 0000001000]
tmp_17_2        (icmp          ) [ 0100001110]
r_V_2_3         (add           ) [ 0000000000]
tmp_44          (bitselect     ) [ 0000000000]
tmp_12_3        (icmp          ) [ 0000000000]
tmp_27          (partselect    ) [ 0000000000]
tmp_28          (add           ) [ 0000000000]
tmp_29          (select        ) [ 0000000000]
tmp_30          (select        ) [ 0000000000]
m_V_load_5      (load          ) [ 0000000000]
OP2_V_4_cast    (sext          ) [ 0000000000]
p_Val2_4        (mul           ) [ 0000000100]
tmp_47          (trunc         ) [ 0000000100]
m_V_addr_6      (getelementptr ) [ 0000000100]
tmp_17_3        (icmp          ) [ 0100000110]
m_V_addr        (getelementptr ) [ 0100000010]
r_V_2_4         (add           ) [ 0000000000]
tmp_46          (bitselect     ) [ 0000000000]
tmp_12_4        (icmp          ) [ 0000000000]
tmp_31          (partselect    ) [ 0000000000]
tmp_32          (add           ) [ 0000000000]
tmp_33          (select        ) [ 0000000000]
tmp_34          (select        ) [ 0000000000]
m_V_load_6      (load          ) [ 0000000000]
OP2_V_5_cast    (sext          ) [ 0000000000]
p_Val2_5        (mul           ) [ 0100000010]
tmp_49          (trunc         ) [ 0100000010]
tmp_17_4        (icmp          ) [ 0100000010]
m_V_load        (load          ) [ 0000000000]
OP1_V_cast1     (sext          ) [ 0000000000]
p_shl           (bitconcatenate) [ 0000000000]
p_shl_cast      (sext          ) [ 0000000000]
r_V             (sub           ) [ 0000000000]
tmp_5           (icmp          ) [ 0010000001]
r_V_2_5         (add           ) [ 0000000000]
tmp_48          (bitselect     ) [ 0000000000]
tmp_12_5        (icmp          ) [ 0000000000]
tmp_35          (partselect    ) [ 0000000000]
tmp_36          (add           ) [ 0000000000]
tmp_37          (select        ) [ 0000000000]
tmp_38          (select        ) [ 0000000000]
out_p_V_load    (load          ) [ 0000000000]
tmp_50          (trunc         ) [ 0000000000]
tmp_20_s        (and           ) [ 0000000000]
tmp_2           (or            ) [ 0000000000]
p_Repl2_0_trunc (and           ) [ 0010000001]
tmp_51          (bitselect     ) [ 0000000000]
tmp_20_1        (and           ) [ 0000000000]
tmp_8           (or            ) [ 0000000000]
p_Repl2_1_trunc (and           ) [ 0010000001]
tmp_52          (bitselect     ) [ 0000000000]
tmp_20_2        (and           ) [ 0000000000]
tmp_10          (or            ) [ 0000000000]
p_Repl2_2_trunc (and           ) [ 0010000001]
tmp_53          (bitselect     ) [ 0000000000]
tmp_20_3        (and           ) [ 0000000000]
tmp_11          (or            ) [ 0000000000]
p_Repl2_3_trunc (and           ) [ 0010000001]
tmp_54          (bitselect     ) [ 0000000000]
tmp_20_4        (and           ) [ 0000000000]
tmp_16          (or            ) [ 0000000000]
p_Repl2_4_trunc (and           ) [ 0010000001]
tmp_17_5        (icmp          ) [ 0000000000]
tmp_55          (bitselect     ) [ 0000000000]
tmp_20_5        (and           ) [ 0000000000]
tmp_18          (or            ) [ 0000000000]
p_Repl2_5_trunc (and           ) [ 0010000001]
StgValue_143    (specbitsmap   ) [ 0000000000]
StgValue_144    (specbitsmap   ) [ 0000000000]
StgValue_145    (specbitsmap   ) [ 0000000000]
StgValue_146    (specbitsmap   ) [ 0000000000]
StgValue_147    (specbitsmap   ) [ 0000000000]
StgValue_148    (spectopmodule ) [ 0000000000]
StgValue_149    (specinterface ) [ 0000000000]
StgValue_150    (specinterface ) [ 0000000000]
StgValue_151    (specinterface ) [ 0000000000]
empty           (specmemcore   ) [ 0000000000]
StgValue_153    (specinterface ) [ 0000000000]
StgValue_154    (specinterface ) [ 0000000000]
StgValue_155    (specinterface ) [ 0000000000]
StgValue_156    (specpipeline  ) [ 0000000000]
p_Result_4_5    (bitconcatenate) [ 0000000000]
StgValue_158    (store         ) [ 0000000000]
p_2             (select        ) [ 0000000000]
StgValue_160    (write         ) [ 0000000000]
StgValue_161    (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_duty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_duty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_duty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_duty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="period">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_p_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_p_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="period_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="max_duty_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_duty_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="min_duty_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_duty_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_160_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_160/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="m_V_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load_1/1 m_V_load_2/2 m_V_load_3/3 m_V_load_4/4 m_V_load_5/5 m_V_load_6/6 m_V_load/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="m_V_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_V_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="m_V_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="m_V_addr_5_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="m_V_addr_6_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_6/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_1_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_op_assign_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="OP1_V_1_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="0"/>
<pin id="207" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="OP2_V_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_39_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="33" slack="0"/>
<pin id="215" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="acc_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_9_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_13_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_14_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="StgValue_30_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="2"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_6_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="0"/>
<pin id="259" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="r_V_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="0" index="1" bw="33" slack="1"/>
<pin id="264" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="33" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="1"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="33" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_12_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="16" slack="0"/>
<pin id="299" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_15_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="16" slack="0"/>
<pin id="307" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="OP2_V_1_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_41_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="33" slack="0"/>
<pin id="317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="0" index="1" bw="16" slack="2"/>
<pin id="321" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_17_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="r_V_2_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="1"/>
<pin id="329" dir="0" index="1" bw="33" slack="1"/>
<pin id="330" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_40_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="33" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_12_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="1"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_19_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="33" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_20_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_21_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_22_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="OP2_V_2_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_43_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="33" slack="0"/>
<pin id="382" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_17_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="2"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="r_V_2_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="2"/>
<pin id="390" dir="0" index="1" bw="33" slack="1"/>
<pin id="391" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_2/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_42_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="33" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_12_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="15" slack="1"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_2/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_23_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="33" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_24_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_25_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="0" index="2" bw="16" slack="0"/>
<pin id="425" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_26_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="0" index="2" bw="16" slack="0"/>
<pin id="433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="OP2_V_3_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3_cast/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_45_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="33" slack="0"/>
<pin id="443" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_17_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="3"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_2/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r_V_2_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="3"/>
<pin id="451" dir="0" index="1" bw="33" slack="1"/>
<pin id="452" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_3/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_44_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="33" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_12_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_3/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_27_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="33" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_28_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_29_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="0" index="2" bw="16" slack="0"/>
<pin id="486" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_30_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="16" slack="0"/>
<pin id="494" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="OP2_V_4_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4_cast/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_47_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="33" slack="0"/>
<pin id="504" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_17_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="4"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_3/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="r_V_2_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="4"/>
<pin id="512" dir="0" index="1" bw="33" slack="1"/>
<pin id="513" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_4/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_46_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="33" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_12_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_4/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_31_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="33" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_32_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_33_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="16" slack="0"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_34_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="0" index="2" bw="16" slack="0"/>
<pin id="555" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="OP2_V_5_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5_cast/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_49_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="33" slack="0"/>
<pin id="565" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_17_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="5"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_4/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="OP1_V_cast1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast1/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_shl_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_shl_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="18" slack="0"/>
<pin id="585" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="r_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="0"/>
<pin id="595" dir="0" index="1" bw="17" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="r_V_2_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="5"/>
<pin id="601" dir="0" index="1" bw="33" slack="1"/>
<pin id="602" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2_5/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_48_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="33" slack="0"/>
<pin id="606" dir="0" index="2" bw="7" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_12_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="1"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_5/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_35_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="33" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_36_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_37_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="0"/>
<pin id="635" dir="0" index="2" bw="16" slack="0"/>
<pin id="636" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_38_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="0" index="2" bw="16" slack="0"/>
<pin id="644" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="out_p_V_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_p_V_load/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_50_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_20_s_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="5"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_s/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="5"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Repl2_0_trunc_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="6"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_0_trunc/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_51_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="6" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_20_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="4"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_1/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_8_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="5"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Repl2_1_trunc_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="6"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_1_trunc/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_52_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="6" slack="0"/>
<pin id="697" dir="0" index="2" bw="3" slack="0"/>
<pin id="698" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_20_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="3"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_2/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_10_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="5"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_Repl2_2_trunc_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="6"/>
<pin id="715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_2_trunc/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_53_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="6" slack="0"/>
<pin id="720" dir="0" index="2" bw="3" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_20_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="2"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_3/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_11_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="5"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Repl2_3_trunc_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="6"/>
<pin id="738" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_3_trunc/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_54_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="6" slack="0"/>
<pin id="743" dir="0" index="2" bw="4" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_20_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="1"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_4/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_16_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="5"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_Repl2_4_trunc_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="6"/>
<pin id="761" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_4_trunc/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_17_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="6"/>
<pin id="765" dir="0" index="1" bw="16" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_5/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_55_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="0" index="2" bw="4" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_20_5_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_5/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_18_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="5"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="p_Repl2_5_trunc_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="6"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_5_trunc/8 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_Result_4_5_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="1"/>
<pin id="795" dir="0" index="2" bw="1" slack="1"/>
<pin id="796" dir="0" index="3" bw="1" slack="1"/>
<pin id="797" dir="0" index="4" bw="1" slack="1"/>
<pin id="798" dir="0" index="5" bw="1" slack="1"/>
<pin id="799" dir="0" index="6" bw="1" slack="1"/>
<pin id="800" dir="1" index="7" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4_5/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="StgValue_158_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="0"/>
<pin id="804" dir="0" index="1" bw="6" slack="0"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/9 "/>
</bind>
</comp>

<comp id="816" class="1007" name="p_Val2_s_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="17" slack="0"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="823" class="1007" name="p_Val2_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="17" slack="1"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="829" class="1007" name="p_Val2_s_4_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="17" slack="2"/>
<pin id="831" dir="0" index="1" bw="16" slack="0"/>
<pin id="832" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_4/4 "/>
</bind>
</comp>

<comp id="835" class="1007" name="p_Val2_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="17" slack="3"/>
<pin id="837" dir="0" index="1" bw="16" slack="0"/>
<pin id="838" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="841" class="1007" name="p_Val2_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="17" slack="4"/>
<pin id="843" dir="0" index="1" bw="16" slack="0"/>
<pin id="844" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="847" class="1007" name="p_Val2_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="17" slack="5"/>
<pin id="849" dir="0" index="1" bw="16" slack="0"/>
<pin id="850" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="853" class="1005" name="period_read_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="1"/>
<pin id="855" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="period_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="max_duty_read_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_duty_read "/>
</bind>
</comp>

<comp id="864" class="1005" name="min_duty_read_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_duty_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="m_V_addr_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="1"/>
<pin id="873" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="OP1_V_1_cast_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="33" slack="1"/>
<pin id="878" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="885" class="1005" name="p_Val2_s_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="33" slack="1"/>
<pin id="887" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_39_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="15" slack="1"/>
<pin id="892" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="895" class="1005" name="m_V_addr_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="1"/>
<pin id="897" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="acc_load_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_load "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_9_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="6"/>
<pin id="913" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_6_cast_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="33" slack="1"/>
<pin id="923" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="930" class="1005" name="p_Val2_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="33" slack="1"/>
<pin id="932" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_41_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="15" slack="1"/>
<pin id="937" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="940" class="1005" name="m_V_addr_3_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="1"/>
<pin id="942" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_7_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="5"/>
<pin id="947" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_17_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="5"/>
<pin id="957" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="960" class="1005" name="p_Val2_s_4_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="33" slack="1"/>
<pin id="962" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_4 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_43_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="15" slack="1"/>
<pin id="967" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="970" class="1005" name="m_V_addr_4_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="1"/>
<pin id="972" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_17_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="4"/>
<pin id="977" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_17_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="p_Val2_3_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="33" slack="1"/>
<pin id="982" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_45_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="15" slack="1"/>
<pin id="987" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="990" class="1005" name="m_V_addr_5_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="1"/>
<pin id="992" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_5 "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_17_2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="3"/>
<pin id="997" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_17_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="p_Val2_4_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="33" slack="1"/>
<pin id="1002" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_47_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="15" slack="1"/>
<pin id="1007" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="m_V_addr_6_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="1"/>
<pin id="1012" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_6 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_17_3_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="2"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_3 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="m_V_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="3" slack="1"/>
<pin id="1022" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="p_Val2_5_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="33" slack="1"/>
<pin id="1027" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_49_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="15" slack="1"/>
<pin id="1032" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_17_4_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_4 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_5_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="1"/>
<pin id="1042" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="p_Repl2_0_trunc_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_0_trunc "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_Repl2_1_trunc_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1_trunc "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_Repl2_2_trunc_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2_trunc "/>
</bind>
</comp>

<comp id="1060" class="1005" name="p_Repl2_3_trunc_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_3_trunc "/>
</bind>
</comp>

<comp id="1065" class="1005" name="p_Repl2_4_trunc_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_4_trunc "/>
</bind>
</comp>

<comp id="1070" class="1005" name="p_Repl2_5_trunc_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_5_trunc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="98" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="193" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="133" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="216" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="225" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="261" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="279" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="274" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="279" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="266" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="279" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="133" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="303" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="327" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="344" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="339" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="344" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="331" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="360" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="344" pin="4"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="133" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="368" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="32" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="388" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="405" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="400" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="405" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="392" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="405" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="133" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="429" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="30" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="449" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="36" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="20" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="466" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="461" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="466" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="453" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="466" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="133" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="490" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="519"><net_src comp="28" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="30" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="26" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="32" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="510" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="36" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="541"><net_src comp="20" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="527" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="522" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="527" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="514" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="543" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="527" pin="4"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="133" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="551" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="133" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="48" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="133" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="50" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="571" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="52" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="608"><net_src comp="28" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="30" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="26" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="32" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="599" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="34" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="36" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="20" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="616" pin="4"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="611" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="616" pin="4"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="603" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="632" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="616" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="12" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="648" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="56" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="54" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="648" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="58" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="54" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="648" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="60" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="745"><net_src comp="54" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="648" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="62" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="640" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="54" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="648" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="64" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="763" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="801"><net_src comp="94" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="806"><net_src comp="792" pin="7"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="12" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="96" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="792" pin="7"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="820"><net_src comp="205" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="209" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="816" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="827"><net_src comp="311" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="828"><net_src comp="823" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="833"><net_src comp="376" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="834"><net_src comp="829" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="839"><net_src comp="437" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="840"><net_src comp="835" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="845"><net_src comp="498" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="846"><net_src comp="841" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="851"><net_src comp="559" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="852"><net_src comp="847" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="856"><net_src comp="100" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="861"><net_src comp="106" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="867"><net_src comp="112" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="874"><net_src comp="125" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="879"><net_src comp="205" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="888"><net_src comp="816" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="893"><net_src comp="213" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="898"><net_src comp="139" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="903"><net_src comp="216" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="914"><net_src comp="220" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="917"><net_src comp="911" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="918"><net_src comp="911" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="924"><net_src comp="257" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="933"><net_src comp="823" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="938"><net_src comp="315" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="943"><net_src comp="148" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="948"><net_src comp="318" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="952"><net_src comp="945" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="954"><net_src comp="945" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="958"><net_src comp="322" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="963"><net_src comp="829" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="968"><net_src comp="380" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="973"><net_src comp="157" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="978"><net_src comp="383" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="983"><net_src comp="835" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="988"><net_src comp="441" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="993"><net_src comp="166" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="998"><net_src comp="444" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1003"><net_src comp="841" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1008"><net_src comp="502" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1013"><net_src comp="175" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1018"><net_src comp="505" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1023"><net_src comp="184" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1028"><net_src comp="847" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1033"><net_src comp="563" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1038"><net_src comp="566" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1043"><net_src comp="593" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1048"><net_src comp="666" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="792" pin=6"/></net>

<net id="1053"><net_src comp="689" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="792" pin=5"/></net>

<net id="1058"><net_src comp="712" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="792" pin=4"/></net>

<net id="1063"><net_src comp="735" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="792" pin=3"/></net>

<net id="1068"><net_src comp="758" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="1073"><net_src comp="787" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="792" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {9 }
	Port: acc | {2 }
	Port: out_p_V | {9 }
 - Input state : 
	Port: pwm : min_duty | {1 }
	Port: pwm : max_duty | {1 }
	Port: pwm : period | {1 }
	Port: pwm : m_V | {1 2 3 4 5 6 7 8 }
	Port: pwm : acc | {2 }
	Port: pwm : out_p_V | {8 }
  - Chain level:
	State 1
		m_V_load_1 : 1
	State 2
		i_op_assign : 1
		OP1_V_1_cast : 2
		OP2_V_cast : 1
		p_Val2_s : 3
		tmp_39 : 4
		m_V_load_2 : 1
		tmp_9 : 1
		tmp_s : 1
		tmp_13 : 1
		tmp_14 : 2
		StgValue_30 : 3
	State 3
		tmp_6_cast : 1
		r_V_2 : 2
		tmp : 3
		tmp_3 : 3
		tmp_4 : 4
		tmp_12 : 5
		tmp_15 : 6
		OP2_V_1_cast : 1
		p_Val2_1 : 2
		tmp_41 : 3
		m_V_load_3 : 1
		tmp_17 : 7
	State 4
		tmp_40 : 1
		tmp_19 : 1
		tmp_20 : 2
		tmp_21 : 3
		tmp_22 : 4
		OP2_V_2_cast : 1
		p_Val2_s_4 : 2
		tmp_43 : 3
		m_V_load_4 : 1
		tmp_17_1 : 5
	State 5
		tmp_42 : 1
		tmp_23 : 1
		tmp_24 : 2
		tmp_25 : 3
		tmp_26 : 4
		OP2_V_3_cast : 1
		p_Val2_3 : 2
		tmp_45 : 3
		m_V_load_5 : 1
		tmp_17_2 : 5
	State 6
		tmp_44 : 1
		tmp_27 : 1
		tmp_28 : 2
		tmp_29 : 3
		tmp_30 : 4
		OP2_V_4_cast : 1
		p_Val2_4 : 2
		tmp_47 : 3
		m_V_load_6 : 1
		tmp_17_3 : 5
	State 7
		m_V_load : 1
		tmp_46 : 1
		tmp_31 : 1
		tmp_32 : 2
		tmp_33 : 3
		tmp_34 : 4
		OP2_V_5_cast : 1
		p_Val2_5 : 2
		tmp_49 : 3
		tmp_17_4 : 5
	State 8
		OP1_V_cast1 : 1
		p_shl : 1
		p_shl_cast : 2
		r_V : 3
		tmp_5 : 4
		tmp_48 : 1
		tmp_35 : 1
		tmp_36 : 2
		tmp_37 : 3
		tmp_38 : 4
		tmp_50 : 1
		tmp_20_s : 2
		tmp_2 : 2
		p_Repl2_0_trunc : 2
		tmp_51 : 1
		tmp_20_1 : 2
		tmp_8 : 2
		p_Repl2_1_trunc : 2
		tmp_52 : 1
		tmp_20_2 : 2
		tmp_10 : 2
		p_Repl2_2_trunc : 2
		tmp_53 : 1
		tmp_20_3 : 2
		tmp_11 : 2
		p_Repl2_3_trunc : 2
		tmp_54 : 1
		tmp_20_4 : 2
		tmp_16 : 2
		p_Repl2_4_trunc : 2
		tmp_17_5 : 5
		tmp_55 : 1
		tmp_20_5 : 6
		tmp_18 : 6
		p_Repl2_5_trunc : 6
	State 9
		StgValue_158 : 1
		p_2 : 1
		StgValue_160 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_13_fu_230       |    0    |    0    |    23   |
|          |        r_V_2_fu_261       |    0    |    0    |    40   |
|          |        tmp_4_fu_289       |    0    |    0    |    23   |
|          |       r_V_2_1_fu_327      |    0    |    0    |    40   |
|          |       tmp_20_fu_354       |    0    |    0    |    23   |
|          |       r_V_2_2_fu_388      |    0    |    0    |    40   |
|    add   |       tmp_24_fu_415       |    0    |    0    |    23   |
|          |       r_V_2_3_fu_449      |    0    |    0    |    40   |
|          |       tmp_28_fu_476       |    0    |    0    |    23   |
|          |       r_V_2_4_fu_510      |    0    |    0    |    40   |
|          |       tmp_32_fu_537       |    0    |    0    |    23   |
|          |       r_V_2_5_fu_599      |    0    |    0    |    40   |
|          |       tmp_36_fu_626       |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_14_fu_236       |    0    |    0    |    16   |
|          |       tmp_12_fu_295       |    0    |    0    |    16   |
|          |       tmp_15_fu_303       |    0    |    0    |    16   |
|          |       tmp_21_fu_360       |    0    |    0    |    16   |
|          |       tmp_22_fu_368       |    0    |    0    |    16   |
|          |       tmp_25_fu_421       |    0    |    0    |    16   |
|  select  |       tmp_26_fu_429       |    0    |    0    |    16   |
|          |       tmp_29_fu_482       |    0    |    0    |    16   |
|          |       tmp_30_fu_490       |    0    |    0    |    16   |
|          |       tmp_33_fu_543       |    0    |    0    |    16   |
|          |       tmp_34_fu_551       |    0    |    0    |    16   |
|          |       tmp_37_fu_632       |    0    |    0    |    16   |
|          |       tmp_38_fu_640       |    0    |    0    |    16   |
|          |         p_2_fu_808        |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_9_fu_220       |    0    |    0    |    13   |
|          |        tmp_s_fu_225       |    0    |    0    |    13   |
|          |        tmp_1_fu_274       |    0    |    0    |    13   |
|          |        tmp_7_fu_318       |    0    |    0    |    13   |
|          |       tmp_17_fu_322       |    0    |    0    |    13   |
|          |      tmp_12_1_fu_339      |    0    |    0    |    13   |
|          |      tmp_17_1_fu_383      |    0    |    0    |    13   |
|   icmp   |      tmp_12_2_fu_400      |    0    |    0    |    13   |
|          |      tmp_17_2_fu_444      |    0    |    0    |    13   |
|          |      tmp_12_3_fu_461      |    0    |    0    |    13   |
|          |      tmp_17_3_fu_505      |    0    |    0    |    13   |
|          |      tmp_12_4_fu_522      |    0    |    0    |    13   |
|          |      tmp_17_4_fu_566      |    0    |    0    |    13   |
|          |        tmp_5_fu_593       |    0    |    0    |    18   |
|          |      tmp_12_5_fu_611      |    0    |    0    |    13   |
|          |      tmp_17_5_fu_763      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |     i_op_assign_fu_199    |    0    |    0    |    23   |
|          |         r_V_fu_587        |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_20_s_fu_656      |    0    |    0    |    2    |
|          |   p_Repl2_0_trunc_fu_666  |    0    |    0    |    2    |
|          |      tmp_20_1_fu_679      |    0    |    0    |    2    |
|          |   p_Repl2_1_trunc_fu_689  |    0    |    0    |    2    |
|          |      tmp_20_2_fu_702      |    0    |    0    |    2    |
|    and   |   p_Repl2_2_trunc_fu_712  |    0    |    0    |    2    |
|          |      tmp_20_3_fu_725      |    0    |    0    |    2    |
|          |   p_Repl2_3_trunc_fu_735  |    0    |    0    |    2    |
|          |      tmp_20_4_fu_748      |    0    |    0    |    2    |
|          |   p_Repl2_4_trunc_fu_758  |    0    |    0    |    2    |
|          |      tmp_20_5_fu_776      |    0    |    0    |    2    |
|          |   p_Repl2_5_trunc_fu_787  |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_661       |    0    |    0    |    2    |
|          |        tmp_8_fu_684       |    0    |    0    |    2    |
|    or    |       tmp_10_fu_707       |    0    |    0    |    2    |
|          |       tmp_11_fu_730       |    0    |    0    |    2    |
|          |       tmp_16_fu_753       |    0    |    0    |    2    |
|          |       tmp_18_fu_782       |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_s_fu_816      |    1    |    0    |    0    |
|          |      p_Val2_1_fu_823      |    1    |    0    |    0    |
|    mul   |     p_Val2_s_4_fu_829     |    1    |    0    |    0    |
|          |      p_Val2_3_fu_835      |    1    |    0    |    0    |
|          |      p_Val2_4_fu_841      |    1    |    0    |    0    |
|          |      p_Val2_5_fu_847      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  period_read_read_fu_100  |    0    |    0    |    0    |
|   read   | max_duty_read_read_fu_106 |    0    |    0    |    0    |
|          | min_duty_read_read_fu_112 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_160_write_fu_118 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_cast_fu_193      |    0    |    0    |    0    |
|   zext   |     tmp_1_cast_fu_196     |    0    |    0    |    0    |
|          |     tmp_6_cast_fu_257     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    OP1_V_1_cast_fu_205    |    0    |    0    |    0    |
|          |     OP2_V_cast_fu_209     |    0    |    0    |    0    |
|          |    OP2_V_1_cast_fu_311    |    0    |    0    |    0    |
|          |    OP2_V_2_cast_fu_376    |    0    |    0    |    0    |
|   sext   |    OP2_V_3_cast_fu_437    |    0    |    0    |    0    |
|          |    OP2_V_4_cast_fu_498    |    0    |    0    |    0    |
|          |    OP2_V_5_cast_fu_559    |    0    |    0    |    0    |
|          |     OP1_V_cast1_fu_571    |    0    |    0    |    0    |
|          |     p_shl_cast_fu_583     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_39_fu_213       |    0    |    0    |    0    |
|          |       tmp_41_fu_315       |    0    |    0    |    0    |
|          |       tmp_43_fu_380       |    0    |    0    |    0    |
|   trunc  |       tmp_45_fu_441       |    0    |    0    |    0    |
|          |       tmp_47_fu_502       |    0    |    0    |    0    |
|          |       tmp_49_fu_563       |    0    |    0    |    0    |
|          |       tmp_50_fu_652       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_250       |    0    |    0    |    0    |
|bitconcatenate|        p_shl_fu_575       |    0    |    0    |    0    |
|          |    p_Result_4_5_fu_792    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_266        |    0    |    0    |    0    |
|          |       tmp_40_fu_331       |    0    |    0    |    0    |
|          |       tmp_42_fu_392       |    0    |    0    |    0    |
|          |       tmp_44_fu_453       |    0    |    0    |    0    |
|          |       tmp_46_fu_514       |    0    |    0    |    0    |
| bitselect|       tmp_48_fu_603       |    0    |    0    |    0    |
|          |       tmp_51_fu_671       |    0    |    0    |    0    |
|          |       tmp_52_fu_694       |    0    |    0    |    0    |
|          |       tmp_53_fu_717       |    0    |    0    |    0    |
|          |       tmp_54_fu_740       |    0    |    0    |    0    |
|          |       tmp_55_fu_768       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_279       |    0    |    0    |    0    |
|          |       tmp_19_fu_344       |    0    |    0    |    0    |
|partselect|       tmp_23_fu_405       |    0    |    0    |    0    |
|          |       tmp_27_fu_466       |    0    |    0    |    0    |
|          |       tmp_31_fu_527       |    0    |    0    |    0    |
|          |       tmp_35_fu_616       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    6    |    0    |   912   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OP1_V_1_cast_reg_876  |   33   |
|    acc_load_reg_900    |   16   |
|   m_V_addr_1_reg_871   |    3   |
|   m_V_addr_2_reg_895   |    3   |
|   m_V_addr_3_reg_940   |    3   |
|   m_V_addr_4_reg_970   |    3   |
|   m_V_addr_5_reg_990   |    3   |
|   m_V_addr_6_reg_1010  |    3   |
|    m_V_addr_reg_1020   |    3   |
|  max_duty_read_reg_858 |   16   |
|  min_duty_read_reg_864 |   16   |
|p_Repl2_0_trunc_reg_1045|    1   |
|p_Repl2_1_trunc_reg_1050|    1   |
|p_Repl2_2_trunc_reg_1055|    1   |
|p_Repl2_3_trunc_reg_1060|    1   |
|p_Repl2_4_trunc_reg_1065|    1   |
|p_Repl2_5_trunc_reg_1070|    1   |
|    p_Val2_1_reg_930    |   33   |
|    p_Val2_3_reg_980    |   33   |
|    p_Val2_4_reg_1000   |   33   |
|    p_Val2_5_reg_1025   |   33   |
|   p_Val2_s_4_reg_960   |   33   |
|    p_Val2_s_reg_885    |   33   |
|   period_read_reg_853  |   16   |
|    tmp_17_1_reg_975    |    1   |
|    tmp_17_2_reg_995    |    1   |
|    tmp_17_3_reg_1015   |    1   |
|    tmp_17_4_reg_1035   |    1   |
|     tmp_17_reg_955     |    1   |
|     tmp_39_reg_890     |   15   |
|     tmp_41_reg_935     |   15   |
|     tmp_43_reg_965     |   15   |
|     tmp_45_reg_985     |   15   |
|     tmp_47_reg_1005    |   15   |
|     tmp_49_reg_1030    |   15   |
|     tmp_5_reg_1040     |    1   |
|   tmp_6_cast_reg_921   |   33   |
|      tmp_7_reg_945     |    1   |
|      tmp_9_reg_911     |    1   |
+------------------------+--------+
|          Total         |   453  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |  14  |   3  |   42   ||    59   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  2.1496 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   912  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   59   |
|  Register |    -   |    -   |   453  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   453  |   971  |
+-----------+--------+--------+--------+--------+
