INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.sim/sim_1/synth/timing/xsim/tb_connect_UART_RX_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_connect_UART_RX_0_0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module glbl
