[{"chunk_id": "info_a94a5e", "title": "EC60204: Digital Vlsi Circuits - Quick Facts", "text": "EC60204\nCourse name | Digital Vlsi Circuits\nOffered by | Electronics & Electrical Communication Engineering\nCredits | 4\nL-T-P | 3-1-0\nPrevious Year Grade Distribution\n6 12 5 2 5 1 EX A B C D P F | 6 | 6 | 12 | 12 | 5 | 5 | 2 | 2 | 5 | 5 | 1 | 1 | EX | A | B | C | D | P | F\n6 | 6 | 12 | 12 | 5 | 5 | 2 | 2 | 5 | 5 | 1 | 1\n6\n12\n5\n2\n5\n1\nEX | A | B | C | D | P | F\nSemester | Spring", "page": "EC60204: Digital Vlsi Circuits"}, {"chunk_id": "c6f92c05", "title": "Syllabus mentioned in ERP", "text": "Pre-requisites: EC31003 and EC30004Issues of Digital IC Design : General overview of design hierarchy, layers of abstraction, integration density and Moore\u00c3\u00c2\u00a2\u00c3\u00c2\u00c3\u00c2s law, VLSI design styles, packaging styles, design automation principles; Logic Design : switch logic, gate restoring logic, Programmable Logic Array (PLAs), Finite State Machine (FSM) as a PLA, personality matrix of a PLA, PLA folding, pseudo-nmos logic, BiCMOS logic gates; Basic Circuit Concepts : sheet resistance and area capacitances of layers, driving large capacitive loads, super-buffers, propagation delay models of cascaded pass transistors, wiring capacitances, switching delay in BiCMOS logic circuits; Bipolar ECL Inverter : features of ECL gate, robustness and noise immunity, logic design in ECL, single-ended and differential ECL gates; Dynamic CMOS design : steady-state behavior of dynamic gate circuits, noise considerations in dynamic design, charge sharing, cascading dynamic gates, domino logic, npCMOS logic, problems in single-phase clocking, two-phase non-overlapping clocking scheme, different logic families like CPL, DCVSL etc.; Sequential CMOS Logic Circuits : basic regenerative circuits, digital phase-locked loop (DPLL); Low-power CMOS Logic Circuits : low-power design through voltage scaling, estimation and optimization of switching activity, reduction of switched capacitance, adiabatic logic circuits; Subsystem Design : design of arithmetic building blocks like adders and multipliers, barrel and logarithmic shifters, area-time tradeoff, power consumption issues; Semiconductor Memories : Dynamic Random Access Memories (DRAM), Static RAM, non-volatile memories, flash memories, low-power memory; Case Study (instructor may choose any suitable digital system; in the following, an example is suggested) : A RISC Processor Instruction Set, Pipeline Architecture, Major Logic Blocks, Layout, Functional Verification.", "page": "EC60204: Digital Vlsi Circuits"}]