Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Sep 16 21:23:48 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.920        0.000                      0                   42        0.159        0.000                      0                   42        1.100        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 50.000}       100.000         10.000          
  clkfbout_glb_clk_src  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src       97.920        0.000                      0                   42        0.159        0.000                      0                   42       49.500        0.000                       0                    23  
  clkfbout_glb_clk_src                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack       97.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.920ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X163Y109       FDSE (Setup_fdse_C_CE)      -0.168    97.243    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         97.243    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.920    

Slack (MET) :             97.920ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X163Y109       FDSE (Setup_fdse_C_CE)      -0.168    97.243    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         97.243    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.920    

Slack (MET) :             97.920ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X163Y109       FDSE (Setup_fdse_C_CE)      -0.168    97.243    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         97.243    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.920    

Slack (MET) :             97.952ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X162Y109       FDSE (Setup_fdse_C_CE)      -0.136    97.275    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         97.275    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.952    

Slack (MET) :             97.952ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X162Y109       FDSE (Setup_fdse_C_CE)      -0.136    97.275    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         97.275    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.952    

Slack (MET) :             97.952ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X162Y109       FDSE (Setup_fdse_C_CE)      -0.136    97.275    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         97.275    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.952    

Slack (MET) :             97.952ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.484ns (26.963%)  route 1.311ns (73.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 97.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.379    -2.093 f  data_gen_inst/counter_reg_reg[2]/Q
                                       net (fo=5, routed)           0.936    -1.156    data_gen_inst/PRBS_GENERATE/Q[2]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/I3
    Routing       SLICE_X163Y110       LUT6 (Prop_lut6_I3_O)        0.105    -1.051 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                                       net (fo=7, routed)           0.375    -0.677    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    Routing       SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.442    97.984    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                                       clock pessimism             -0.482    97.502    
                                       clock uncertainty           -0.091    97.411    
                  SLICE_X162Y109       FDSE (Setup_fdse_C_CE)      -0.136    97.275    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         97.275    
                                       arrival time                           0.677    
  ---------------------------------------------------------------------------------
                                       slack                                 97.952    

Slack (MET) :             98.007ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.868ns (44.415%)  route 1.086ns (55.585%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 97.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.348    -2.124 r  data_gen_inst/counter_reg_reg[3]/Q
                                       net (fo=4, routed)           0.574    -1.549    data_gen_inst/counter_reg[3]
    Routing       SLICE_X163Y110                                                    r  data_gen_inst/FSM_onehot_state_reg[2]_i_2/I2
    Routing       SLICE_X163Y110       LUT4 (Prop_lut4_I2_O)        0.253    -1.296 f  data_gen_inst/FSM_onehot_state_reg[2]_i_2/O
                                       net (fo=2, routed)           0.512    -0.784    data_gen_inst/FSM_onehot_state_reg[2]_i_2_n_0
    Routing       SLICE_X162Y110                                                    f  data_gen_inst/FSM_onehot_state_reg[2]_i_1/I3
    Routing       SLICE_X162Y110       LUT5 (Prop_lut5_I3_O)        0.267    -0.517 r  data_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.517    data_gen_inst/FSM_onehot_state_reg[2]_i_1_n_0
    Routing       SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.441    97.983    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                                       clock pessimism             -0.479    97.504    
                                       clock uncertainty           -0.091    97.413    
                  SLICE_X162Y110       FDRE (Setup_fdre_C_D)        0.076    97.489    data_gen_inst/FSM_onehot_state_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         97.489    
                                       arrival time                           0.517    
  ---------------------------------------------------------------------------------
                                       slack                                 98.007    

Slack (MET) :             98.013ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.888ns (44.887%)  route 1.090ns (55.113%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 97.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.348    -2.124 f  data_gen_inst/counter_reg_reg[3]/Q
                                       net (fo=4, routed)           0.574    -1.549    data_gen_inst/counter_reg[3]
    Routing       SLICE_X163Y110                                                    f  data_gen_inst/FSM_onehot_state_reg[2]_i_2/I2
    Routing       SLICE_X163Y110       LUT4 (Prop_lut4_I2_O)        0.253    -1.296 r  data_gen_inst/FSM_onehot_state_reg[2]_i_2/O
                                       net (fo=2, routed)           0.516    -0.780    data_gen_inst/FSM_onehot_state_reg[2]_i_2_n_0
    Routing       SLICE_X162Y110                                                    r  data_gen_inst/FSM_onehot_state_reg[1]_i_1/I2
    Routing       SLICE_X162Y110       LUT5 (Prop_lut5_I2_O)        0.287    -0.493 r  data_gen_inst/FSM_onehot_state_reg[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.493    data_gen_inst/FSM_onehot_state_reg[1]_i_1_n_0
    Routing       SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.441    97.983    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                                       clock pessimism             -0.479    97.504    
                                       clock uncertainty           -0.091    97.413    
                  SLICE_X162Y110       FDRE (Setup_fdre_C_D)        0.106    97.519    data_gen_inst/FSM_onehot_state_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         97.519    
                                       arrival time                           0.493    
  ---------------------------------------------------------------------------------
                                       slack                                 98.013    

Slack (MET) :             98.503ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.433ns (42.034%)  route 0.597ns (57.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 97.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.549    -2.472    reset_inst/clk_out1
                  SLICE_X162Y110       FDRE                                         r  reset_inst/reset_sync_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y110       FDRE (Prop_fdre_C_Q)         0.433    -2.039 r  reset_inst/reset_sync_reg/Q
                                       net (fo=7, routed)           0.597    -1.441    data_gen_inst/reset_sync
    Routing       SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                  100.000   100.000 r  
                  R3                                                0.000   100.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          1.441    97.983    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
                                       clock pessimism             -0.479    97.504    
                                       clock uncertainty           -0.091    97.413    
                  SLICE_X163Y110       FDRE (Setup_fdre_C_R)       -0.352    97.061    data_gen_inst/counter_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         97.061    
                                       arrival time                           1.441    
  ---------------------------------------------------------------------------------
                                       slack                                 98.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.074ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.645    -0.460    reset_inst/syn_block_0/clk
                  SLICE_X162Y112       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.296 r  reset_inst/syn_block_0/data_sync_reg0/Q
                                       net (fo=1, routed)           0.055    -0.240    reset_inst/syn_block_0/data_sync0
    Routing       SLICE_X162Y112       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.917    -0.386    reset_inst/syn_block_0/clk
                  SLICE_X162Y112       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                                       clock pessimism             -0.074    -0.460    
                  SLICE_X162Y112       FDRE (Hold_fdre_C_D)         0.060    -0.400    reset_inst/syn_block_0/data_sync_reg1
  ---------------------------------------------------------------------------------
                                       required time                          0.400    
                                       arrival time                          -0.240    
  ---------------------------------------------------------------------------------
                                       slack                                  0.159    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.646    -0.459    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y110       FDRE (Prop_fdre_C_Q)         0.148    -0.311 r  data_gen_inst/FSM_onehot_state_reg_reg[1]/Q
                                       net (fo=8, routed)           0.079    -0.232    data_gen_inst/counter_next
    Routing       SLICE_X162Y110                                                    r  data_gen_inst/FSM_onehot_state_reg[2]_i_1/I0
    Routing       SLICE_X162Y110       LUT5 (Prop_lut5_I0_O)        0.098    -0.134 r  data_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.134    data_gen_inst/FSM_onehot_state_reg[2]_i_1_n_0
    Routing       SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.919    -0.384    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                                       clock pessimism             -0.075    -0.459    
                  SLICE_X162Y110       FDRE (Hold_fdre_C_D)         0.121    -0.338    data_gen_inst/FSM_onehot_state_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.338    
                                       arrival time                          -0.134    
  ---------------------------------------------------------------------------------
                                       slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 reset_inst/dcm_locked_sync_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.247ns (73.169%)  route 0.091ns (26.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.646    -0.459    reset_inst/clk_out1
                  SLICE_X162Y110       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y110       FDRE (Prop_fdre_C_Q)         0.148    -0.311 f  reset_inst/dcm_locked_sync_pre_reg/Q
                                       net (fo=1, routed)           0.091    -0.220    reset_inst/dcm_locked_sync_pre
    Routing       SLICE_X162Y110                                                    f  reset_inst/reset_sync_i_1/I1
    Routing       SLICE_X162Y110       LUT2 (Prop_lut2_I1_O)        0.099    -0.121 r  reset_inst/reset_sync_i_1/O
                                       net (fo=1, routed)           0.000    -0.121    reset_inst/reset_sync_i_1_n_0
    Routing       SLICE_X162Y110       FDRE                                         r  reset_inst/reset_sync_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.919    -0.384    reset_inst/clk_out1
                  SLICE_X162Y110       FDRE                                         r  reset_inst/reset_sync_reg/C
                                       clock pessimism             -0.075    -0.459    
                  SLICE_X162Y110       FDRE (Hold_fdre_C_D)         0.121    -0.338    reset_inst/reset_sync_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.338    
                                       arrival time                          -0.121    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.054%)  route 0.183ns (46.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.646    -0.459    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y110       FDRE (Prop_fdre_C_Q)         0.164    -0.295 r  data_gen_inst/FSM_onehot_state_reg_reg[0]/Q
                                       net (fo=10, routed)          0.183    -0.112    data_gen_inst/prbs_send_reset
    Routing       SLICE_X162Y110                                                    r  data_gen_inst/FSM_onehot_state_reg[1]_i_1/I0
    Routing       SLICE_X162Y110       LUT5 (Prop_lut5_I0_O)        0.043    -0.069 r  data_gen_inst/FSM_onehot_state_reg[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.069    data_gen_inst/FSM_onehot_state_reg[1]_i_1_n_0
    Routing       SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.919    -0.384    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                                       clock pessimism             -0.075    -0.459    
                  SLICE_X162Y110       FDRE (Hold_fdre_C_D)         0.131    -0.328    data_gen_inst/FSM_onehot_state_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.328    
                                       arrival time                          -0.069    
  ---------------------------------------------------------------------------------
                                       slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.074ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.645    -0.460    reset_inst/syn_block_0/clk
                  SLICE_X162Y112       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  reset_inst/syn_block_0/data_sync_reg1/Q
                                       net (fo=1, routed)           0.116    -0.196    reset_inst/syn_block_0/data_sync1
    Routing       SLICE_X162Y112       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.917    -0.386    reset_inst/syn_block_0/clk
                  SLICE_X162Y112       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/C
                                       clock pessimism             -0.074    -0.460    
                  SLICE_X162Y112       FDRE (Hold_fdre_C_D)         0.000    -0.460    reset_inst/syn_block_0/data_sync_reg2
  ---------------------------------------------------------------------------------
                                       required time                          0.460    
                                       arrival time                          -0.196    
  ---------------------------------------------------------------------------------
                                       slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.646    -0.459    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  data_gen_inst/counter_reg_reg[1]/Q
                                       net (fo=6, routed)           0.190    -0.128    data_gen_inst/counter_reg[1]
    Routing       SLICE_X163Y110                                                    r  data_gen_inst/counter_reg[3]_i_1/I2
    Routing       SLICE_X163Y110       LUT4 (Prop_lut4_I2_O)        0.043    -0.085 r  data_gen_inst/counter_reg[3]_i_1/O
                                       net (fo=1, routed)           0.000    -0.085    data_gen_inst/counter_reg[3]_i_1_n_0
    Routing       SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.919    -0.384    data_gen_inst/CLK
                  SLICE_X163Y110       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
                                       clock pessimism             -0.075    -0.459    
                  SLICE_X163Y110       FDRE (Hold_fdre_C_D)         0.107    -0.352    data_gen_inst/counter_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.352    
                                       arrival time                          -0.085    
  ---------------------------------------------------------------------------------
                                       slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.647    -0.458    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y109       FDSE (Prop_fdse_C_Q)         0.164    -0.294 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/Q
                                       net (fo=1, routed)           0.167    -0.127    data_gen_inst/PRBS_GENERATE/prbs[1][7]
    Routing       SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.920    -0.383    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X162Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                                       clock pessimism             -0.075    -0.458    
                  SLICE_X162Y109       FDSE (Hold_fdse_C_D)         0.063    -0.395    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.395    
                                       arrival time                          -0.127    
  ---------------------------------------------------------------------------------
                                       slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.647    -0.458    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.317 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/Q
                                       net (fo=1, routed)           0.197    -0.119    data_gen_inst/PRBS_GENERATE/prbs[1][4]
    Routing       SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.920    -0.383    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                                       clock pessimism             -0.075    -0.458    
                  SLICE_X163Y109       FDSE (Hold_fdse_C_D)         0.070    -0.388    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.388    
                                       arrival time                          -0.119    
  ---------------------------------------------------------------------------------
                                       slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.947%)  route 0.195ns (58.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.647    -0.458    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X163Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.317 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                                       net (fo=1, routed)           0.195    -0.122    data_gen_inst/PRBS_GENERATE/prbs[1][3]
    Routing       SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.920    -0.383    data_gen_inst/PRBS_GENERATE/CLK
                  SLICE_X163Y109       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                                       clock pessimism             -0.075    -0.458    
                  SLICE_X163Y109       FDSE (Hold_fdse_C_D)         0.066    -0.392    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.392    
                                       arrival time                          -0.122    
  ---------------------------------------------------------------------------------
                                       slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.293%)  route 0.183ns (46.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.075ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.646    -0.459    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X162Y110       FDRE (Prop_fdre_C_Q)         0.164    -0.295 r  data_gen_inst/FSM_onehot_state_reg_reg[0]/Q
                                       net (fo=10, routed)          0.183    -0.112    data_gen_inst/prbs_send_reset
    Routing       SLICE_X162Y110                                                    r  data_gen_inst/FSM_onehot_state_reg[0]_i_1/I1
    Routing       SLICE_X162Y110       LUT3 (Prop_lut3_I1_O)        0.045    -0.067 r  data_gen_inst/FSM_onehot_state_reg[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.067    data_gen_inst/FSM_onehot_state_reg[0]_i_1_n_0
    Routing       SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_glb_clk_src rise edge)
                                                                    0.000     0.000 r  
                  R3                                                0.000     0.000 r  SYSCLK_P (IN)
                                       net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
                  R3                                                                r  glb_clk_src_inst/inst/clkin1_ibufgds/I
                  R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                                       net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
                  PLLE2_ADV_X1Y2                                                    r  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
                  BUFGCTRL_X0Y0                                                     r  glb_clk_src_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                                       net (fo=21, routed)          0.919    -0.384    data_gen_inst/CLK
                  SLICE_X162Y110       FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                                       clock pessimism             -0.075    -0.459    
                  SLICE_X162Y110       FDRE (Hold_fdre_C_D)         0.120    -0.339    data_gen_inst/FSM_onehot_state_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.067    
  ---------------------------------------------------------------------------------
                                       slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y110  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X163Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X162Y109  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



