// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: WEIGHT_ROM.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 17.0.0 Build 595 04/25/2017 SJ Lite Edition
// ************************************************************


//Copyright (C) 2017  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other 
//applicable license agreement, including, without limitation, 
//that your use is for the sole purpose of programming logic 
//devices manufactured by Intel and sold by Intel or its 
//authorized distributors.  Please refer to the applicable 
//agreement for further details.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INIT_FILE="WEIGHT.mif" NUMWORDS_A=2710 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" WIDTH_A=112 WIDTH_BYTEENA_A=1 WIDTHAD_A=12 address_a clock0 q_a rden_a
//VERSION_BEGIN 17.0 cbx_altera_syncram_nd_impl 2017:04:25:18:06:29:SJ cbx_altsyncram 2017:04:25:18:06:29:SJ cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_lpm_compare 2017:04:25:18:06:29:SJ cbx_lpm_decode 2017:04:25:18:06:29:SJ cbx_lpm_mux 2017:04:25:18:06:30:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ cbx_stratixiii 2017:04:25:18:06:30:SJ cbx_stratixv 2017:04:25:18:06:30:SJ cbx_util_mgl 2017:04:25:18:06:30:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = M10K 56 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  WEIGHT_ROM_altsyncram
	( 
	address_a,
	clock0,
	q_a,
	rden_a) /* synthesis synthesis_clearbox=1 */;
	input   [11:0]  address_a;
	input   clock0;
	output   [111:0]  q_a;
	input   rden_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   rden_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [11:0]  address_a_wire;

	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "WEIGHT.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'hBA8E1734FDF518D3E5934B805873E179E5F51F70F3FE6B883A0C4B02AB7A15DFB600DF9E6F5E67A10CFC67C6D2A2E3ADA1F7249396C485DD6927EFBC2B156FAA3C6B3B8386E11D4778ECDBC25CD6F8412BA33FAE172CF337551B88656F01044CE5F2D2D403BC014E51FFABA467D8AF4C2FB5F8808E1DC11E43065AF32759CDFFC2EC961507D5EBD2672E81F87CB8913340C336E5AF0F1B6E9E344476A2E40B8F52D6D15CB8FF73BE67A660EFC66CD26A81B10935D37F72AF740C7C10DABD4C28B194638D9E390996F0C05726A617BCC3B2302BB4018F89F71C838E755A2ACF0EF5978655C7B82164700D5651DF3D4594A8D39FC766F0A00CCBACD7B42C447FE3,
		ram_block1a_0.mem_init1 = 664'h3A06425818A879DE819D82A6A7B275B9A6A4EB384E1FAF9F7D99DC18C70D878C88C78A0670B0F498591E74819F60E0397FEB1F6460739CBA90516E789BC99B0ED2B798FC83F121B62429F8B2EE77FF1FBF8020,
		ram_block1a_0.operation_mode = "rom",
		ram_block1a_0.port_a_address_clear = "none",
		ram_block1a_0.port_a_address_width = 12,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 2709,
		ram_block1a_0.port_a_logical_ram_depth = 2710,
		ram_block1a_0.port_a_logical_ram_width = 112,
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "WEIGHT.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h49A019FF7E1BBFA3B0856641FB9662609B7E6F19CE98655E0D03800BFFBE0BF412E7DFB7477DF2B20B9EC525E77183FA39FC99F9D1D8EB7799932CE3EE36EDE1C0F2183E4DEC4B26F91FFE415F79EB4A15C3E43F2D7432833CFA63FCBE0CF321FD22B81DE34B475E01F7978AFE7C73E81210ED04779D17B1EEFC988071531C2C102E0F2FE603BEE201E447D3F577F966B8E18C976AA592AFDE2B25B9C1225204C1BFA6FCD0F59AD7D00E6D701DFFD910A9CA05CD3BA467D3ED7AE05E650215E5840EB711CAFE57D397D05C7E451CC67964526D82F16AA957BCDA99BAD79E3F2FCB40FCA6F1C1D1AAD4F7EA0178C3B4A542BF9044C933253F6B85BDEB006796CF,
		ram_block1a_1.mem_init1 = 664'h25A4088611D0798661062825FD66369E9FA98017BEB975D9FB09E009A79812547908DC67E000529CF0639981F9804C51BBFC76DBBA7A6E6660F8FCA1BDB8E20C2D109A1BFFAE18236627FE78697F057BBF87E4,
		ram_block1a_1.operation_mode = "rom",
		ram_block1a_1.port_a_address_clear = "none",
		ram_block1a_1.port_a_address_width = 12,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 2709,
		ram_block1a_1.port_a_logical_ram_depth = 2710,
		ram_block1a_1.port_a_logical_ram_width = 112,
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "WEIGHT.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h3C64C44402C851503199A2842F1BFD58771E688CB8B0201FCE75CFF1F005E01FCE3F03D9F4A252CBA474E84EC0B43B39468321C3E300DF4DBA1E0A05339F48142661C3C9AABB9CB558BC5FBB87F93CDB49A15E8561350F60678648E26FC7FACA39D0760FE10498E268C000B2F004E434E03DF3E78D2E0A8AE89B6439D6BA3B04A9FA3D04339811FE12B11BEB920A8C4DD1D80D324E5645382DE71FA4B69AD992F9695564E1A9272FE6F9347835C829462492FF17E950F2A3C3E080F1F6443994120FCCF38AA9210A77D7E0908A47C1AD1AC920CD19457B8A0061DC300903AEDBDA36C1BC871F74E77D50CAEBE37844E0D583D7A3792F28C20C19D3AF3F0F24B1,
		ram_block1a_2.mem_init1 = 664'h3A4C421EE6661D043C71E1F061F82073FCAE9050D7A4F6A71649161A61EFF90CCCDE39E07E0777A183E441A161FE5EA45077A351E02B9F13AE8A4F1E48FE07FBC485DC9688263E325F30454FA4D8E86FCCAE3A,
		ram_block1a_2.operation_mode = "rom",
		ram_block1a_2.port_a_address_clear = "none",
		ram_block1a_2.port_a_address_width = 12,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 2709,
		ram_block1a_2.port_a_logical_ram_depth = 2710,
		ram_block1a_2.port_a_logical_ram_width = 112,
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "WEIGHT.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'hDA10227F1D7284E5FEFBC60FD23539D0234B3EFD63CD0AAF6BF841D586D67CFFEA41DBE72FF7AF96D01C38E430EBA31F4DBDAF871AB1CF7D7C33FC8AFEE39D5CCEFA42F28A3CB55EE0ECFF679389A8B52DCD3853C5A2F7451001C367DBD5D531788FB8372DFC05837BA3E3A1C06E323AF1022AD4226E8221C598DEA0BB6161A9E8EF8595BB03CF1CDC01803372C2B2E7D8307D7D7AFE802135C47FE7D011BB6BE00FD2443C36DA32ECC6A9C09516ADB38785B60B6DB8203165E7E9DF5F9DF96CD8438D580C36884241173027A984D2AF2D001D9821D43980737B1CF09710A2400F388935B65BF93DADFE5C90A3E868858B0F11C14FCE13159560DF8E01E937E4,
		ram_block1a_3.mem_init1 = 664'h3E964F280919A95DDD01306418BF7F61A97BE6A900773CBB7B9198268ABA163CB3479E1E0086B3D8567A2485BE4FEFEB3A32FC2487E448DA0C92B24A9097FA5D148101342A2030780E215F38C5E76DA0A1D0C7,
		ram_block1a_3.operation_mode = "rom",
		ram_block1a_3.port_a_address_clear = "none",
		ram_block1a_3.port_a_address_width = 12,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 2709,
		ram_block1a_3.port_a_logical_ram_depth = 2710,
		ram_block1a_3.port_a_logical_ram_width = 112,
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "WEIGHT.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h68219AF3045EBD20D0E92470450C33E31600BEA1CE63005165416767007CED02C3DB4003C4805FB3F00D395D099C2B703D125F405008FAFB1DC7DBC07EF810C69664395F1D4E90CEEFE13A3C925E0FE701CA928BC67F0D56A7A9360BCFE4D3B72220076DE0F8F2DC2EF40B87BFD0D103F1FC0A1C4D93ADF1F7EC7DE0033456B2763A2B4B0A4689FC043C78029B0E90D1DA8AE0D0C9347AA908D249A45C220FA24E49809D366EF659D728960220DF6A6B850B7AC6A105C67C8FDB53A374E302E8D41F7979110888CCCD83D00A7E58CD574EFF69FD9DE8A9823C7129328480BDE99963F4BF21B61A8CA856DDBE92999524870C97C06171F93BDB8A375605A20E68,
		ram_block1a_4.mem_init1 = 664'h27D8980E75B078F9C106AB4863FBE8E139F03FC18E3AD3EC5F0F6EFF9DB3008381F8C6C18E1EE5518DA68093F19E64583987F061EE1F6E74EF418E653ADDE306AE1B9B7B90BE65E0697260FECF9EB790CF8D64,
		ram_block1a_4.operation_mode = "rom",
		ram_block1a_4.port_a_address_clear = "none",
		ram_block1a_4.port_a_address_width = 12,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 2709,
		ram_block1a_4.port_a_logical_ram_depth = 2710,
		ram_block1a_4.port_a_logical_ram_width = 112,
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "WEIGHT.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h709B1E946190F4E23B4C1A41C7655A417E02A12FDCD1CC7325C78B7064641A5F53CF3FCCF87D80FBD2CC8C125214BFE6D78844F010DE782CF3CFFFD8DE5E201D2BB4235FFDF4CB8C7761933D65124CC27CD1200878020F8DC5625592F6301F190504098885EC785795BA7DAF677290ED3C31CD8F99E201A1FD8048DD812E34E8C53A11497727E13911F03D510D6C8FD9D9CBD64020046E306C80000420758F2CEE522D2D3EFE4E0BE6FFF6672EDE2FEDA81A7FA229141CD6D9C404E05FDBAFC294036124939E04C048C18A05966200B8EEC75105ADF8EA5845EDFC630B0019E38EADCF8EE53F94A0FA3FEDB9FE371480BCA07FD963FF40E6D9109D7A77CFAA78,
		ram_block1a_5.mem_init1 = 664'h258078C89BE0477E4625800C13CDCE5021E2C305269B80A23E1BB2432F30B0D66B7C6CB0C632C838EE91B337A2BCB19872E2B4149C9F867C781E2268FE78E1BD824120BC045789BA888B9AFE4D1F879B47F2F1,
		ram_block1a_5.operation_mode = "rom",
		ram_block1a_5.port_a_address_clear = "none",
		ram_block1a_5.port_a_address_width = 12,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 2709,
		ram_block1a_5.port_a_logical_ram_depth = 2710,
		ram_block1a_5.port_a_logical_ram_width = 112,
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "WEIGHT.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h87F9C55B04051286F1213C5EDB57620E1EA4105FEE3851FC5703D709FD8E7D3DF057FF89EDE470808C0FC793F33AA1F129B4D1397C78A1BF0D9FC823991C71C0C0F8CD5C48E8CF858A3F8C5D10AB0A1725D3F30FB201B3034C7C173C91B9E1440E02E418ED8FCC1E0BD3004F064E1D2944CC179EFB435174D7DC14866087A97D1627502255B953DF4318995012550A6C31279D3D2A8B9C44CCA30A8A91A3A14C18DE82BF92848A7AE1FF62FB0FC05624ABD9251B741D59C6500461239922E095AA5EB43E807E8049AB32DE832D1C9D48E07B970B88BC0DC3CA469576FF6B3587C50307E11955FB0D378B4EDCD636364C8F420CD2641316E62D87D79E81A718E7,
		ram_block1a_6.mem_init1 = 664'h3279CB07E5675640DE71BF9EFA119DA69979DE73A4A68E40C47C71F6507AA1EA78231AE5C76780559641F7B842E64C25780AA5B6CF924326464F1BB7A4A0C6844172E7E7FDA87E0D92A07DEE5BC85B67397E8F,
		ram_block1a_6.operation_mode = "rom",
		ram_block1a_6.port_a_address_clear = "none",
		ram_block1a_6.port_a_address_width = 12,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 2709,
		ram_block1a_6.port_a_logical_ram_depth = 2710,
		ram_block1a_6.port_a_logical_ram_width = 112,
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "WEIGHT.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'hE7DF79B70C00B61D89F4CE0735128FC7202BFA704ECE977F5670BC260F7FF01F702190F1020DFECB9FFDF9FF0826CE7BE6DFD17DFB9F5BFC80B0D82561F551C1BF7F831A0DE85905EF137C34F6C436127029CACE3FDBF7B71FB1AD447F60284FCFB9D467C31052CC6C3851B0EED7AF93919600710FA3C18C0046697400B0DC02F01A291DB974CCBC1F71BCA690AD27B1A56C87CDF84E2C0837CC85F7EC0048B2AA29063C7FA878BE64288228AD9073BB815F7A766D382EFD9C7B1CFCFE9863B3A81B892B28280FB6C5D2D1EDADB4409F0BFCEBB48BCE516080F5061D07C197D499E7BAB7E33ECE31DCCEFDF879C8ACF64DF1DBD031AD39EDE988D3BA8DFF4761,
		ram_block1a_7.mem_init1 = 664'h29E7DF0BB79DC7E1A78E0CFEB98F847F988B1F6838689A07C07C00B3683822619F81779F83FFE01BDF7617780F1980558E1FA9BFBF80221381F3698FA1827D400FE42FE1F401E8199796011A45581D38317987,
		ram_block1a_7.operation_mode = "rom",
		ram_block1a_7.port_a_address_clear = "none",
		ram_block1a_7.port_a_address_width = 12,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 2709,
		ram_block1a_7.port_a_logical_ram_depth = 2710,
		ram_block1a_7.port_a_logical_ram_width = 112,
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "WEIGHT.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'h8FB3735004E1FC2AD62822F10757FB613ACBCF169B4A43730BCCCA88E4A23C8FBEDFF1E4C82A4FF035830409F8CB75C40EC248F3B428B1D39F105FFF2F9E0E6C137239359E25DBDB5C9239D1CE0BE9E39EDABB89C412BD64D38F5AE638AF9D8225264FA4BECF434DFA659966F1906C08BD8BF7C792AF9790ABF22C159A7F04DEE63B9DB829A182E80FDF4360244D9DF1477378D0222B201044A642B0C011081CFD8BBBD665AFCF8EEF623C80BF939D818666FC21520374376387C363D64A8CC456E34FD8055C0F0062F8E383E3C821DBE34A101E91C8EF92D170EC406CFA9F01DC9D93B976B07C6EFCCC44B53285D807865E9113FC0F490F1DE91F8F1815975C,
		ram_block1a_8.mem_init1 = 664'h2A06FB87D5F01270E756985CB909D316D935D07922969DD5A0A419666C3BD1617B6E3E77A287C1D29279F72214EC5C951F11E8619F90702239BEF9B5D0F1179821A067FBAD1DBE58FE08597A038E1C741141A3,
		ram_block1a_8.operation_mode = "rom",
		ram_block1a_8.port_a_address_clear = "none",
		ram_block1a_8.port_a_address_width = 12,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 2709,
		ram_block1a_8.port_a_logical_ram_depth = 2710,
		ram_block1a_8.port_a_logical_ram_width = 112,
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "WEIGHT.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h39FD9AFBEE05832F06A30DD0BB62E59DE6A222A642E30873DA6A061D2DFA31A68900CC321B34EEBC1BBECE7DD33F86F0452B41FCAF4D13737D3D5F53D214F64A9C4C43DB1FEDB1C5CBDF0B47B3831800B6D107D154437E6EE5963870C1E85587E7B07F2179B78D5B5B392C70FF3D05B637C7342A1E9BD9D626908C3193DE27F3C4EFB35344CB27836692E399B372EB1284AE2255BA67466A2BA6AAA2E9B44A22529EC050B0103FE32FF830E464C87088C8C95C415B0BC9C3398C87E5B2DCE39EFE9F9B12C90C9669408647DB3603FD59BE6994C8A3D7674A164BF594C23DCA0C5E336E7EAD0866C77E75F9BA0D784CEAA942FE88AE18369C4ED4D3273DB41FB3,
		ram_block1a_9.mem_init1 = 664'h30A7D8A7F3933C0819A7E3FDA740365E51719E8FCEC765909F27DCDBBFADD0063291797DB8AE6569E3ABF39BB3A04381B6C0875CFA0E62E5B9189A79BDE5AF1CF2296B0E26FB80E621679E64C856E79B874CF0,
		ram_block1a_9.operation_mode = "rom",
		ram_block1a_9.port_a_address_clear = "none",
		ram_block1a_9.port_a_address_width = 12,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 2709,
		ram_block1a_9.port_a_logical_ram_depth = 2710,
		ram_block1a_9.port_a_logical_ram_width = 112,
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "WEIGHT.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'h96F9416F324E1E65E8C26F87CECF7CE3055F1F6840D8C3AE13C1FB813FFEF1FCB0C7DF8F683F7596DF875F91827B9BF839F521B91F0D7326A905A44E9F9FCA9FC1EF8A0E77ACE7FEFD7E9E4C5BA8620784B8E453F0BDB283187D569F5F48833C5502089B2BDC97EE40FD23A66CF95DE9EF0401B43E75E1DF175FBB3B06D007CC227FACB853459B5623A28550A17FE9CC7D1E0EBE126946058FE1199E9424116A7DB4D0F1888F8A70C523D96284E9E2442DC9166D7999B488C12E2DA10ACCD1849C91BD36D07E21C9DE5F0EB937CBB8B8D9EF48DBBAE355879FE8D683BF21928A7EBA6F5C34A9F2C2586A443FE8637287C532FE6C1D49FF6D6D3FCDF12EE7A6F7,
		ram_block1a_10.mem_init1 = 664'h20379E5C57277D9848D7F59FE3DC0BBA14B7416BCFEA3801467443DCE5E605ED746239D659662E5F79D637C0DCE920143E65D19CF41A548CF76D662F680B7B63755EF859A3CEECFC79F075428D7B6ECDA9A408,
		ram_block1a_10.operation_mode = "rom",
		ram_block1a_10.port_a_address_clear = "none",
		ram_block1a_10.port_a_address_width = 12,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 2709,
		ram_block1a_10.port_a_logical_ram_depth = 2710,
		ram_block1a_10.port_a_logical_ram_width = 112,
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "WEIGHT.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h808E88E46E51EF430C20CDA77D422D9CE0A4B8807FE00F2CF883293D42737CFC7E24098E142A8F26E7F8BD77284E112274CD065F1785F1A193FCCE4EB36382270F86FCB9BE82E86CEBEC7ACC5D987880BF5680F037AF76B9E709A2EA0F8C0C35CBE520737122399CBC1D1D01CBFCC7628DAF08639D99B113B8C1E068D0D1D0E9BDE72CE7F74D83C238522DF9FF5242F747AF27F7BBFA0112A62FF8842ED50F92619792640317B32EFB459707EFE8129E9DB078D9939188818F2C97ACFA45E163BF0DEDAFD3BB9E98CC2646F56B183D6FDD7F9DAB0FB0C7AFFE2BD4014736F6CF419FC74F14E91DD71E6EF8E6DAB307E11BCD568BF95F9AA5ED22DD6C3756CFB6,
		ram_block1a_11.mem_init1 = 664'h284063C6EB91C0FDE78E6068F967A01561D85F4D1679B7D7D99808E8809F866CFE8FFFC41C19A4C9B26C01BFD89E707988B1EB02CE63FC27C344F5E401F0971A20659DED9B79FDB83E22781C3E1835481A17F7,
		ram_block1a_11.operation_mode = "rom",
		ram_block1a_11.port_a_address_clear = "none",
		ram_block1a_11.port_a_address_width = 12,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 2709,
		ram_block1a_11.port_a_logical_ram_depth = 2710,
		ram_block1a_11.port_a_logical_ram_width = 112,
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "WEIGHT.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'hA6A9ADE73E5DC411CDD0EA013BB48ECC8799E6484C79290C16C1ED891BC1F1DE2E14CB83D99E6AC42895BB00B1846B771CDC0306DCF4B97860ED4C33F75276F6E24AB2E78DFDFCE13C962FFC31C12F5F14DABC33968C766141BDD0AE0DC78401FD5384046BB0DC78F0B8CBB1EA9FC1B8B0893931B64C9CC9AD54FB3818A8C53C30381C4C8E7421E666ED51C8B48DAC084AE385A50FA2D20FE32B40DBBA0384B4C183D8E6A52400BC2390C7250F5F5DB68D057FA6232FE16961A4676FFCF4BFEABF964A399C5D3EC138CFE5C0589F87695513921609389F82D0C31F8A90DF0F44D9166A45470C7E0F0C7B0119042F8B2CDF80BC57DD602DAA248B27FDD530509B,
		ram_block1a_12.mem_init1 = 664'h36D38F31656315199647E7987EC81BD55978856B65B68A9C05F6697E8A4641608B3B7180AFA69755BE1174B2715E6040567FA1E997925324FE586A9DA7E237CF1372519F9027F275D9766997BDC1E59C58B9E1,
		ram_block1a_12.operation_mode = "rom",
		ram_block1a_12.port_a_address_clear = "none",
		ram_block1a_12.port_a_address_width = 12,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 2709,
		ram_block1a_12.port_a_logical_ram_depth = 2710,
		ram_block1a_12.port_a_logical_ram_width = 112,
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "WEIGHT.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hBA61E48909C764C18A781CD641E2B0D19F1233C74F9319118146005B63E0C70249352C49C563AF29FEB18923E6537FC69FAAFA40B4CA90BA5BFA43C238D102625F0E4FCEF804E08EC726041CD59FC7E47E1D605E47938942A2722739B01DEE3C027D2330B42E9D5B0E023C2E8F4A6843BAEFD7F5E5A979B1D5ED0503D155F6D84735802FAB16BF700975280624BDBD38FCD06B1653BAF34398E85F9BB98324ADCB67250DEA3D69518CA0C48C34903D0A73703480E46803EF1FB6210724E194E7E2B6DD2A64CBDBAEC158FC3C1A346BBCA79753D8212A8B5A838FFD4EDD4C96EA81F82C8FC734D6C2C0FD3AF046C89806FE81E0CBD68189B3100A3E4BEE8BE651,
		ram_block1a_13.mem_init1 = 664'h24967E2536ED99241418EFFE3EB2499FE62B9DF5FBEAC9EE4D5E499FE3646019844619FE378F88779F137E789E494A6459C83F90EC0059683E506F8FE68FBE635BD87937FB6E8E7F6BEE67FCC1E0AFE609F009,
		ram_block1a_13.operation_mode = "rom",
		ram_block1a_13.port_a_address_clear = "none",
		ram_block1a_13.port_a_address_width = 12,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 2709,
		ram_block1a_13.port_a_logical_ram_depth = 2710,
		ram_block1a_13.port_a_logical_ram_width = 112,
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "WEIGHT.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'hC61F105282E1E0F0E03753E81D1FADF846732C40FDDC1D9DD8B062F4A825F80AAE3EC277F98C49F0D071781C003F0A1FA8178E42EC318907F21C766032FC08388021D1818427510200FDBFD3C04ABC1FEEB7BFA7A78D997C1F8501D01798F10C31D96BA714A66F86F31200B360696E06001DE7FE83DB8768EE9E011B92002EC607CC01942785262ACFF7EB78C8AF3A5F84BB8E438956ACFA7E64683A2095666F0742F5E25463C39DCC7FA4709C7639938CA53E917D4E380822A828F7259194AF8E5BF006AC3C9C8120FDA379F9DEDEDA058E50797DD21D61C7DB24E1775002BCFF96A6E9A36C9E63DE3E1871A638E2E2D7473081970E65B035389BB979A1B1D8,
		ram_block1a_14.mem_init1 = 664'h3436C2A439D983F665A009E43BCFCCDC1BF1E9DFBE59A6D81D80D0D19252867A131786120830499228520385F90474591918CC3915E2D0648165FEE077E25B38864E056FF6793999E0BF7456D1B70F493F67EE,
		ram_block1a_14.operation_mode = "rom",
		ram_block1a_14.port_a_address_clear = "none",
		ram_block1a_14.port_a_address_width = 12,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 2709,
		ram_block1a_14.port_a_logical_ram_depth = 2710,
		ram_block1a_14.port_a_logical_ram_width = 112,
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "WEIGHT.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'h4A3C06FEDB224079EDE73E8D18F628214335F7F3D2D8018F20FCEDC839F2BBBF2E41FBF8707AE38504E5BFCD607C447D18D90983AEF103783C49C11DAFB7FB36E57FC681963F1F7590CCCBCA51B230FB96663A8F942862F10433C6A17F4F9FAA3CF2F00539EE101071AFE3839888CF9FDE006257A0BE7871A799BFCBCCF9CBE500300FDBC956236003017CB39CE89FADCCB8D124BFB8740802F204E42664E8BF16E7E5BEB73F59FB603195008190736CEFD1787295152154C3AC41C3F4EF878E741969CA15F02F104F93E41820704CB56E09FB7C8FC73F0FC1A1C938899FBF481E688439413F10A5E6EB40BA01DDFC245F05FDDDED23ADFCC0B801583FE7BEA9,
		ram_block1a_15.mem_init1 = 664'h337D8431C844C38E8F6A8186A49BE1609F413216628E8620036077C26C2CB9FA0847800231F45E717153F6C074EDA9556DC2D4FD63D647C1E04ABED8C2256028BB3E61C263424360E39BDEA048739F2E1F9300,
		ram_block1a_15.operation_mode = "rom",
		ram_block1a_15.port_a_address_clear = "none",
		ram_block1a_15.port_a_address_width = 12,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 2709,
		ram_block1a_15.port_a_logical_ram_depth = 2710,
		ram_block1a_15.port_a_logical_ram_width = 112,
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "WEIGHT.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'hE17909A58E5EF943C3B66478C63CE28117AE2FE30EB03621CF0BC38F460AA420B19570E3CD84C9A08B9A1F6CB1B5C38C38F60ED8DC2C53AF7D8551F9F7F367A9F0E938DC6272531E29C908DAF37E410C38C7E11FCA5D2F6541D308FEEF878BF0D2670BA07FFFA8C68E3012BE2116F196F7EC3E12B1C600F42E399420FC7F477B4553829A49E46BE9CD48363B60F1C6ABFE183FFE50D1C0E856200BED6D1BCD96A0EF84B8520EA14774E537983E37E15F6543DC94E0F21E23B500D517CDFD168BCD1D406F6072FC07B7539801C901CA034DACA5E37EC4F07F4D93AE01061686E7107F9C0F8228B7E7E4FCB8883F3CC0A1EE678198BC0C60138FC03C2CC21BF280,
		ram_block1a_16.mem_init1 = 664'h3F4A1A03ACDCB9B646D467BEF9FBC1ADCB10BE18DE6167C2FC21C547997E321644D70F1E57E4A499C63616CC6781E8E18F4A2637E3C643E6120B639921F9EA77FFEC4FA41B54E03FA3D679309C7D123AC9BB06,
		ram_block1a_16.operation_mode = "rom",
		ram_block1a_16.port_a_address_clear = "none",
		ram_block1a_16.port_a_address_width = 12,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 2709,
		ram_block1a_16.port_a_logical_ram_depth = 2710,
		ram_block1a_16.port_a_logical_ram_width = 112,
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "WEIGHT.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h67CE7C1EE60ABF8D4E445F87FFF8D6F3DFCDDFE20EC7F3AE07E7F070FF76B5E4F7C6B8087BBF9D23DFBDC2168910786047A1293047074FD06CBBEFDE170FC48FA3FD8693EF908D6F7EE47ED69DEF00D1A53CF7F4A257703BA52FFCBBEFB6177DDDBE545D0AE29E7071BEEBA5FEEC888BFF1C037BCE24605F575F8690FFF60F98B9EA9A379EE39F0E74329539FA58B09B4A7740C4A287F5FA7F34E2E2869D0E3AE63FFA8A6F9C110C7628189C64FC7001A8953C392B9E7424CBCD7FD8EA2DA47EFA498B6DC43F584F1802E38B309C598075FAAC3445DD09B457D158B70602036DC33E0EEB260B347ECA6E70E14B7A06E6FAE65ED8B7443042CDC4EE7526CDF5F2,
		ram_block1a_17.mem_init1 = 664'h3A4831038E519F7E6DDE192F55349E9F1F980106D2586A79ED9982717A01DEC419C9167FC73878DB2056B2158DA7921D990C1E9B77C9FF1A647631E2783189FE7A76A7EE5645BC9F036B8E466B8611F9E6663E,
		ram_block1a_17.operation_mode = "rom",
		ram_block1a_17.port_a_address_clear = "none",
		ram_block1a_17.port_a_address_width = 12,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 2709,
		ram_block1a_17.port_a_logical_ram_depth = 2710,
		ram_block1a_17.port_a_logical_ram_width = 112,
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "WEIGHT.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'hB6E7464F4FC30D2D6C20700DE27D704371FDA17B49E9EB77D2DF6C4FB65E4B6DF1C59FC9AEFB71844F07DF2316E719BB077907FE0DA599F02767E10BF909590763ACCA081FACCC7F9D6F87E50383A8FF5F6A280BDC27FA485029C315BC1749B1F0078038454D7C1101C7ECDB3A1E77F95FAC7EC579912E07F915E058D526222DE31C950641A995C23210B291D2F22D09D78C1AA41A534F4FDEE21A9E0D1DF9720A3789E16CA404AAD79AC45074CFC394DF6E209B3345C0177D14444113CDF2CE7A8789C4B2E0FADCCAAE770084F397227C13FE1EEB14CFC36261F7F2C02F63AE6E5AF67C8D9C76D21636D5295077128D9DD88F6B0C2463EC490F9FF56F05F53B,
		ram_block1a_18.mem_init1 = 664'h2D07FF98FC7CE603E6887DE00A19CA06CE4CC3F77761007BC7EC3613A207E40FFEDCF7705B55D5B007E6303E0865B93EA09CBA087B6B9F81BF86477600762FE713A50FE6C803F7899EF800EF87C86DE4446D36,
		ram_block1a_18.operation_mode = "rom",
		ram_block1a_18.port_a_address_clear = "none",
		ram_block1a_18.port_a_address_width = 12,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 2709,
		ram_block1a_18.port_a_logical_ram_depth = 2710,
		ram_block1a_18.port_a_logical_ram_width = 112,
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "WEIGHT.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'hF9FC7575758B0E040F5D1DEF7EE5FA4128405AD7E4B9654A414869413CFE5E3B52E29B8D707EBA83EA087C99DAF522EA54AAFD1D2BD3DC3023D7840F6DE3D961AD8E0C08D3ED442AFD6766670FEAA8F18D48F031E1EEA4CB94680E2BFF13071F8A1D8E66BA58065877952B9329FF9169739F007C141F083FC589B848D4588BCAD01562A187477E9D3F9BB844DF1417D5FC4E9F3403F7636A13D11D69B820803B1FC06930B5B826C82CDCA110BF44929BF083EBB84F8A47E51DAF39A46FA6687D6720604EA5B5B530C5D0FD4FE55FF72C8AACD02275E3BAFBE2670D745531AEF120EECBBECA112DD167316EBAB2265EA0294769F43670F7CA555218954F39DEA4,
		ram_block1a_19.mem_init1 = 664'h3259D1A3A87946E5F64C1F90469B85279F78E87E799E02A18E300C66863FD87D3B029A7BA7E1D4C7A656A6A4820748852C9E30758987072906071FD0E661999E0E6E27C679287F19B78E002623AE1D1A64671E,
		ram_block1a_19.operation_mode = "rom",
		ram_block1a_19.port_a_address_clear = "none",
		ram_block1a_19.port_a_address_width = 12,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 2709,
		ram_block1a_19.port_a_logical_ram_depth = 2710,
		ram_block1a_19.port_a_logical_ram_width = 112,
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "WEIGHT.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'h418F900B19DE5535480D23BC7020D1F0E341F8C7FEC0275AF929C1783034884E0E382C2A275087543B82345E8715E7C113BBCFEAEA397101F16A79B468EC6104FECE1F9B86DC81F155E98119AE9F70B5744598452F3FCDFF4F861FC76D1EB893F2FF95CC27755BC6CE225473DABFFB1939FFBA6689FEBC20FAEBCE03E10001D8EF38310644A3F3C330B127D1171C831FF187DC050A5E5F1C4574409703FDAFC21A3419E0B9F7C8DAF71A0E4AE5E14FC88F8E72BAC9F5B1CA218E23B0335793085250BD40824858410A8806E2445FA933B16ECB03476AAF8BACE0B9F56803FF307F1AAFDDC57DC030EA12C73FFAA712F021C80E6BAFAEA0F4CA1790503BA09EBD,
		ram_block1a_20.mem_init1 = 664'h24C8880307F0E989E9662A389F63B9C303F6084727163FD8B980A62008506FDD098EE21980113EDF70091E87CCA9F41882A840420FFF685600EFA8379E380204280B91D1DD15F646A09F458821FF90999919FE,
		ram_block1a_20.operation_mode = "rom",
		ram_block1a_20.port_a_address_clear = "none",
		ram_block1a_20.port_a_address_width = 12,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 2709,
		ram_block1a_20.port_a_logical_ram_depth = 2710,
		ram_block1a_20.port_a_logical_ram_width = 112,
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "WEIGHT.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h618F81A20F160032E7D2D80D31BF14CF2994D1DD2D70F80DFC1DEA1F048BC66794AB93AE5479B45E3069BBB36CE601C224B5838720F1DCFE134D9400F960FBB35D81CB603C308D568E88EC9F51A1977845C9587F8B393E985F36D88A0F81CE1C7CEBD8C20036D8A87DDAC1D5121DFB5B2D988E0A1A90BD05FB3470286CF8584E151AE23C0836FE647D9F4C81A4AFE034DEB6EF5BD8A6FED5501AEF8F663BA47DE6D3A11D41BF41E18E29E201F9A68E58B5AFD3CEA5FE534A0F25F757FA740655A31A712016102AB62F0ABC9EF97AEFFACA0611925BB8A9733BBFFFCFA445F3DF1238D4AAAE4EB2B141E8F29C0481E917F527B5797401E17FD8C8EFABC81B244B,
		ram_block1a_21.mem_init1 = 664'h36FAF979F33A6599E9201FD96FDD9027C1F81F4E3C661FA5FF3D0660E11D661DC8A7E7098CB67685B9CB017FA427CB8013BBC3055C1E604EE667B87E120981E61A2A92C5FA5D9FA064F38246741D9A941E1FFE,
		ram_block1a_21.operation_mode = "rom",
		ram_block1a_21.port_a_address_clear = "none",
		ram_block1a_21.port_a_address_width = 12,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 2709,
		ram_block1a_21.port_a_logical_ram_depth = 2710,
		ram_block1a_21.port_a_logical_ram_width = 112,
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "WEIGHT.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'hDF4325CA7F1CBE4BCE40640FA6E1709B818D5FAEC3EB537F579FF4554FD26CF57E1F3F18C76B8D27E3A7331FC383CBEA9C75B91A1B18477CF1939E6E7417B1C713CA0E7A1C0C8F7C2F6740E8D7BBC1AE470DF45348CEBB07A039F4738ACD1F71DC1FC000F3C8294E1BB8EC39CC1EBAC6F78F3A67BA3420751DF40F02557315BDA8FE68E112C9FFDB1E3A9E8003E8072475F52A5331411C24281998041F3F79CA1CF82F65DAEF44FE7D471775A9055ECD720E6B0E9D4B83CD361AA20E845D4A55A93DC1ED333489A6C4225E04BFC1540C09B412803E51EA8BAC45C4C5D872B17351AEC3381F7F0C183F716FFFC6362CA63D58AFA7BBE3ABE22CACDBFD3B4B7E31,
		ram_block1a_22.mem_init1 = 664'h3076324271A07869BCE94021577439F8752E6977D61B61981D8FF3FD245DE4D8C1B1CB860A0FD8C3180A0D8FD877D47A5955A28324387D4AF651E7075DCABEF121558CFF8F1AC168786A625C8BD76DE551A2DB,
		ram_block1a_22.operation_mode = "rom",
		ram_block1a_22.port_a_address_clear = "none",
		ram_block1a_22.port_a_address_width = 12,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 2709,
		ram_block1a_22.port_a_logical_ram_depth = 2710,
		ram_block1a_22.port_a_logical_ram_width = 112,
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "WEIGHT.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h97F8F859628E14DE3D19949FF8124B73DE8D48C2FDCE334E3177FA21737065BA698E72D794CAB6DD6D31F2E668003709A7592AFEA2077400457882AC3E6A0C2477A49DDEA5B5C1FC66637B2FEC1F819C4A69438CBEE1C9D567C0D5C65C22CC9E4ADB5A3B74171325A508DFBFC0E282AF1E5C6F69E1F81F83F0F0C1C1A78D3821CB99250B3185A605FD774B6A00BDEC67383F3867B94410ACFC68783BC01786A47136D6405F7E405914B304208F866C130A077C12646B710C68AFA858A4F0D8F3F2C3D834BADF4FC621D9AA739B1C0999A141154821C062C0C9E238E456906A1AFCB81F8F2124B8EF0E6200F0617DFA73C78E205509AC798787418F881FAC22DA,
		ram_block1a_23.mem_init1 = 664'h24CAFFFFC9EA5A21783EF45E4D6C78907227EB0746354A0613B783FD79F42005CF563FFE1EA329F83BF5F9744736C69E1DD0F84FCA08B609F9786D07500EAE00EDD93E9F9E4AFA77170062DD20464DD901AB5F,
		ram_block1a_23.operation_mode = "rom",
		ram_block1a_23.port_a_address_clear = "none",
		ram_block1a_23.port_a_address_width = 12,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 2709,
		ram_block1a_23.port_a_logical_ram_depth = 2710,
		ram_block1a_23.port_a_logical_ram_width = 112,
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "WEIGHT.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h0AD4F823E45B7602916C1C8FC04176CC96971667E42970200761914954704A0151C7BA08B0C085216F93551196084CD01E185DF0A2BE0CAE2BC70C4F5D819B6130FE3F34FC2EC91C1D63286FC26E87E2B548E0017B121847097494BDE0245EEF46285FE897539EA907D40B2B97E419D303688D647DB471B9B73898C3662D06E7D6383CCD946281E33E9A3B2DB98E8E00CA9F88070E4AC2310075BDD45D120BF812808DF21BE2108DFBDF0E746845DD818EDABF06B3FFA4B8631BE7E39825C52036E165316C44AF426097A6A5FD93E8BBE04EF8AE0FFE3C31DC207BDCA9DCA7209F3EB30A671F006FBCC144F3D556C89DE3D8CE6B8DE28CC20C9DD14AA5638339,
		ram_block1a_24.mem_init1 = 664'h32EB6363CBA43558712E262DF6B46E6A91F6564ED7DE2A403CC3E4901011E8FA2A89C4D3C062605B6CD39901E387014C372627B281682E4A2001BCFEBFDF634C4013801876DE3CB26E81B67D7B7F8EBD8F9987,
		ram_block1a_24.operation_mode = "rom",
		ram_block1a_24.port_a_address_clear = "none",
		ram_block1a_24.port_a_address_width = 12,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 0,
		ram_block1a_24.port_a_first_bit_number = 24,
		ram_block1a_24.port_a_last_address = 2709,
		ram_block1a_24.port_a_logical_ram_depth = 2710,
		ram_block1a_24.port_a_logical_ram_width = 112,
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "WEIGHT.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h6A06BFE78C61A745A9D28D03A35DEC5AA2F73E4F687CCC14BC8C9F839F17F4FD78B3AF517BFDA6813971E8F8E1FF53B6DC34171F5911B45F2143F04DACA278FEC663C2682D38680A30FA5F4641E042D305D6C8A18A807C001D25C49105C9CFD9FF08E41C43B3396EB0F927A426BC75FC67CF28F0784531EF861935306CFCCC6432EF0FB49D83AF3B66B65810FADAC36FDD275556E25DEB6CF629E7AF461C7212C71572D8FB1892ACC0E4D025E46E18D38E793C147B2D2CE59DD3BEEC9A3C8A201A4D8367C85A8C41CDFDE27A860426EDB9AE3FF135DCA8DD62BF16311F292C787FFA4B7BF85C10F25F6E3CE53BDB7E7D92C7FF8C8BFC18606DD5F48221DB71F4,
		ram_block1a_25.mem_init1 = 664'h375B6BCE7D85B68580E699E1F1D19067A3183FB246516175BD9F96F877C98384E0B1D0E05C1E3637E8C707FB9F8C05C9B9A089EED837C05AC7C6A6621305DA41F8605E63F65819818C738561773E76004E1640,
		ram_block1a_25.operation_mode = "rom",
		ram_block1a_25.port_a_address_clear = "none",
		ram_block1a_25.port_a_address_width = 12,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 0,
		ram_block1a_25.port_a_first_bit_number = 25,
		ram_block1a_25.port_a_last_address = 2709,
		ram_block1a_25.port_a_logical_ram_depth = 2710,
		ram_block1a_25.port_a_logical_ram_width = 112,
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "WEIGHT.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'hFEE09616148F0CA68972090FE6F4F241DE0E7E8E43CAF1F6C7C3F03069CA45E3B2D7DC9F78FB93C12001D5183D4B11C60EE1FD2B07FFC06E58445C8E7F03D6631FCC1B10D1FCC6FA3D676E9DDC89C1E46A40A424077262A9E87CFD8FCE5FC311ACD3D412185EE71203C463896ED774E9748D3C3CBF3DAF71E55C3C85FC0A2F9C34FB011F3C010CA8FEC40060107D1FEB4C0F149772D335B2EF80ED21F03FDF8F14160704741CC0103C87C8882CE00E70CC47F0363814503D692BC90C3FDDD9F1C041C52C94BF01EB89D5494FC88E5A585F0AEC6008C27DE0FBF7DEB81FD06368BF9B06BD161DE0F97FDEC8D969E8F250B88C11E2DFAF613993D09B88A5E0B5D2,
		ram_block1a_26.mem_init1 = 664'h2A2444FE7DAFFB9F301DC70724784399EF1FE3F9BCEFF73D0EDD3ADBEB946510218361FCFA9265198263B568A8E25AFB22B079B076513A886F3DEA0FCB8FEEB6EFB1F80DB2AE88A7BA6466A2AEC2E65FEC8000,
		ram_block1a_26.operation_mode = "rom",
		ram_block1a_26.port_a_address_clear = "none",
		ram_block1a_26.port_a_address_width = 12,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 0,
		ram_block1a_26.port_a_first_bit_number = 26,
		ram_block1a_26.port_a_last_address = 2709,
		ram_block1a_26.port_a_logical_ram_depth = 2710,
		ram_block1a_26.port_a_logical_ram_width = 112,
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "WEIGHT.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h007F809F1E97B7F101589C19EF8E3703E27D76620754686981D93B1EEFFD57A63957F3E46EE761EC028D8C43D5E75FB49B5EE895CE9039F6F327F7212B8DA3DD63395C6BB9A82C270B03E61EE80FE70F2BE2EE1CD2AD749A538773F327D7DE39E8E685253AF0D3E8990D58C52FBBD23CD68B439616613DB07914F77D971A57C62E4E3D65423F24FE283CF5209DD14E052567E0944F866F1885B9609C3D7CBFDCD3439C53BF8E6232D2DE8A27F5C3EFD247D909E89AFE70D8012EAAEFD1554B445FA19733D20439007584178511873853B0EB48435FDBF5814AA0FBF0DA22E94AEE04E721CE7C2904D814DBDD9A3D1EF30BDCFEFFE7FC8AF2EA6D05A57582977E,
		ram_block1a_27.mem_init1 = 664'h3D82AA01FE7ED780160577FFEBFA81AFDCD11D10DB6161E6DE6F4627917FD0203016F6F917E4015BEEB81EFB645C91A44E3E43DFEF86E17B569E15B86E30452D5EE533817949961FBCEE1B6D32291001A87B7F,
		ram_block1a_27.operation_mode = "rom",
		ram_block1a_27.port_a_address_clear = "none",
		ram_block1a_27.port_a_address_width = 12,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 0,
		ram_block1a_27.port_a_first_bit_number = 27,
		ram_block1a_27.port_a_last_address = 2709,
		ram_block1a_27.port_a_logical_ram_depth = 2710,
		ram_block1a_27.port_a_logical_ram_width = 112,
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "WEIGHT.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h9687454D0E4F04EBC22074ACC77F6A1B019801F9CE79096E9911121F8DCA89550071BFD9F1FD09B6E1B3C92AC3F3C9F629E408B744EC327E7AD7C3B1CF4F57F8E34A7C7A78DCC7473D76D30F799F032C56C7E0348004BA0841BB941D8B0F4FF0EC638C30B3DBFD3F8E80FDACFFCDFF66A3C91E4C797363776F9C183F111685E307F3B778C7FBA1C942B23FDB9544F86011680D205F5C789C81E60C472A13F4607D01D061EB0EB5EB3E4177181EF33926FC925FCAC9FFC94707BC04EDD1CD9B73F41DE63D0391480A7F03FE903E58A9E6DFC181F49E067E620026798791E9F27B319EA68A870F35646470D8DEA0F8D6A1EF02C52E1D72CAF38ED923F9F99C5C95,
		ram_block1a_28.mem_init1 = 664'h36127008BBAD794660C0147E57A27F7C623F00ABD59C69D65509829D859BCD0EE82DFA1558081976CD9818DF5005D1BE54F2575AE079F94E1154A4177C1D427164DBD8B838971F866FFB645051FD057485C2DB,
		ram_block1a_28.operation_mode = "rom",
		ram_block1a_28.port_a_address_clear = "none",
		ram_block1a_28.port_a_address_width = 12,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 0,
		ram_block1a_28.port_a_first_bit_number = 28,
		ram_block1a_28.port_a_last_address = 2709,
		ram_block1a_28.port_a_logical_ram_depth = 2710,
		ram_block1a_28.port_a_logical_ram_width = 112,
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "WEIGHT.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h6476F9540ED9E1FB9E13B3A8060B817CCD703B10BFF48FD17C5F60679117DCD885CE3179B2946111DCF3961DB33CAB3DEC03C7C0AA603014023C8CB620B8347E8473CACD6EA718A158244E827013583B6BAFFFAC26E21DF8ED9D07254B5094CEC7F8704F466A7BADBCF96C42F6E98C64991ED4E3C5D6020E7DE7E03851B0FC7C20383CA4951D33DA208628C701CE8EFD43E74C41831FDF03680B59D621868129D35899F4870F0B66E19BC1D7C88D7DA9066C252ADA37B1FACAA22701A6F6990B76A721A40E392FD1684DEF5357C50FE3C47BD6570731CFC6FB909DE7092E5FBECF16E21A415580E235950BDDFE483002A803BEE94C2738FB49CA85A324273673,
		ram_block1a_29.mem_init1 = 664'h2A27A3AEFE1E9F8A7996DD0730353802763A639B9421F4D9EFB99B792FC79608FDA9B4387C586F722079653D9DB7F719ADC93F0A366BDC429FF7266269D78F9A617E07962878DE941C749E02988471998E473D,
		ram_block1a_29.operation_mode = "rom",
		ram_block1a_29.port_a_address_clear = "none",
		ram_block1a_29.port_a_address_width = 12,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 0,
		ram_block1a_29.port_a_first_bit_number = 29,
		ram_block1a_29.port_a_last_address = 2709,
		ram_block1a_29.port_a_logical_ram_depth = 2710,
		ram_block1a_29.port_a_logical_ram_width = 112,
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "WEIGHT.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h1B836207874CEB120BDA3BCE2D1657FB1A3C6C91BFC83E0FF83417E9036954CF3E35F11080A66C29E9C824271904AE6863DAA8055EF66AAD6CD05863F1477786FF3783992052F9BABF211944F29E31E8C34323B75AB0576E06EBB9FB2F3C10F7F16E01ABE33CC2C46638FD32FC21F29BD481EB0789C6DB4038EA67F82BF0F473557A05558B0F89008250F861FEF63734897880FED95F6A690EB05FA19801CC165500D9987428F1220EA922B93CFDF837C9D10212F7B85E2E06FB38C56F99ABF7E836ED132938CDFEE217AA2CB01BE41EF9AD72FC81D7D3A1597FADBE1A549003B12BA8BBE016AB670D36BCC473E8C00DAF24E1D0C791C6F4AF1F59DC81679164,
		ram_block1a_30.mem_init1 = 664'h269B7FE87FDDA0664510306ADD80787832B41FD4C1AB88FA41DE1097F6E10275AF6E77B4019B9196334A5072582B1D7F1919EC219D51F04EC191D187C9DFFCD8E988CA7FFD5BB4F9160A8CF847E27DA083F12D,
		ram_block1a_30.operation_mode = "rom",
		ram_block1a_30.port_a_address_clear = "none",
		ram_block1a_30.port_a_address_width = 12,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 0,
		ram_block1a_30.port_a_first_bit_number = 30,
		ram_block1a_30.port_a_last_address = 2709,
		ram_block1a_30.port_a_logical_ram_depth = 2710,
		ram_block1a_30.port_a_logical_ram_width = 112,
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "WEIGHT.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'h399988E7DE8F080CE07A2C6ECFF27475587D0FB6824A1164278374239FCE387ADCC7D0431ABFC2D27F878F1B883CAA383DC9B53D1C1C437C0D47622FC712A86B217E071EF3C8D3CEF964820E9ECD01EFAF32FD7DA14D30439CF9FF1F81F5A457DC3484D5B35F951A05F6CA8A1758354077861736759DFD15473CABA734330FE8BA399D967C932A759CFBC36867C75C7B50FF3E6700A6F889C8286199E4175E2C1FF6F6E671EF43D5CCFD47A1BF21E90E8F3D5D27A01E7848EDA6AB305F92FC8F9187C5281DDE2D9B2459E1526B9918E20C8B411E0DF8CBF9E1E07FD17755799598194645B13D1FA77D8E08B54DB97922CD093D1159FE87920C7083BE8DAEB0DC,
		ram_block1a_31.mem_init1 = 664'h2033984E43D1E29D00C67388F9F9DE231BD009819E9DA3C81D1E76391CDB8FDC2198E5A0CE9A663BBEFA828BC18450D9B16AE04B881E7073A501982859E8FE05720F42D9937CE1C1A473C6631A1D43093FB2F0,
		ram_block1a_31.operation_mode = "rom",
		ram_block1a_31.port_a_address_clear = "none",
		ram_block1a_31.port_a_address_width = 12,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 0,
		ram_block1a_31.port_a_first_bit_number = 31,
		ram_block1a_31.port_a_last_address = 2709,
		ram_block1a_31.port_a_logical_ram_depth = 2710,
		ram_block1a_31.port_a_logical_ram_width = 112,
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "WEIGHT.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h88FC7E5F2D9B2A20C1D47E2EEBAF6E0E3B1E9BF1CA4D49B50A09184C7EC2C4FFF423DBADEEBF14A2A37E2C9BCF1C1F859D2C0EF6449CBFFAF13E786CED7EE57F4B9444226B28853B1EB461D7478F29947E35B11BA71EC61C81F885B30E4EEC89C4660DBD398C3C36DBCDA524B7EA3966456DFB0DFD6077C13EE03D287817523C0D349DD7CCC921D33CE28B09DB5E029D91A72F73B33BDE70C237CAA445DD1957751AFAD2065BB76E4BDD72356FAC53DE9E35778B11B85824CB983E94DB0551CDBF2F2D9ADAB27C417C66E25D2C4ECCE19CFCAC8A49F0F3092249B4A5472AF1C7CA04632680A53FC7BA48CE969E424CC8DE33B3A6EE9AF3476CFDF9B52624F7B6,
		ram_block1a_32.mem_init1 = 664'h2037FD779A17120626B7E5FFE866DE4182A25D8E0049CA2088F287C9DFAD9A347BB1181A12FA73FD7CD21CF81EE2244FE37C723FFDE7A0A859CA25A9F905800840F4C75817228D1B7509DF485E6E5CDD3F668C,
		ram_block1a_32.operation_mode = "rom",
		ram_block1a_32.port_a_address_clear = "none",
		ram_block1a_32.port_a_address_width = 12,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 0,
		ram_block1a_32.port_a_first_bit_number = 32,
		ram_block1a_32.port_a_last_address = 2709,
		ram_block1a_32.port_a_logical_ram_depth = 2710,
		ram_block1a_32.port_a_logical_ram_width = 112,
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "WEIGHT.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h8DDE91476D0EBA640C68080BD8D4760278A55EE74B399DF4018C84441D8E2EEEB2279C8EE67BB187638F978FC1C3F3E432B39D3959AE011E79C5ED6AFF06B6E1E1CE0C1C16882F0EA53204587D9ED063DF43BC21E01D02070C3248178C401F31CCE3886BA22838589908FC3F8D1CE7434B2E1F6497D164119A185C9A11115B8856B11DFEB1C141C21E171A79BF2E0CF3C1BD0CD78207107069604AF5D71D870C7EC21A6678B8DB8EE0FF1056AFAEB9038EFE5831154CD6A0A3827663C7589D0D727747A89CEC2E11521F41B93F8AA173C1E2501C99C42E21F1A01D700B320292F828A6D92339C44EED510CF20FB4E0D2C7EB7B03C38EED220C2D972D1A1E7178,
		ram_block1a_33.mem_init1 = 664'h25766CC469B9AF63E52C1CE1F9A6AA7435FC424DFBF5F7A59AC84119B8BB80EDBE88CFE69C19C17FF2518E780B96F6181D36412F9819FDF3859381F48FF4D628A9715F75F0F87D9B30BC111F821A4368F83F6F,
		ram_block1a_33.operation_mode = "rom",
		ram_block1a_33.port_a_address_clear = "none",
		ram_block1a_33.port_a_address_width = 12,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 0,
		ram_block1a_33.port_a_first_bit_number = 33,
		ram_block1a_33.port_a_last_address = 2709,
		ram_block1a_33.port_a_logical_ram_depth = 2710,
		ram_block1a_33.port_a_logical_ram_width = 112,
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "WEIGHT.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h889D04AFFF3E391B8FB2B21927301FCF2259D3640E376B3E5F92C2F4BFF761EF804A80340C3EFF97D39A3E9E829EC071B8BF9B3478ACF86260AEF267F75097C9EA513E2A2E3EF8093F09CA3867D86CDE9BB7EEF5AC9C7A6F82F3B8AA0FC01E8B74CC2DA7A39130A1FCBEDCF1C119B2E69B97BA5A8D17A0D66FC0F2311B9007CAEC314442B936DCEF31056AA41F741B3D4F454F42A47F7FB94E4A329448646489CB5EDBDD0ABDCF77C0BF9AF529A98F82F820328BD8AB0F72CFAA08E05F559903781FE08C333145A018832C283F402A98662194220BCAA43FBA5095A4D78D81A23A1D010022DC12B368382ADFAEE20812E00BA7F17D6ED91509BA1FDA02A3ED1C,
		ram_block1a_34.mem_init1 = 664'h304BE2A203B8C3547C207FC0105FDE408FB58501BFF9CD7C67D2F80A9627A8724672CE6BBD0467A9E678E307585FFE5003A9FA00086F9EF1B9FEAE88EBFF5FFC821F412002755B9AFE40E3EB81C7E1029E31F9,
		ram_block1a_34.operation_mode = "rom",
		ram_block1a_34.port_a_address_clear = "none",
		ram_block1a_34.port_a_address_width = 12,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 0,
		ram_block1a_34.port_a_first_bit_number = 34,
		ram_block1a_34.port_a_last_address = 2709,
		ram_block1a_34.port_a_logical_ram_depth = 2710,
		ram_block1a_34.port_a_logical_ram_width = 112,
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "WEIGHT.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'hE20211CF27AE86A061DC7E6CD8967A8791EE50DEEE28CE7281B14227348E0B0319F71E9DC6A2288160A6DD8AE4A7079C095C4B04F078987F0AC74B11FAC8F8D1D08A1D8C79FC93EE0744863F922F11741643201EC905B4A0FD7E53B92CD2C663CC2A8DBAD87BE83B4FC390129F1FF1CA46C43C0CFF013C94F9F40140D39F39987E2F12DDDC3EC81280314B22D6168F17C9E97CD60054F42373E98FE890BEDEC956DC8569F6FA421E46EEFCE905DDDFBFE6D2C29B69F4059C49F469E95B538BE0805F6342900C18CCC0850035DB7473EA0CEE70CD2DC941AEDBE014754BD1857BE8E8CDB9E3BD12307F4EDDEFE7F12004C3C417AC77FC70F162F9FC402FEFF6F0,
		ram_block1a_35.mem_init1 = 664'h2E85765EE59B8BE707E606E19FE391EDA89A3C7698686BB79A0C45B9A1F8E67FBFC1FF801B79F82480080A78171FCD339D17A2849E5CCD5FE666B1E226C1867435F0BBE19B1B23A2A58C411A68781C10707BEF,
		ram_block1a_35.operation_mode = "rom",
		ram_block1a_35.port_a_address_clear = "none",
		ram_block1a_35.port_a_address_width = 12,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 0,
		ram_block1a_35.port_a_first_bit_number = 35,
		ram_block1a_35.port_a_last_address = 2709,
		ram_block1a_35.port_a_logical_ram_depth = 2710,
		ram_block1a_35.port_a_logical_ram_width = 112,
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "WEIGHT.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h718798EDD61F3526597A1C7ECF062041D91733C39A88D970EBE9C669FA94530303D1ABEF43F35608EF9F07138E1329705A0068F59C8E3E4D89CD637C790C3EAA3CBA6E3D7D1A5284ED1F3807C2DE05A5DE58E04E2F53ECC94FFE3994D0FCDC56F42C867877C78F7D0A85187C3B943D97E70E05FFE500B38FC7C29B0705153ED354301EFF4CBB01C880F2ADCE9DDE1F4394E00D7632DF65BD67B52D2E260D8E965339B07C8E4EEF8E2761172937E88319CBD0DE4440F98C8F43E7C54B464DB9FC524DDB9EDBF97FD8E2451B49B896537BDA6C676F8DD97DDE2D5842305A0B6C4BA05FA09C853D66E5350DD80FD82814C9914DE1DF0829BAB3488FC28535FA5EB2,
		ram_block1a_36.mem_init1 = 664'h203E41C419887F65A9A619539C425A242F805B9186D979BF9995BE1B1D8085954178E12DC618487E6202B81D99C188199FCA1EC6FE5EE6E2E781086B1F03F821CC611E19E09D8B81CC6F84D6FC4E679F6E5EE0,
		ram_block1a_36.operation_mode = "rom",
		ram_block1a_36.port_a_address_clear = "none",
		ram_block1a_36.port_a_address_width = 12,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 0,
		ram_block1a_36.port_a_first_bit_number = 36,
		ram_block1a_36.port_a_last_address = 2709,
		ram_block1a_36.port_a_logical_ram_depth = 2710,
		ram_block1a_36.port_a_logical_ram_width = 112,
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "WEIGHT.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'hCE8F6507FF90F166B0401ACFE7C137D565BB9A0011CE637A84175D3C1378A4E77B0E0C33206AFDA34791B0363AC01F9227E83E3DDB96F99DF49DC62E757C71EF7FFABE537D74D3FBF8E074F8DE4C45E17679226E9C9E5D57A15FDAA327E4148833FC21F8FEC25C95AE7FEFC9ECE88A47DFAEB8A3DCEA68DC39E27F82B9707AA07C79013A27EED8C5982E890D145D07F1DCADA968925F2F18078F66A078B43F801296CFF13F9665A46717E2E50CB5B2B1F0A9209A86DB980B04FB780104970AE16846958BE439C9B2CA07FD29FA722011926597759ED96107B0F435B1470995B6A1B328B7E20C83B063E86ADEDB6A01426D50257B4D7DF860EE56B1930A82D32C,
		ram_block1a_37.mem_init1 = 664'h2D858E583F06703B5BFF7D6ACA44E8EA500C40626091DE76832B16107367E7E78630E0265068BD6E65175D6452469A1A73DB818A821DFF29D1BF61E4172751AFD99CF260E2066601298F863C28294A3E651AFB,
		ram_block1a_37.operation_mode = "rom",
		ram_block1a_37.port_a_address_clear = "none",
		ram_block1a_37.port_a_address_width = 12,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 0,
		ram_block1a_37.port_a_first_bit_number = 37,
		ram_block1a_37.port_a_last_address = 2709,
		ram_block1a_37.port_a_logical_ram_depth = 2710,
		ram_block1a_37.port_a_logical_ram_width = 112,
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "WEIGHT.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h743E3DD8C5687C71800C8333380C87E460317D64790E2B8F1CCCC98C35B1C2108A28C1E8A4B49F9982E168EE612C43D7C28AC6C76DA6DA05909CF03127EA4B287C6F93E3CCBFF889C8E2601975C0FE92A8B68E2877FC793C7B825EE1180CDB8F7B5370C72AE027E0EE7A2A91FEEA8E1FA3AF47A38CB1900886164E61EAB19A77B951CA5913A67EFC956AE112620690D30C3C16008C43547C72418A22C119560CFFC8461FE479677EDCEE7E9D9D9C7CA5C06114042E0A6E7212E96AC0C4B07904D61DA26C059E902360C03A06B72059F464686B0A70C3B13DCBD50E01875245F1A3D2E8B848B312CC82A088B3DE54E9B6DF47758E33D2011C03EED1AD66EB64E0,
		ram_block1a_38.mem_init1 = 664'h2DA2B439ED89EFE3919D786386C681BF3700790A1EC0BF93FFBDD709E7FEC7C98701E6D83DB8C87779DE1FFC1AD1E2E978DB97367E67D0D991B7C7F23700806396D819A0BC580991F1DF99A87E68080B6F0BFE,
		ram_block1a_38.operation_mode = "rom",
		ram_block1a_38.port_a_address_clear = "none",
		ram_block1a_38.port_a_address_width = 12,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 0,
		ram_block1a_38.port_a_first_bit_number = 38,
		ram_block1a_38.port_a_last_address = 2709,
		ram_block1a_38.port_a_logical_ram_depth = 2710,
		ram_block1a_38.port_a_logical_ram_width = 112,
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "WEIGHT.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h283956EF578A6404F1FF3E758CC8E65F1AE4022E5D1609E2A757B62DDD3CC31191E79DCF52F339283D9FC3939A2BE6488A51EDF0870C3CA60FF7ABE5381BCED305A6354DF9D4A3DECC13943EA34684240F5BE18FAA519E587C7E7F1E903BE30E8C0484739D6791BC03471A1E7F583DD047CB85B5FF15793FC31292D6771B1A693A78DDB112BED9BB9198BB4223481DEF4EE788F509F810CD43870A260822B8C345719245FC8793EB32F9C8931F00D8A2B6581B0E6FDA9128C384172DAA4718A5776F3DB44C1C6F016A435A83370A8B01EB7BC8058F38370BBE8499CACB2F9BE6030B8B148144B32CA1862831EC4686E2CE42A26FCCF504E111CB0769056BBE67,
		ram_block1a_39.mem_init1 = 664'h34BF9ECEDA172B5C69ABE7C6399D76AABA40FB18D041BF2D4B76B749BF959F8005B764287FF630D9E470FDE845A2C3F1A1A07FDCAF678245FCD61D68282FB0E7EEABF9830A691596E4B2CEA87A81F78AD71F41,
		ram_block1a_39.operation_mode = "rom",
		ram_block1a_39.port_a_address_clear = "none",
		ram_block1a_39.port_a_address_width = 12,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 0,
		ram_block1a_39.port_a_first_bit_number = 39,
		ram_block1a_39.port_a_last_address = 2709,
		ram_block1a_39.port_a_logical_ram_depth = 2710,
		ram_block1a_39.port_a_logical_ram_width = 112,
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "WEIGHT.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'hC19F110E1FE89B180C0047102BBB77F7E3E59F027AC0344F3FE0C7803DF0D0BC3E36C18190DC59725584207D87FC937B578E2F5679D4DB99881FF366A70D47D8407937B3CEEE5701F8E078FCF4DD691A9F3F03E19F8AFDB8358F5E82FF3CD7CAE1CC089F49C937EB963B6989BEFC07ED9AEE6C189578114EF84EEE3F27CB4365B7FA912A3FF6720FCAA48942B4C9BF15F6CE80A515A2F6D7A10F52CB7EE2B860133980E90FAF04715AB08D220BD56D24E55DB3AE26AFE397DFBD55C1AEA7BFF03F17792FD8DDDF99DC8F153798D89FD3B377CEAE0B787B0BB215AA8790A9D6770C3BE883059FC7BA5078820F84D7378BCD08A4FD5CC197E5828AAD7F2CA7761B,
		ram_block1a_40.mem_init1 = 664'h25F0A2AC8DB909F1298C0DA29FD79DEF8158383F15D10B8CF1818461E19BDE3CFB12EE111830FC77758A0C9F8E57C90011BB02066067E47F87E784E05D2183C4202E97FD3E191D9083FBC687D4FE1111F617DE,
		ram_block1a_40.operation_mode = "rom",
		ram_block1a_40.port_a_address_clear = "none",
		ram_block1a_40.port_a_address_width = 12,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 0,
		ram_block1a_40.port_a_first_bit_number = 40,
		ram_block1a_40.port_a_last_address = 2709,
		ram_block1a_40.port_a_logical_ram_depth = 2710,
		ram_block1a_40.port_a_logical_ram_width = 112,
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "WEIGHT.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'hC1F5EBC7917801314BA50F947C32956B20D1BB20AFD02DAC98B4C80F3C1F13AC9A01C49F71BDD5B07EA2B952031D23B55D1CAD8D0CF0395DC01F9C3FF7CAFA3AB50F43B186EA900769D4CB4EEC81EB02EFCA063459A530E92CB100E3D7D09683C4761EAD6281112D11696B9039BDF9C9D18FAC8705590949FD14EE28C68A4342A638AE99523202C2D0B0EC4E1B3BC7406E4E8CF93CEFC029E8CCE6BEE51A09E762302823EE8546927501900E4BF0A2ABC79FFD0E345AB58F5065576AFCC2EDB77E3E5CBDBC2C46257482C9F1FD9D8AFFF67F83B40A38E78AD321F8C7944826055B29F68F7F5FEF2FA8E169BFE213DFE7FEF62B2F2501E94F7309A31D86DA306D,
		ram_block1a_41.mem_init1 = 664'h2A1F1A47C7C13E4074477E99F8195887ECF58C51F34E79C0586201F2127E695A7D3F1691D9C78573D7C9E6FEA0D961C10B43D2069F423063CAD84E11E270E6196260479EB1A99EF957B67B9E080687408A6E37,
		ram_block1a_41.operation_mode = "rom",
		ram_block1a_41.port_a_address_clear = "none",
		ram_block1a_41.port_a_address_width = 12,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 0,
		ram_block1a_41.port_a_first_bit_number = 41,
		ram_block1a_41.port_a_last_address = 2709,
		ram_block1a_41.port_a_logical_ram_depth = 2710,
		ram_block1a_41.port_a_logical_ram_width = 112,
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "WEIGHT.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h6F7F26291FFE3F68A7F4A22539A1E31BBB3CBC620E84957FBE39D1FF25B612A51D3BB43603252D2293BE28638600DFC63B36CAC7BFD08D6E7125B27C38C94168BA6979FAECE5CC323F22AC78DF7CC144F73F545D5D1F9F1E938070C3AF4662C5E0E601A74A97BFD7FE3FC82D36BF1546007E78871FDBF580186AB424A10060FE3DF343992E4F37E0FC79DCDF341622116C181788C98DC1C4DE40CA8BF42B4F45A1EFF72C509A255DFFEE9AADFD2AE65FA1B618A494582C327400441CB0B617FFEF1563FF7F6C9A532740798830ADC88743A521E2DDF30D73C98F793B95F0A7F389DEC0B32E3FBEA8C0EFB0757AF9EB03F7B579405A57491491807F9B0007E6C0,
		ram_block1a_42.mem_init1 = 664'h25A5AA94B6018276B67B90F845818D6302F0023600C41645E66C4280126CB9FD6730588090FFCCEB7882276803DAD98768DD8D0F3FDFD3D3C83869F982621D799A67E275B802E198D997312810995A6E591E59,
		ram_block1a_42.operation_mode = "rom",
		ram_block1a_42.port_a_address_clear = "none",
		ram_block1a_42.port_a_address_width = 12,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 0,
		ram_block1a_42.port_a_first_bit_number = 42,
		ram_block1a_42.port_a_last_address = 2709,
		ram_block1a_42.port_a_logical_ram_depth = 2710,
		ram_block1a_42.port_a_logical_ram_width = 112,
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "WEIGHT.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h9347320B036F62E06472656857357A071E461F0F9B1C804C02C7C6A7208A9833C557504EEF42D542A12FC183FBEF432C0F91804C5C7CDA9E5F37FA903F1D260943FE545E0794478BCC068634A82B8EFE67C7E42ACC19AB057A760CFF98CFBC60B4D0331EFC0B25AC884C0E73AC8155B360506FD487DE4B67FDFD9A1F818A444606C65CE6123DBDAB1233F9C4DB660770C9360E58A2D66D981257A3B4DBB4DCF22B9EEDD8E987232DE7A9CCA79FE430CCC6383F1F295F8ACCEDFA3002A8C55716542A0B2DD0815B297EC2C685A5D79653783DDE105B9EF84A687D84BD0BE28D3D1EFFA217A50D34453E6019DAE14D8840A14AE68834EBB9E8EC15D7B82F115BB3,
		ram_block1a_43.mem_init1 = 664'h29A4A0461D8B988C580DE6E7F0622E1CAF4863199C69EA67860DBB998DE00E5067D8F8C9791A22396CFABC5849FE7779D5E4467CA07BB97CF9D897595BEE6A3367325F08952A15E72441E6FDEBA06322BE9F71,
		ram_block1a_43.operation_mode = "rom",
		ram_block1a_43.port_a_address_clear = "none",
		ram_block1a_43.port_a_address_width = 12,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 0,
		ram_block1a_43.port_a_first_bit_number = 43,
		ram_block1a_43.port_a_last_address = 2709,
		ram_block1a_43.port_a_logical_ram_depth = 2710,
		ram_block1a_43.port_a_logical_ram_width = 112,
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "WEIGHT.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'hE00798869715F7E376F8A3C17F0310AA1C5BEEFF4CD8230BEF1DC8BA4062A01F8FB601BFA221B5C2170708FEF125C0163613E542767C316BDE27537F41C0C649FC5AF0E20F7C5F40E80F8A1CDFFD6E0275C27C51C6680F36A38F7FE80D46F98334B201B7AA767DCEFE3403CD2BF40E991173E7978BDB56F2671E097C0908E2B70E5E544254F7955D63A00D0414C29230B3678EA31794D71D858F580E6CEBF9F27F61D83FEED7227BE799EF8B01049E96621C1A1F39EB89FF8FA0026593C70BA01D3F62A69FF0486848C603A12EF482733E71C6970F3FAECA8B35F5E7D3A7F7364BBAE21FA6FFE778FC434D1FF2EB03A29860F6A71CF395F140DC0071BFB25E35,
		ram_block1a_44.mem_init1 = 664'h336AAA3C4DF6BE6DC06A092FA1E5B8684C715EE270851BFF1B03379E6BE0A183A30475B1065A980589EB8AFD84998DB81B15C842C25EA505E5A1BC149607B2612918586DB69A9CA401C942A6701A9E82069FD6,
		ram_block1a_44.operation_mode = "rom",
		ram_block1a_44.port_a_address_clear = "none",
		ram_block1a_44.port_a_address_width = 12,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 0,
		ram_block1a_44.port_a_first_bit_number = 44,
		ram_block1a_44.port_a_last_address = 2709,
		ram_block1a_44.port_a_logical_ram_depth = 2710,
		ram_block1a_44.port_a_logical_ram_width = 112,
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "WEIGHT.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h37C499C9210E3FCD18493BF5FD427289FD127083EBD11F71C12DCE19A145FF6147871C6EF827D81CE892E8094F92EF7C6D0BC2F0E5DF9006499314F43FD700AE2F0E3B5D9366678ED707DCDAF1DE4D836D6FE3847A370BD22DA20177D6783874D254727A63079F3DA7941DEF1F6629C3014FC7544DB8FB31E713E1D726C07B00E13DA99714090E6792B2C667935C3FD554A1CE92038D7D8169BB0D09C4228C122700FB5CE687BBD8B90A4E871EE82886CBBD9FF02392741CC34A00A6E2CAB8DCC6C85FECC9BC3F08C0F6722D7C3CCFF9522BCB7A902E9EC1585599C9D21AEF8689074698D52C2325AD54DF9968674801CE06C0C3CF2DC66FF4F0849BDEF9A356,
		ram_block1a_45.mem_init1 = 664'h32459787EFD47D9E2187F3A8E94EC84B21C4DE8DD61A13C8A9E2D1799D9B2648F9F467D19CBA271DB7F3972AC143C028A40F02C3F2423D06D7366C4E49F047073C49038BFD9EFE2E7A665E630F1B0A88CF47B6,
		ram_block1a_45.operation_mode = "rom",
		ram_block1a_45.port_a_address_clear = "none",
		ram_block1a_45.port_a_address_width = 12,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 0,
		ram_block1a_45.port_a_first_bit_number = 45,
		ram_block1a_45.port_a_last_address = 2709,
		ram_block1a_45.port_a_logical_ram_depth = 2710,
		ram_block1a_45.port_a_logical_ram_width = 112,
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "WEIGHT.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h901C0A5C2D71EBF931B9C2286712CBF56C7E29099A547FBDF42ACD3BBC0DC017AF39E3776E9401E48168410CD77F4E1B09024326AC30FD85EA187D03333C0CB8EC2183D2A6315C04021EBF8998DB7D132FD79F86139FB7F9039C69E318DBFC81B943FC2F1FB6F5EEF6494862FB305E35795DFCC2815C8F807FF3C83F0890D30A1D2AA74848978DE780E5D72DD02A1ED1C93B68004220D931A676CF8401BFAA9912EA191276AE04FBD7A5CCADE8C40DEBAD3F728AB815A2B2E5226306CDEFD47034386938059D186005D578CDBCBE4A83C2BDFDB25E709F4078117B36C988BF3E83A4BF349F3EE62007CFA73CA6C8A805670085C33B404B7EE89C241C25E0138D,
		ram_block1a_46.mem_init1 = 664'h2F7639C3C6F157309838DEA7945C1F1797F9F183F7FF8BBF999DA8E77E70B08528461EFFA2E508BE3C1E76317C21BB191D1A1E7D0F9D4F2C0AEE8BD13EBF11B6ED785701EE791A8381186FDFEDC778617E1E38,
		ram_block1a_46.operation_mode = "rom",
		ram_block1a_46.port_a_address_clear = "none",
		ram_block1a_46.port_a_address_width = 12,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 0,
		ram_block1a_46.port_a_first_bit_number = 46,
		ram_block1a_46.port_a_last_address = 2709,
		ram_block1a_46.port_a_logical_ram_depth = 2710,
		ram_block1a_46.port_a_logical_ram_width = 112,
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "WEIGHT.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'h599F30F11083070B8B7B55DC5D6A16C573E9C0836D4A120FF16B623774908020DBB5B60F552C7DA9E213C021CED31DF24B02EAA32581D0D678F161063520C1C4B7023B5DF002C26644643B6FC70E535D8A0A38425F83A4A2F25077C0B0215CB4E8E59E3A7001B3932F01DD42B315A84BD36B9874AD80AF2978E62E0FC20671901843497D7F17956C90FDF8F344A4C6888BCA63D0F86474653BC89DA1FC337AD8966DC6A070A972D144609C001DD63B3FD1C276001718069B9D9BF939FCBB02B9FD1F796F20E354FFE08AC8122880FC4F729E43FE8BE2C8106514CF142020A5698967B5DBE91CFCB102C27DBE529DBD05D7ACFDD921116978D3A83A1A28D3DB49,
		ram_block1a_47.mem_init1 = 664'h309883D9CE3B7119E1E5689343C561ACF3A27BB02D924B7CDB37F6C1659996139776E7C991F66725E59EC0E7A7DEEB9B010BDD4DEA66C245E284C878437A81B70E41996C765B1B98674F9204D67B831806FDFA,
		ram_block1a_47.operation_mode = "rom",
		ram_block1a_47.port_a_address_clear = "none",
		ram_block1a_47.port_a_address_width = 12,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 0,
		ram_block1a_47.port_a_first_bit_number = 47,
		ram_block1a_47.port_a_last_address = 2709,
		ram_block1a_47.port_a_logical_ram_depth = 2710,
		ram_block1a_47.port_a_logical_ram_width = 112,
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "WEIGHT.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h1C6F6AE047CE5150550B82899EE14BD060F9F254F1A3058A88DCDEE64831C661EED260C1641FB21DC4612B10473CC03DD9830144EB20F474E009553227E3F8BE660DC5E68415008851E0FBC614C0685B67E28195D3A521F84C050FA25B815B0E89C8F9174D683565704875A1F2E0C6606A9BC1BE89288C27EE9069589401820708225D13C7BDC1C63DB23C4ED3C2DD67A8879E011301D6BF018F480E8803B8F109D2D8DF7E0796FE6500CE1E3BC5BB4A2CC8A38F0FB3E927EA0C65A8CAC45BE1072FECAC9E769E406C6736CD3C1F96019921CECA043873B31E7023EDDD817B46070E232684968B57F5178A1538975FEDCF8AFEE30FC08E6D65DF27792770EE37,
		ram_block1a_48.mem_init1 = 664'h2F4879FBBE1DFB80E3D5DFFAA824A012C6421250B860248B607F0661E1BFDE285528877899DF07CFF76427DF079509C7093B5A0DF7E7C0AB5CE7237C2821887027F7CBC67811B612DFFF08E380641C5D2A6FAF,
		ram_block1a_48.operation_mode = "rom",
		ram_block1a_48.port_a_address_clear = "none",
		ram_block1a_48.port_a_address_width = 12,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 0,
		ram_block1a_48.port_a_first_bit_number = 48,
		ram_block1a_48.port_a_last_address = 2709,
		ram_block1a_48.port_a_logical_ram_depth = 2710,
		ram_block1a_48.port_a_logical_ram_width = 112,
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "WEIGHT.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h7E9EF98A018B0804E07C988788D5D6E088E44803A5B4C772C67F3880868BA008118903FF08B133C82DCDD7D07814236C221D8031E5FDD9930147848D2FC0804A0A8407A8D3F8E03AD013FC678E89A7B2BD40F16C47E33F011FE04F339292E45F9B0382D08405D76823E28392BF7837D1209C63F440B83E51C71CD0496402BA06948918612DA1E1C8E9634BC3A0A5E3FE4978DBF1781E900DDEE37BFB268D84BEE637F4E0807C4052B59A73C07F182916AA9874A5E2AD017F17948F7D24ECE6E49E9F8D17DFD5709E55CDA17817B650FE9FB324ACFBF86894B79EF043040364396838FE44B44094E6D877D9F810412A5B792CB05CE9A5CFB166A12CFEC7ED24DB,
		ram_block1a_49.mem_init1 = 664'h200259C1967FA647A51A1F9ED7BB80675AB72F387C784C55863FCA42E07D583FDEA09E6D85FD728387E632BD170618E49E8E4E63C1C386175686FF7E2A3181F6D7F427A46E41B899F82317665BDE1949926787,
		ram_block1a_49.operation_mode = "rom",
		ram_block1a_49.port_a_address_clear = "none",
		ram_block1a_49.port_a_address_width = 12,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 0,
		ram_block1a_49.port_a_first_bit_number = 49,
		ram_block1a_49.port_a_last_address = 2709,
		ram_block1a_49.port_a_logical_ram_depth = 2710,
		ram_block1a_49.port_a_logical_ram_width = 112,
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "WEIGHT.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'hCC4E13A0C09B14DC403FD8835750797A4867A258F1F4F81F40799898E0FDC46BF5DE5BDE3EC2001FE04D9F9A44B643B3F0738274A23325960231018713E1937D2731A559201B080B406E1F878330AADF2CECBD0085607A581C7A4B451DA1673E38C41783C14BF6CC15C601E0FBF1C0FCA1F953F62C1A8D36F77C61CC24B3C300E13BA13D9230EBF5DE595EE732FA0CF365A40F10FF72A0406AC3EEA7CF6188436600FE96408398743BF0AA09BD1C41D3DD07EE1EE57B906DA4639563E6220DA5782F81A86C2C0E9480D3F2CFB91A8A9FCB7FE39C3EE5B71239793CE5C618B69E9F99E6BD0C07732689C940B7C020C282DD35E05F6B843B31EBCCD80A00511765,
		ram_block1a_50.mem_init1 = 664'h3B25F64F8A01A6067F84F969D265BE0A5036479396416439A7FC99701F971C587DF80471195E4FE362F5641899F97DED80E99E2E197BB8A37D9F86652C6DBF59E876E21E2023AD9F10C19E040B766692866601,
		ram_block1a_50.operation_mode = "rom",
		ram_block1a_50.port_a_address_clear = "none",
		ram_block1a_50.port_a_address_width = 12,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 0,
		ram_block1a_50.port_a_first_bit_number = 50,
		ram_block1a_50.port_a_last_address = 2709,
		ram_block1a_50.port_a_logical_ram_depth = 2710,
		ram_block1a_50.port_a_logical_ram_width = 112,
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "WEIGHT.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h2295908563C9487E15799D861E2E0AE830F0D8CC07F95BE3E0606123B33C400C582416BA8489FD3D778BCF4A7AB71250413B8D57E29251BA6AB7BB73B19D786E7B2D8C09B39848A5C15B0D660528B14CC646ECBE71E7F6318C1FD95C5611C433883BE679314F14300109F8FA7BBB7F3AB7A6313E9DC00580780D0618849CABBDE237A26B160D4AFF834DBC42C9765CD21789DEFBB4F93A3361BD25487FEB9BE477408A3C6C302471985868187F27928EE1C4FCF2827987CE5D214DA7016A08533DB66A1F21756F3ACE13551E3E1F8B8E87C852E36B83F1759BFF4D04891C20C3D34399AC3014ABF3AE4BFDBB80A0DFA3D66FCC3483738543FF4A7395BBBF1E86,
		ram_block1a_51.mem_init1 = 664'h2DA1C9042FF82C0FB0867310757B3CC537A955E7DEFF65D89C03EFF91902A106389D76D18C96BF17D623A003D1E878090BA6E901601C0858EE813E16FB4EF24572078E79ADFF77EB6277F5629D3FAF910FC56C,
		ram_block1a_51.operation_mode = "rom",
		ram_block1a_51.port_a_address_clear = "none",
		ram_block1a_51.port_a_address_width = 12,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 0,
		ram_block1a_51.port_a_first_bit_number = 51,
		ram_block1a_51.port_a_last_address = 2709,
		ram_block1a_51.port_a_logical_ram_depth = 2710,
		ram_block1a_51.port_a_logical_ram_width = 112,
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "WEIGHT.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h7B878FB062A17310023AC3C055C2F7E0E3B3FF03864C4807A4EC6B03031FF81C8FA98715B83493F1BBE0B01819EDC3AFB7C29E47E8F1FC0588157781F1D250C56700B36789269C0B3985071F19D276121F3A10414F61FC7D63875E2326C6DE9BF900D2DA5E0173FF24B84270FF748CD7C59FB8E908AA1C7916026F7887E6170292081DC7741EF3E529F2595815C99C0AE60E1D2002BEDAD3A147589D903658F91B92B9CC8DE7089FC7900E4523CD7ACC083B3D8D12AFA122622A34FBB8D6415D96B249B1CE392E306C6602315CBF86F3F3435C070DB0D9CBFC01F348B82B2F17CD10F20C253C640C15E417989D6F0AC6142A7EF3DEC7ABEA858FA1DCB663943B,
		ram_block1a_52.mem_init1 = 664'h2DBF7DB02DAF95CC09C659C11C433647F30EF7AD98A621CA5DD66C1DC783A75D83916678AB1C313219D83ADAC9413BF9B9B1DD1C447C0F507F7F9E73E45D5AA731E998842D501EC6ABA617F6D5C1770EE61DA0,
		ram_block1a_52.operation_mode = "rom",
		ram_block1a_52.port_a_address_clear = "none",
		ram_block1a_52.port_a_address_width = 12,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 0,
		ram_block1a_52.port_a_first_bit_number = 52,
		ram_block1a_52.port_a_last_address = 2709,
		ram_block1a_52.port_a_logical_ram_depth = 2710,
		ram_block1a_52.port_a_logical_ram_width = 112,
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "WEIGHT.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h06481A49DFD8F19A106069F048107B7FFE7B2D60DE5229021FB0B5BC2BAD063A1DF0FC8B98E470D1AD4A0023893787C19F423FA91C8F1483CBDA56F1A2134CBCA272F9DDA4F59CE879C1593FF43F2F254AC62321BEC5D41F298D39C3F4BEF1DA30B747DD4395737B0E553C8B6E4A50498651EF1B7F6BEADA699A5F75690515334EA939AF400BC6DC3834F050959F5381F5C4E8B19E0D4F5185288815299CC7CF73428C11B70DFE7616D6243632CC7FC15FE3D82BD3EF30FA827FA3EFD1DBE9C4168EDFB3D24428047F84074313077833D5AAD837FDF1F421CD89F9C1D93B8DC4FE2BE40BD0B1783DD55E6AB58A9C05791D52DEBE8CFE42D1E66114307FF81F7E,
		ram_block1a_53.mem_init1 = 664'h23992783F9F88A17CD097130C1327D197F826297C70E6C79A6EEE2692E17244618B58FEBDE097F3B684B8B1E61BCF248E9E108810B699F03EF16F5C66A4A371C385F0056807CE13E1DE8289C1C9B93F0B62777,
		ram_block1a_53.operation_mode = "rom",
		ram_block1a_53.port_a_address_clear = "none",
		ram_block1a_53.port_a_address_width = 12,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 0,
		ram_block1a_53.port_a_first_bit_number = 53,
		ram_block1a_53.port_a_last_address = 2709,
		ram_block1a_53.port_a_logical_ram_depth = 2710,
		ram_block1a_53.port_a_logical_ram_width = 112,
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "WEIGHT.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'hF9879AACDB3DF3368E80E101CBC513CDE882CEE07DE43B366C25505F46427CE24E1D6D06921D8705D394241577611CA07C725D3993BFCCBBE5B9936E0A7ECE31DBCE54936742CF0CFE68656CD6745083B3349031069A2575F26A7062C6066741D7A02138E2E444F6D838FF5DDADD86D7152F08D38CBAD0D13974FB8B94E9FB9CB57A814905B16C1EB254793D3A07D409484A400AD82E25F5E2C94F1100FF3D1F5A22413870266E32E2FE9392647D177705D926176B948F7E00734F8A2E913761E62EA928DC720CC2850E5C786F9F5582FEDDE7B9A5DBEE46DDD6BE1F02A847C5890059D9E797F9B425EFFA0C6EE9B01DE791D9D2EB30A2FE76D4E06E25EC3352,
		ram_block1a_54.mem_init1 = 664'h33A7DD66EF816F6909C7E7C9DC65980A5794EF49CE00E357BF7638D99EA6234161A96DF9BF9FA42C0E24ED3728F6E751EA09D9C7460B9D99DE704FF628427FE157576E2BC1FFFA8050E221759901EF98701A60,
		ram_block1a_54.operation_mode = "rom",
		ram_block1a_54.port_a_address_clear = "none",
		ram_block1a_54.port_a_address_width = 12,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 0,
		ram_block1a_54.port_a_first_bit_number = 54,
		ram_block1a_54.port_a_last_address = 2709,
		ram_block1a_54.port_a_logical_ram_depth = 2710,
		ram_block1a_54.port_a_logical_ram_width = 112,
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "WEIGHT.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h701492C4EDE07390B1FF0316B913CF70E5D1E910F9FC4C0FBCD0EB209819E51F8C31C1B5849C7A35E471B0BD13DEE23FC71F8B47E472B789A03EBC20226802ECCC0185B2E92F985918817AA12E819D1B99EF23CA27F0F9385E0DCF816C08F14FFB4330CF053065A5F0F84393E8D98613B01765FB09FE1F526A08D8B874B5D103929A410F5F76806686B05A8114BEAF00E94F8B67EDF8BC0D314D1FC758A0E8D380F7C4BD43A02B4275AC8E090CDC342BC7D9F0DF090B964D8FAF7FE057B50BC02C37F90F78299FB5FC83872489DA9E550B654FF28788640C207B95144511362C837FFEFEA1B57193ED794D8B384CBD84CD5597F939250C23CB9C935C4FE90F29,
		ram_block1a_55.mem_init1 = 664'h24321A78DF9AF3C9C18E06D9A677F9801BD2D9CE1E5065FFFBB306E9AB954613AAF3E6588DBAE96075EA226FFEFDC9B98D82D886676E6474DFE52842F319B1E420B11AFABA9DC7808473924C583019184755D0,
		ram_block1a_55.operation_mode = "rom",
		ram_block1a_55.port_a_address_clear = "none",
		ram_block1a_55.port_a_address_width = 12,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 0,
		ram_block1a_55.port_a_first_bit_number = 55,
		ram_block1a_55.port_a_last_address = 2709,
		ram_block1a_55.port_a_logical_ram_depth = 2710,
		ram_block1a_55.port_a_logical_ram_width = 112,
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "WEIGHT.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'hB25E095C048B8835B7CC950FF8FCA6C2938FD91DA69EE07FC7CCFCAAE9FD43367C02BBA7B053D3C1104FE1D87EE72BFF8E46A8DB48F1DD2F0AB3200F5F62D9611CE01B1ADF6D80138C37FC3F0D03245669C804573BF1AE08DE00DF087E03AFBD380BEE1608108610478603336E9E869D1581C27C70241B19F4030650E4AE1816160F0F9AF10BCBE8F4E4452070BC815AC8E34C2E5FD11318FE07A8208ED00B11513C30742C139A8E0A676C6F600DBCB6DE5B8431D03C7050007F2A74DB1D29007B2E0BD7D810AC55EF9663A6870EAEFAEBEBA61E14FEE0A16B681E7408324F4672120EC142AD2277E6F37CB4F8764EEDA94331EC4B9032356C4C7884627CD9E6,
		ram_block1a_56.mem_init1 = 664'h35898280B15364CC6EC27D839A446CD02752669FD471F2D88CEE59999AD23A5E3E1FA6D9E820603F64583536E880B259A7745D9A10691878E9BFBFA0BF64C698EA7E071973E8159966B03EDF553F64E8E62BDB,
		ram_block1a_56.operation_mode = "rom",
		ram_block1a_56.port_a_address_clear = "none",
		ram_block1a_56.port_a_address_width = 12,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 0,
		ram_block1a_56.port_a_first_bit_number = 56,
		ram_block1a_56.port_a_last_address = 2709,
		ram_block1a_56.port_a_logical_ram_depth = 2710,
		ram_block1a_56.port_a_logical_ram_width = 112,
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "WEIGHT.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h8C6E00BFFF167DD1E3DE0CFFCD906267BF1C42EF4298674043C1104D570C0004126B7CBEC39A9E030A210BE1EF32139257FEFD7B79C8483DCBC9EB8F75737EF371CCB55C7F729376212D9309CECDA1A65EC3E95E783CFE626072391D4826EB17789B9C4C9A5F797D83E7D13C23B4F99813F0972E7D64591BE7C788D0D76A65DFEE0E269607BC5AFF72F198748756E90605F8302E0FEF5F1744C12094BE40B02A36B390D09B54F246B36F94E50249619C6D7CBD49CB75B1F55B39ABEDB450E3C47159B502EC064852FB842EF0F6AC1578F86BE03BDF980D832868D374C200EB3C7FF1F376F24D5540BE30023C07771111E9EAD657871C12DCE0B4D9FF3FF6F9BE,
		ram_block1a_57.mem_init1 = 664'h3F5780618173069A26607C9A1AEE667C0D74CC13AEDFBE61AE71C1B90582BCEA283DB010FDA84BF8745A38B0E0079C4032D753189C0B93BC009EC4CCDE7C55D8FC46610C36467D9F71AD9F5C339F430FEF665F,
		ram_block1a_57.operation_mode = "rom",
		ram_block1a_57.port_a_address_clear = "none",
		ram_block1a_57.port_a_address_width = 12,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 0,
		ram_block1a_57.port_a_first_bit_number = 57,
		ram_block1a_57.port_a_last_address = 2709,
		ram_block1a_57.port_a_logical_ram_depth = 2710,
		ram_block1a_57.port_a_logical_ram_width = 112,
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "WEIGHT.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'hC17840C51D8E8E28F1AE5379C8F4A00489761717E1FB6BF4070A6F85DCDD39ACD633DDF1EFB994922A6BDE91C193C1D03D3C09FD2008DB30167467B18A1DC2E30CF55C043D0C8F3EA07CD2570ACF30DE1D41235A801CB38AFC2E4DAD81150931FE3CEE3E4ECECF128FE7A8B7085D43A9718FFB1C58C40303E0259AE443BB1A0C361D815A4A36C5B42849F0351CAE1D78E79C60841C3EAC038AC2565A020EF81DDEF1015D4FED3D555C91AF47E6B21D4BF253721636CAB3635DA7D2708581DE567137E861096AE506050BF42435149188B634680A21CB8781B0798DC6B5AE12BA989CAC226D3152F147DDA91D4E6E9C03A689EDF9FAA3DFE412572E444BA1EC19,
		ram_block1a_58.mem_init1 = 664'h322FCC43F1D8ECB997902AFA2629E937CAC008C2FB2C41A6FC6740A7803E56511F830FB703E784E9B3B8CD67C5DF7980552F398C8F66FE09947461B0385007DE118B8BF69B1FEE7EC3EA7A39304F185049FBBF,
		ram_block1a_58.operation_mode = "rom",
		ram_block1a_58.port_a_address_clear = "none",
		ram_block1a_58.port_a_address_width = 12,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 0,
		ram_block1a_58.port_a_first_bit_number = 58,
		ram_block1a_58.port_a_last_address = 2709,
		ram_block1a_58.port_a_logical_ram_depth = 2710,
		ram_block1a_58.port_a_logical_ram_width = 112,
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "WEIGHT.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h811860DF2F9CA30F8D12759DBFF801DCC2B11C6658E2232D368F38FF9F59C8F76F1B882DCE9FF1D2F9743F4381AE5364FFA99BD7CB80B1F018688F28A74381050F5DEAF2CEA4ED69E9F663F54D6DFB1BB785C735AFFE780D0D68A6F3CEBCCD6EE67E3423B028EF269658E481C0E831439C3E00138D5E706D3CA6572180520379FCD76A88071E3C7049D1EC624D819DFAF9E080FADA0E3E73C7AB002F2A67FEF94BEA82E8EEF7D976FF6C87BA1FF59BE271D01780A1F80DDE0CFD9F0B2C0B8AC1C05A7C1600764843C2A3DC07F840FA03D7CBC1518DB8383BDD478C011D0CEF2791EB8DB1220DB739024668AFEE76B0954E46CEC96BE1D760139EE7CBCF677AC6,
		ram_block1a_59.mem_init1 = 664'h3108E3039F7EB7C2E2098C49790AD6135C4D959F31F58FBCF1E111F7F67B9A707D5E0E655FE339993079BCF7564AE92C97DB9D180E85FF679CBB399995F11D9C60E60784FFA1A45FAE2E3F1DC6C609E93869BF,
		ram_block1a_59.operation_mode = "rom",
		ram_block1a_59.port_a_address_clear = "none",
		ram_block1a_59.port_a_address_width = 12,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 0,
		ram_block1a_59.port_a_first_bit_number = 59,
		ram_block1a_59.port_a_last_address = 2709,
		ram_block1a_59.port_a_logical_ram_depth = 2710,
		ram_block1a_59.port_a_logical_ram_width = 112,
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "WEIGHT.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h7C7E740B3EF1D1338C84222145472DB6E2C33B276CD4C3997B07900923D00A203EB7A4799F24AD98DBB701F4834EB8073F838BEBEFB0FDA9BFB89B6E58BC5F281A5D3CF68F6443BC3601637AD58E3864B63D4870F00F385E7330BBE3073F3EC1E3CDC9AC5C14ADD9EA2E1E5FC04DA04B3B3EBD83C9DEF7A0B0F10E03D2C7612C7DC534F2321559F311B65640895B8BAA005719371E7B570527163885D69C91BA4F909D3D380FDB2C15C6B85784E17680ACD9C5CA383E9FD0037ACCE3BA03C9CA6AE378748AD850089DE6676B7BDF1CFCF8AB800A8DE9178200A015919369BDAEBE33EE9B9561E2A2B6168D1ACA3513A8964EFD5D4FC39EAD71365DB1E3BC5EF7,
		ram_block1a_60.mem_init1 = 664'h367DBBC79C2FC54EEEE81D3E1109F60028361E5228600061C67DC2A5F609A8623FE15C3A07F7C3910E73927C950339EE12887C54BDC78BD8F9FA2F893062F8F89F03E3877E41061EAB879EB4F19A1EE4203203,
		ram_block1a_60.operation_mode = "rom",
		ram_block1a_60.port_a_address_clear = "none",
		ram_block1a_60.port_a_address_width = 12,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 0,
		ram_block1a_60.port_a_first_bit_number = 60,
		ram_block1a_60.port_a_last_address = 2709,
		ram_block1a_60.port_a_logical_ram_depth = 2710,
		ram_block1a_60.port_a_logical_ram_width = 112,
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "WEIGHT.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'hD9CCF086796E39E1F6461A398380A69678473F77DED227DA0300C3AA6181F169CF058C36E62B2C20F6AF879BE008E78F3F936BBA5DBDCC3593B1F978787C7339E4513D10DD6C219302E28E60DAABE7C27A33B32D973DAF9273F600369A843B4543E07BE095BF6599D3487DCF07520F4621DDEFD93EFBB0B59DED5CC13308F15C37D3A2B8061D463FC9DAE8C3FA4546D03F30420CC8B040FD7ED09A9E705FCFEDE2475B2E1703BCF0FC238AB79E39C3D3F29568CA3D5B6F35C401F185C03924078874881C55564A672EA939015891EF514A28BB916F81A8FE8BD19F1EA9FA97D703D49271B8F340482204AED998BAA850AD01C1D332510152B9CC3625836F7F42,
		ram_block1a_61.mem_init1 = 664'h244469A386781A7624BC3A1A0D9D9FEFD8F7DC1BE7FF69CBF9C98067725C98580F6B9E7F8B52188E140E67978E66F91C89B9B26587803EC7883E38C1FF6F97FF246427967F899F9B92459B1F37F711E906609F,
		ram_block1a_61.operation_mode = "rom",
		ram_block1a_61.port_a_address_clear = "none",
		ram_block1a_61.port_a_address_width = 12,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 0,
		ram_block1a_61.port_a_first_bit_number = 61,
		ram_block1a_61.port_a_last_address = 2709,
		ram_block1a_61.port_a_logical_ram_depth = 2710,
		ram_block1a_61.port_a_logical_ram_width = 112,
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "WEIGHT.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h8E1EB9D0E113F87DCE3E8D8E6FFE93F92C0058587DB2990FF0FC461B655FDAC6507F9DDE2E453E1FF2F8451F3E7F4894E123A432E351C7CC4921C9C70D81FF531B879CDB5998C2FEF4EB71C69C91E0FC0F9CC30E4FE27348964EDFE5BEE707771863FF231C01C259E1A3D99079F37E94439C10C7F2390D9439170446F5F9EB19803AFDEE500FC4C772D096299FD64E59D4A758070E0A5DF04136D174431D1F391382D4EA9BE6BF8D918E8EB5F456D9804C7F2B3E255ED178E0F66F0390E5FB0913400F818D8409005AF60FB3BF92A453825BB81A01182183ECA531FA3F1F9783FE0033A4871C04043C0002362F3F4C6E4B88493B8B2E22682459C3B42DA9713A,
		ram_block1a_62.mem_init1 = 664'h29245DA459C169DF667E6A23FBA56E7E05E22745139F88208782D991FD5B09E767E1A6270CBBC20A2A099CB233C0385A752D9BFF9C99981BE549E1AD03B4F2199E95267CE6DE696A6D107BFBAF17EEF0B3A2E9,
		ram_block1a_62.operation_mode = "rom",
		ram_block1a_62.port_a_address_clear = "none",
		ram_block1a_62.port_a_address_width = 12,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 0,
		ram_block1a_62.port_a_first_bit_number = 62,
		ram_block1a_62.port_a_last_address = 2709,
		ram_block1a_62.port_a_logical_ram_depth = 2710,
		ram_block1a_62.port_a_logical_ram_width = 112,
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "WEIGHT.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'h647E0FE7674E38C524410E3C8E076E1A7D9D07A34C3BED340107B1116F1E28E3A207FE22C97E8E8747A6C32F83B1E0882AF0281B0D8E603DDCCF1D4BC703F6C684544A0D6FFAB98E3F26886D777FA0828D9EFFE8F08D19C5007FE0FF82D837639C61EC4073890BFE9AEBFC1FA6FC7852C56D3B2DF5D47379CFDE1D2B0FBE872819319A342F0ABB79C112F86B53491BD7D02DDC12101207E15C06A28230F78C5B1676F26C7C17AA78D5EA8E99D6409FE38DDDA78193BA023EDC0471E7DE152864C2534F8C047C002801E5382772D44E5913A8D89173C6901378DFBC754780074747C28539071F203DAF0FFEBCB2F050838E86F1C1C68517A92190DDB887E30FC6,
		ram_block1a_63.mem_init1 = 664'h2A833F79F199EF738DAB8D13DE27814D578835BBF200C11FEECA2843CE1626359765058CF3DFEC2B060C2E2A0DB8D269D871098F404179170FB647F06852274229ED3967B0996601B1B0089FBCD0BEDC2477F5,
		ram_block1a_63.operation_mode = "rom",
		ram_block1a_63.port_a_address_clear = "none",
		ram_block1a_63.port_a_address_width = 12,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 0,
		ram_block1a_63.port_a_first_bit_number = 63,
		ram_block1a_63.port_a_last_address = 2709,
		ram_block1a_63.port_a_logical_ram_depth = 2710,
		ram_block1a_63.port_a_logical_ram_width = 112,
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk0_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "WEIGHT.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'hECA0D9835F2AA5E6E0F0105C6327261E95FC6EFE2EA09C02B6179F2E0D9D80339DF1008FDB4180A14008D02371E7E99E1D3B1D01C5FE183B1B06CFF3D1E1F791E21A3C1841D987828F91D076FF0ECF8D03C7C01A0F103C1424E8031D8C0063E1F86583D3A05FB6AB0E279D032F58D133E1C3FD147FC5E33C98FE10026833D00856FCE4BAB1299FEF74B647D501B72DF360E4C8B66061B79E2C332305C0DE06036690D43CB55CD1FEE5B6E4634CDA688D999E34333C7FA6FB4A3F2FF9B745E5A2D00BB15E90E607D981CEE35B398E59FA225D707BB4A6CC567EFA5120130BBE8A7EA21F05D45783CF6BE91F4C7F4451B804B2CFE8BFC9D1187566C68624EECDD7,
		ram_block1a_64.mem_init1 = 664'h36A59F4411FA5A02163A7E49D7EA07BE70B60F0795DFBC83006371DEE2F6C0C2418FBF879EA64C7C9A4D99A372041454993E0581B4197E06E059FDCFDFFB771EEACCBC1D87BEE06F7ABC757FA53F826159A083,
		ram_block1a_64.operation_mode = "rom",
		ram_block1a_64.port_a_address_clear = "none",
		ram_block1a_64.port_a_address_width = 12,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "clock0",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 0,
		ram_block1a_64.port_a_first_bit_number = 64,
		ram_block1a_64.port_a_last_address = 2709,
		ram_block1a_64.port_a_logical_ram_depth = 2710,
		ram_block1a_64.port_a_logical_ram_width = 112,
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk0_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "WEIGHT.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'hA11F987DFD542F1991A3F2601F1ACDE6328DFAC074401581D75206FFEDE0DD7F9E7ECB039FEA6D8419BAA0078F3B17517D288BC4458461AB301CFCC1363884E4EE7BEDDF8EA69CA8BA2456A4434E1F0FF6338AC13E7F925D2F2934C2DCECDD1FED2C513F2BAAB55571239801832C14D7DC223C118FDB71C03CE07E3D9B5023253E5C1FE582119BC325103004009F037A21A6B43B37D3C64F802EA0F20404519FA032B0FD4030001AFF4C516430BDAF1C8FDE283B9CF4E9C5847F47B413CDC1B0309FBF84E3E805524FB601FD7F7F85A0B7F8B2272E54634116E53046FC47DB276AD23BED7028863FF5B44A46708A3FCC0144EE308D4E1461EE3522020DCBDB2F,
		ram_block1a_65.mem_init1 = 664'h3619F750BA16A42D67AC716B2206F1F8C7168E0A115529F02C21A461711DF6AE7AB3A7CE9EF86D915D17C1C7C69FD5EC03D71E32E0F27E5BE0A4F9A0D83CC7AAFC2F81B600010B54769790113E5D8A784F42D6,
		ram_block1a_65.operation_mode = "rom",
		ram_block1a_65.port_a_address_clear = "none",
		ram_block1a_65.port_a_address_width = 12,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "clock0",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 0,
		ram_block1a_65.port_a_first_bit_number = 65,
		ram_block1a_65.port_a_last_address = 2709,
		ram_block1a_65.port_a_logical_ram_depth = 2710,
		ram_block1a_65.port_a_logical_ram_width = 112,
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk0_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "WEIGHT.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h1EFE665F5F90F673BF8040F2473159FE704BAEE678402A9B9DE1E02D232EAF039D64AA310190D7B01B95B1753B04C70E7393F428A7EF41939DE4F3CCE0387F00DC4E797BA0B32BB038034E3AEFD80F0874B9D8FF5EF79E42E7D17A9C6E57F38AC747917DCD1D72A18C7620AA079817CB973695C366213A0010C84D746140207EF7FC13647CF7647F64A744809951D2FEDFDD2FA2A655DF5004396F1F8B1DA30F551AC85E76B2A42B90F5144AE2CB27968C38AE6B7A0FB4958B3AA0E9CE42ABF2522FD1D8B22E1DCC4F88C7DD7EF8081F25FBC41A5ECC0C829FDA51280A85B819876EEF5FCAC944775C6E4A7EAA456163591CC06F4F1EF3FF658A88C60ED53F9E,
		ram_block1a_66.mem_init1 = 664'h200767F1CC644C85AD39ED866493A1842BECF9C66B8FA10FFC5C8F4EE6409D9D7C621DAE63751EA4914E6F579777CB547999786D65CF0F919F846AF6AC4D9DA3C8CEA9EEB2797C177BA002E7906279E7C44418,
		ram_block1a_66.operation_mode = "rom",
		ram_block1a_66.port_a_address_clear = "none",
		ram_block1a_66.port_a_address_width = 12,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "clock0",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 0,
		ram_block1a_66.port_a_first_bit_number = 66,
		ram_block1a_66.port_a_last_address = 2709,
		ram_block1a_66.port_a_logical_ram_depth = 2710,
		ram_block1a_66.port_a_logical_ram_width = 112,
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk0_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "WEIGHT.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h897E0698078187A9F17963B1BC3ED98FFBF7C00EB839ABEFCA97DE83ACFAD81EAF768BC57CFC50F6201E0D4C55FF02704B15E4BEF0402FE6123720D7B71E28D8E071735AAEFF1C6B403DBE7709BBF61A85C4F013C7338F712D8DC7E681C0D1762E027F070383EF0DEE8281C73F183E342601EDF43B2F07F0E7941E3ECE187F00DD48174030EB01DA31B7474523FD89A151E7F12646AE7BAC4D681A5A864C33B91553985D73DC607AEEEB0E6148C82B1954B9A1232C6FF17CC1FAB9C2B6CBD28CA75FE504AC1613A4BA08230FDFE2F9B83483401ACFD80F92D1BEB9D0C6CCFB908026A310E206FEA258F08631E43D5BE4B410DC519DDC8FE56DB4D47E1CD48DDF,
		ram_block1a_67.mem_init1 = 664'h340A7D418454BC486168B47FB4E0F73ECEC41816A38D73E0FC7BA0FDA58ADA0E5C225DE2FAF628DDF812D8DBA1226D482463163D805A13FFB19815A97E70A29AFA0BEB86772E2C4F0702773E726E032EDCF91F,
		ram_block1a_67.operation_mode = "rom",
		ram_block1a_67.port_a_address_clear = "none",
		ram_block1a_67.port_a_address_width = 12,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "clock0",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 0,
		ram_block1a_67.port_a_first_bit_number = 67,
		ram_block1a_67.port_a_last_address = 2709,
		ram_block1a_67.port_a_logical_ram_depth = 2710,
		ram_block1a_67.port_a_logical_ram_width = 112,
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk0_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "WEIGHT.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'h1E6F46834D0A34C505735D9DF7DC0CC1B5EADAEF4362584C07473869FAEE8E6391EF9F05F1F3E5CE528FDD03ECFB53A40F63FBE51B1801574B57FE4F0D8389E68DCA1E1F41090AE7968F4E5A8D4FE004B9C6EC1B8F678003D068055B4A6D8C3D890BE880684406188B8D0A880EFB3167744C87344FFC6F71D54E2543AEF707AD7C4F8BBC29AFCE09085AE9227EDF912FE8364E5BD85FBD4D5A80D5260931F83F86AFD1FC7873F16DCCEC27391566BFB7E3C1143ABF107E2A37F72A026EA7FA94581FC9864A5468F26183F824FB0CAE70ECA912E43DD04DB94BE38D3717F4842A3823CCA1A21F2F750DEB88D1DFFAF006CF1571C46790539D617C1A898DE2DCE4,
		ram_block1a_68.mem_init1 = 664'h35D9D8398C6C46294661FB984338E260F2E66208798BFE610651260D97AF3A161F2D804839E47FEA6544F840624EF804434B5EA179C18F995B847E7E667831BBEA07E1A632231F993FD982858CD9854786A20A,
		ram_block1a_68.operation_mode = "rom",
		ram_block1a_68.port_a_address_clear = "none",
		ram_block1a_68.port_a_address_width = 12,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "clock0",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 0,
		ram_block1a_68.port_a_first_bit_number = 68,
		ram_block1a_68.port_a_last_address = 2709,
		ram_block1a_68.port_a_logical_ram_depth = 2710,
		ram_block1a_68.port_a_logical_ram_width = 112,
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk0_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "WEIGHT.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'h39A0A9C7E9F0F107A8604E1A2B3647F1A071DE80CE481F1E3420F42C1D50C1CD0750F7800A5C7FA84381A526019CF643699E39463FBCBB3D9D1BF870A77C7FE8E0AD0233847D51803EA17B3AFC9DEF5F7B87538E3FC7F63F78B03E947F8E5980C1F7B9DF6B6573C46C3C9D95EBC2570713FFCAD8CD52E9A47DE3FCB70192037E9C3D57F902BEACFCCBFF79D7D4CD98B859AC330A880FFAE4FE8A4EA76B28FAFD0DEAC3EC6415DD7C586A813818F7BA28F1011DA4A7583D5A01ECB0434C031347C036650D6054CBADF203AC007A01FAD03EAF83F4FDFAF850C13595B119DC5502B91BBC88640A2F8842EAE0D59A3AE503EFE731C92377EDF1439E47CFEEE2B8CC,
		ram_block1a_69.mem_init1 = 664'h29581D63FF7E3DBA4012914763C7819285407FE2FAAE7A8A19A5571FFAC9300880C6026FE6EB6119894679C7F442021ED80013C3E71606AA1E40946C5F0DFD877D859AE5A7DE907B736422477953F971E2CE18,
		ram_block1a_69.operation_mode = "rom",
		ram_block1a_69.port_a_address_clear = "none",
		ram_block1a_69.port_a_address_width = 12,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "clock0",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 0,
		ram_block1a_69.port_a_first_bit_number = 69,
		ram_block1a_69.port_a_last_address = 2709,
		ram_block1a_69.port_a_logical_ram_depth = 2710,
		ram_block1a_69.port_a_logical_ram_width = 112,
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk0_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "WEIGHT.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'hC07D42B77F8A473FD8C48A11AE59CDC7DBEA89854A44554FF4F7BC2DEDE7C5F62BAE13EF74FE878E81D9310777F70BCFC721873FE189F7E8F17A5DDBB5537FF557830F9379E904DDBA6AFFD50589729A3CA1C6F302EAD6103F4CFC1C2E0FDF41FB218119100FF87E051CA55FEE1CF1EDED8A10117650164F2CA074707DBA6804B0461EB710819556F1B98570411D3B2F094690F662B3549DA7814AAD0CE571F87B1684A2A18CE05455C80427D6D2EF1F8DDCB9BB627CE8B5A3DDE3A2728AE9A43CB7FFB7C30D8206C68EAF48E5C63062906BB85F2F4504D02AA6F13A4CB9E9E78F12CC19B4A5ECC5402E8DD5F42818EE437ACE100C08B7806C2FC98101411F77,
		ram_block1a_70.mem_init1 = 664'h328D8B518E263D191665679E0E8D60B0EEF058163CD618E30674E464C18AFEE21BE3825AE8F06E7D640B42A2670319E227661496F5FF0DB882DC0E997E18604A2EDE41969587643BF9ED1C0C79F98453E49C54,
		ram_block1a_70.operation_mode = "rom",
		ram_block1a_70.port_a_address_clear = "none",
		ram_block1a_70.port_a_address_width = 12,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "clock0",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 0,
		ram_block1a_70.port_a_first_bit_number = 70,
		ram_block1a_70.port_a_last_address = 2709,
		ram_block1a_70.port_a_logical_ram_depth = 2710,
		ram_block1a_70.port_a_logical_ram_width = 112,
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk0_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "WEIGHT.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'hFA9719DFFEF839F9C9473A0B29FE06A8033517B257791F0E78C4275F5EE3BEFF766BDFE6031FFD8273F37D57E6DE53A36CBE87401FE641366321FC7B3DD3FE8BFDCFC8413E58DD443BE41A8ED99BD8C2F2CDB2FCBA8E526D11FB22E9EFD91FB1BCF710B573E81AEA5FBF65A48FEDFA0CFF89B036902781CC8BB93E675774CFF72867D85127735BC3835938DE0B560C4C3FE183D1EA5DE88B4808AF017F425BC1D8CBDCF447903AF13C4B7CA0766D30D57C05FBDEC493C5831FF19F0EC8A26577EE3C656E62B555FBE6139125A934AF908FACC7F1AE22607F89D2A4A6E86F802F49D9988B9550AB830889ABC3493EB490273FA03227F38321ED38336F8B630A06,
		ram_block1a_71.mem_init1 = 664'h37CAE2DD8D13E9A719E8D3E3B661788473007F8E0600239DF0DC06C935D442BC3BE17698597EEA3E76DA73BD0BF8845BF71C1D9ED66FE1D9C3F6E6687043985068721EE93338058140410B497ABE13BDA71FC0,
		ram_block1a_71.operation_mode = "rom",
		ram_block1a_71.port_a_address_clear = "none",
		ram_block1a_71.port_a_address_width = 12,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "clock0",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 0,
		ram_block1a_71.port_a_first_bit_number = 71,
		ram_block1a_71.port_a_last_address = 2709,
		ram_block1a_71.port_a_logical_ram_depth = 2710,
		ram_block1a_71.port_a_logical_ram_width = 112,
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk0_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "WEIGHT.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'h466B778704124CDFA54E8FB12F0C56F20821FBF70EF0280AEBE8ED679FEFE8FE1FC74B93D61E20A118CDBE1963C64BF1FA9CA8477DFCDD9A19471C21F7A410C5A1AFBE251FFCD801EBCDAFFC20C36FBF41FC7D4B33BDDFF51631C803FF65BF11C8219A54E2B240304D7893917796F1F9A083F1B416A6A5BBF79C6FB017E89F41F3395DDA7AE3B81E4D6BC770872D84EFC97ECC67482EB258FC637C19021C546DB7E3112A47F88B8DF0FE15C3879159828F5D1C20325B9C88E3A228F9F5C6AD8E93CB052498961F993879E37143C951F5208B151C716423E9F1C27FC817B188E8EE8057812B089ECC498843939FFEFA7359C01F551B0472F83C39D88E3BA6A2F8,
		ram_block1a_72.mem_init1 = 664'h3845FB699616A01A347C69BC0380A2050E117E5648CB0420007B05E5E800795F5F699C5F02EC1A7A20EE501A4701B1EE20E644168BF28008656A1A1DE67D60EA0556208E3DE74F79018DE78069BD9D4705A80E,
		ram_block1a_72.operation_mode = "rom",
		ram_block1a_72.port_a_address_clear = "none",
		ram_block1a_72.port_a_address_width = 12,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "clock0",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 0,
		ram_block1a_72.port_a_first_bit_number = 72,
		ram_block1a_72.port_a_last_address = 2709,
		ram_block1a_72.port_a_logical_ram_depth = 2710,
		ram_block1a_72.port_a_logical_ram_width = 112,
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk0_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "WEIGHT.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'hFF0396903D8EA3876F793CEE137AB809F7CD266305183A7523C3A409F4820407F50B9F7D84739BDFE283C3057DCE1A441F3D7DFC3F8471EFF095F57B3C452BCF2B041236F304E5E707033E0A800EC0DC2E05603E0C0D8B00CAFA72120AA6FF6AD4E9BF009E30A8F78F90BE4C0E20F1D6272E0F1CEFC83BE51CE04D863A2267107C0A9C4484C60786F2F75B98208D8409C85A0DE22702F405B3E6F8DFA70E883D63A39966186F4C8F879997045A8D7DAF841D37A7E32BF17163B82E6DB8D2D1A03E1C7B078CBC2EE97BCFC4615D1AA3C96735C7860938BF8890D21F8BFCBB4F1E981DEA61051C1CA64EFE0018940FFEAA64A9F8521C448C22239B007F0629109B,
		ram_block1a_73.mem_init1 = 664'h2B246D5C11A5F988F067E221B174243A71B722919FFBC7D6189BBBDDA5E3658E44F979D2781A0056FA801102B13426386E64C1BCBE5839D1C0F1A23B5B86BE5BEE387838C0B639E52833E4F4CA56E2376F92F1,
		ram_block1a_73.operation_mode = "rom",
		ram_block1a_73.port_a_address_clear = "none",
		ram_block1a_73.port_a_address_width = 12,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "clock0",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 0,
		ram_block1a_73.port_a_first_bit_number = 73,
		ram_block1a_73.port_a_last_address = 2709,
		ram_block1a_73.port_a_logical_ram_depth = 2710,
		ram_block1a_73.port_a_logical_ram_width = 112,
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk0_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "WEIGHT.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'h9F58E38FE711AF86F8F248402E8256791C5C5958920A3E4E6553FE3D245C42399B3651E4070A6EA480CA9DEE26039A1BCB17F401E74FBDEE1A3EDFE311B1FFE4D5324C58C278FD603DB18A06F605A90C7B6E5BD27A0FB3FA7F5B7A2D8538CB57EA2DA13B5CAF896846298AA85E014C698FB05515D611FFAA3984C5F7939208630876E309083C7D0C48FDE7849AFD1C8CB6C7852B3999FC8B118A7DFA2A73782DEFF22E6FE3ED70F71A1990C36BB17F183A0BC349107FA1E400F0F490E1AF365F2015792F2164D1F6C04583B2981A35DEF636D722A7EF6EAD85AC25C7F2F8390F5AD9FC97991F569EC7EDB487946C2E44A6E9BABDF8E387EC15266EF94BF8670B,
		ram_block1a_74.mem_init1 = 664'h2FADBEF0EA7CF4EDC6791EEE67BB816D52E01BE663880C6D36576027E01B386502629ECF47E7870B8E8F81AF660491265E062DD9F984A500C7A1B51F0E7D61250B9708E2E647B43AEE9A10E587B7987D71C586,
		ram_block1a_74.operation_mode = "rom",
		ram_block1a_74.port_a_address_clear = "none",
		ram_block1a_74.port_a_address_width = 12,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "clock0",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 0,
		ram_block1a_74.port_a_first_bit_number = 74,
		ram_block1a_74.port_a_last_address = 2709,
		ram_block1a_74.port_a_logical_ram_depth = 2710,
		ram_block1a_74.port_a_logical_ram_width = 112,
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk0_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "WEIGHT.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'h61C79B84A01F0FEAEEBEE41FD5E1A6474C76969EA32BCD60073FBC4DBDDE3DDDB3D73CB9986B812C6A0E3318AE1B60D8042C5D797C7937ED1F97F2CD7C91D08B0D463A1DF0AFCB7FF71E9EA799EAC3DE0D70FD3EF97093C6EBEFFCEFE03264739827C8D0B88F9F198BC7D3DC2E1737E967808FFCF7910B3BC30E8EC67CE2BE2DC2A78C0EC597028F2662014D958FC4B84015CAA0A604CC83A346EDFFE29ABBD5432BD3C63B0E90A40F578E23E659797CA9EE818F4033A2BD632D31A93BDDB1B172F9ED978B199E6F03C73C0930958942D60498471D115460D8A9933642220F20899771358577C6B907CBCA88540C66CBCD05984A3F9C86080BD8C71D64E1B997,
		ram_block1a_75.mem_init1 = 664'h375985868981F58231C6F858EDF43397B08484CF875C17802D5A857801DC06AC7489F4F19C9A3D5FB8854DCA94BFE481A3770684D424FE3FE07BFC6C5CD9878C6333478CA01929D1E5A3D0561A7D03986A06BF,
		ram_block1a_75.operation_mode = "rom",
		ram_block1a_75.port_a_address_clear = "none",
		ram_block1a_75.port_a_address_width = 12,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "clock0",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 0,
		ram_block1a_75.port_a_first_bit_number = 75,
		ram_block1a_75.port_a_last_address = 2709,
		ram_block1a_75.port_a_logical_ram_depth = 2710,
		ram_block1a_75.port_a_logical_ram_width = 112,
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk0_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "WEIGHT.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'h4079DB0ABF75A0630486B23F81337FB88B8B2B201234096BAF0B3C1E05FA00AFDE2A7E43CB004992C3A4A2269354DFC6AF21389DDDD5DB33D83D3FF63E5D6717424A3823ECF5D3F03EE0F8386A4B879C37C300740C1D5E2E93FC10F0AB0F33C9646E4DAF5DD868498609AF81FC2183D7718CFCD3F94A43F81AA95EB5EB1A06632E17A17DEE36BEBB995CBCA37AFDB808FEF7C3FBDEBFFEC36B4B068A39F2265D1BEB6B8D81ADEBF38803E2BC5BDF9DC0714801C624AFAB6E2436D04A60B040452032F8062D5802B64E6094A0D05B839EEF2720A19F6AAC7FAFB5F95FF7FAB3AFB184D896B3156BA177CD20A7D469F031F7193FFF47A18F72D98D77C9C9B27E43,
		ram_block1a_76.mem_init1 = 664'h2022B002B20F9072036D42FFBD89BFE4183B0E1F106177001C6BE18139121E441B088000E0786895C8401F98778089E79B8607D791FF02C40298003BB0BCE01E72A3449F39F581BE846A6DC07FF94C899F3347,
		ram_block1a_76.operation_mode = "rom",
		ram_block1a_76.port_a_address_clear = "none",
		ram_block1a_76.port_a_address_width = 12,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "clock0",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 0,
		ram_block1a_76.port_a_first_bit_number = 76,
		ram_block1a_76.port_a_last_address = 2709,
		ram_block1a_76.port_a_logical_ram_depth = 2710,
		ram_block1a_76.port_a_logical_ram_width = 112,
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk0_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "WEIGHT.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'h609F98563FB573273B80625C637D91BF006127E44EF80011CE04CC1F26FAD75E8E30F51ACF244C3413BE0AFC03C913E27CACFE082C7DC36FCC20F7FBCEBAFFC81C4E3CA23DFC1FC078E1C13DDE58EF44268F61F7C43C126FE69DF9CD2BBDC3B1E2C7011FFE7D6DC29E3FA312BBBEE3F63381B20BB830B1C0B99CD93EF378027F2E743D530347CB2E31204A6D58F5AA5D45630FEFF450C37C95DEB9A29130FD52E38090E2CDD6F22ACD7580E556EE5CD00E163C19191B70BDEC0BA2E6936589B428896B91F939AF27CB4A21E9A442118D187B2DE364D3E5CC582DFCFD5469FDD66837C8AD9C15DEF6142A4CE5FB6A68D5984F267865CB9F25EA3215373D643B75,
		ram_block1a_77.mem_init1 = 664'h3C5B7498DA98A4BF0987F1788EC3B94620110EB852447796B9EC24481A1D3E887DB0E799B57A7F666F01627F15DDC533A26718A66BAEF43FE4FE18708367344C1A7765EE709FF1071CC700C12ED0921A575DC6,
		ram_block1a_77.operation_mode = "rom",
		ram_block1a_77.port_a_address_clear = "none",
		ram_block1a_77.port_a_address_width = 12,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "clock0",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 0,
		ram_block1a_77.port_a_first_bit_number = 77,
		ram_block1a_77.port_a_last_address = 2709,
		ram_block1a_77.port_a_logical_ram_depth = 2710,
		ram_block1a_77.port_a_logical_ram_width = 112,
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk0_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "WEIGHT.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'hE4D09BF066C9C789FE0B83D66A07DA656AE22295C9F837BAFC612901AEF540D8723C04F68474DFB37860AFAC07D0A1FEECF9A5ED60735807277AEC6A3D485079E7A9C3255DCB92DF91FD14828DC51C6A8B462B8E403B9C63EC110F9E89824D323DB0F83B8A46540025F72FB330D05E09EF9FCB0A11EF8797E27E8A2238EC893CDD1619A2EE12B9E982D62FC594CC350C936B8C6713ABBF16B321439B274C906E7AF2B474C4BFC7FA895229F27A7E0CF4EEB81421EA75807A67FA461C3546934CB59E3C64CB6A8E8BDF6C0FBF09B9876BB596105B9E6FEB84E774F39AD4402D8DCF1C2742E5FDE68E5815D31580E791EE0A2AFEE2FA2FB73D7607ED7B9722845F,
		ram_block1a_78.mem_init1 = 664'h31691DC640939F76590C6181F8E15FA43999E49D9E69E2FB8FCC1BF939E410A261BA3CC77800666BC2677F1999F4DC198ECC0D66AC49D44B8F529942E9822F1C64666E6EE4F9931D98620E345B9E26F00A6E71,
		ram_block1a_78.operation_mode = "rom",
		ram_block1a_78.port_a_address_clear = "none",
		ram_block1a_78.port_a_address_width = 12,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "clock0",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 0,
		ram_block1a_78.port_a_first_bit_number = 78,
		ram_block1a_78.port_a_last_address = 2709,
		ram_block1a_78.port_a_logical_ram_depth = 2710,
		ram_block1a_78.port_a_logical_ram_width = 112,
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk0_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "WEIGHT.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'hBAE1949DF48E775D8E758B2FFFAF94B57019FAE27E5F23CE11A741F26F7E1AFE1F07FEAA463EBE097FCE8F5D8E2F3F706EFCA07FCF8EC5306111086E139B4E67FBEF8B1B84608FA7EC1C5AE4FFDE70235A5BEFF6F017E067D09BF1E72DF1968F407C793ECBA9471DE1AF7DD1EADC09CDFF080A27EEFFE23502638E774EF911FDFFDB429A1500AE39FD2A0EF65B553271781A7698A4BEC1E07F407EA5D08FEE084BCF4426530A291BB6E0720EFD87ABDB30755394A0080A1B1A8168B94A6C7E91FA15F78A409CAF86A443D52D8D404806CE2D8FE475E9FCFC4DC7071300B036EBABCDC97F0FB3FB66BA6F28203BBFC6816811C964B90089D39DC13A84C04F4B80,
		ram_block1a_79.mem_init1 = 664'h25361922676B1B7F1C79075602F95289B96BA1F0BD3689EA5A96BC1FA2A52125915E7048E68781D100E26A51EE7F3BFA9BBCECC8D1DC4AC04F200D09AAC7F9B33A8DFA475AF48462AE5C73AAA182E1A885B17C,
		ram_block1a_79.operation_mode = "rom",
		ram_block1a_79.port_a_address_clear = "none",
		ram_block1a_79.port_a_address_width = 12,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "clock0",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 0,
		ram_block1a_79.port_a_first_bit_number = 79,
		ram_block1a_79.port_a_last_address = 2709,
		ram_block1a_79.port_a_logical_ram_depth = 2710,
		ram_block1a_79.port_a_logical_ram_width = 112,
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk0_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "WEIGHT.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'hA43603E7FD0B7E1E0C416B9FACB32E13FED987A91A505C7211B6BF30FF1F0CF436579EA47D7E1C47E3E605879723C1A06BE42BBB1F02D1326047CB63871FAFC7CB4FC8187F78F7CF3F31B9D6F04F61858D13E2F1389DB00511EEECF74BF90D15D85E8254E2F88ED2563DFC12DB1D71B2CE0C16BEF23FE0FD0FDFFBBBBB531F83B9D08433FF7ED003D528FE2C9FC7DFA4DCE7064EF91EE608B7DF0E8F6FE0C000F2D0B83556A41C27622D863D1EE51383F5E957AA00CBAFDF08FB6B40C2F50BB1496B499B45F95CA76E30B1E8FDD3E211F5FC47750619E30EB3FDF5862093F3A703B7BAB5860517B5A5C1F8DECBAA6824C563E9F3C5D1C6F16DFCC3FFD8F4A725,
		ram_block1a_80.mem_init1 = 664'h3EA5F20012398783BE0089CD64DD5E4A837A6681BFFFA67906E9CF0F037658E0441DB83062500E577660EE10F9A33EE225EC26B81DE19A9E65F64E46F7CA19F8AA6EA42253659594F8EB9F4B11DFE0E7AE6604,
		ram_block1a_80.operation_mode = "rom",
		ram_block1a_80.port_a_address_clear = "none",
		ram_block1a_80.port_a_address_width = 12,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "clock0",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 0,
		ram_block1a_80.port_a_first_bit_number = 80,
		ram_block1a_80.port_a_last_address = 2709,
		ram_block1a_80.port_a_logical_ram_depth = 2710,
		ram_block1a_80.port_a_logical_ram_width = 112,
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk0_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "WEIGHT.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'h041CD2EB7942CF038B492192FC7BA9D901B31BD41E6A2D42FE100B2340E788FE2A4092720606EF931EF0274486566C7DCC9F7F9CE3DADD656C00DC3F00F0B3454DF3C1E4074B3811386221A2EFD21E119147B0B1DF2C333BBC8F186BCFCF4B8359678FF5A678326C74B9A1828C5A7B3FB1B700819485848F8803FE47AB70D8BCFD3820BA5A896084789A8E4F9B42250620A38E3223FB4470E0057EA6E0031C3A4B88F8FA24262FA960101F1117DC96000D949A8922923120C2B463A2F4F519835B0F6D8EFC3A0F047A67E27F7A1C182B1829C58A0535FB80D2B1158776358744C32C3E2C971E0A3FBBC308970E62DFCAEFF4DA770B04F74140FE8D898638D2B6,
		ram_block1a_81.mem_init1 = 664'h25B3C601FAD08F0FCF9760FBE6D7B88A5D90058B21086E9E6BE50062363E5A283F33071B113BFC0C344C2A671434E17A8A091BCBEFC7F01F9DF211E068C03F16555F838E905DE43BB60E5BD81EB714D9E87C96,
		ram_block1a_81.operation_mode = "rom",
		ram_block1a_81.port_a_address_clear = "none",
		ram_block1a_81.port_a_address_width = 12,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "clock0",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 0,
		ram_block1a_81.port_a_first_bit_number = 81,
		ram_block1a_81.port_a_last_address = 2709,
		ram_block1a_81.port_a_logical_ram_depth = 2710,
		ram_block1a_81.port_a_logical_ram_width = 112,
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk0_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "WEIGHT.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h07E2E9AE02718951CDEE8B8F709C8FDAE37290770C6D427EFA7474FA9F563AFE7BEAC3BF761D536951F9E7FC017226F3D4B68A0F03F3CFACA5FD1E0DF26338563B4902F9D733987FE89C5FF60C2DB873BCFCF9A773B48C23BC3B876E57051B3DF08FF84D18AE536074990391817E3F7B8D90A03C7CABF63DA388C6B875E5C8248D32470FBF402C3523F3EBE83376DCE1CA4801F69A5EE6A5C550CF75D8811D035925950C3E73E4F201BD411AE3F4B393E5D2190B5D55AC3E906FF9D9F6694FB0388ED93FD0EA0E4BCA06CC5F923EC306E60C29F597DB4206D970DC318DF35205DBDAC89DE515057FCF6EB80F89B868BDAD4564F893A0C31CCDDDDB9585F03D92,
		ram_block1a_82.mem_init1 = 664'h2789DF1E8EA4619DC67DF558E09039E674871BF443A80082C47F43B4F07A67EDBDFC27C75C8FAE2F3B97970277CF2117FE0BD083B712FD07E960F8778650BE044575E6FCA74D7855F980E13416121BF875CF03,
		ram_block1a_82.operation_mode = "rom",
		ram_block1a_82.port_a_address_clear = "none",
		ram_block1a_82.port_a_address_width = 12,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "clock0",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 0,
		ram_block1a_82.port_a_first_bit_number = 82,
		ram_block1a_82.port_a_last_address = 2709,
		ram_block1a_82.port_a_logical_ram_depth = 2710,
		ram_block1a_82.port_a_logical_ram_width = 112,
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk0_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "WEIGHT.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h067B43DF5C568301137516A276770C584FF03FA0D270C008DC888F892CF6B83F0E2FFD73AD1EEED6A9F1FFA787F8607B7E4C9BD23050F3BDB541BFE1E6B7FE52ECFCC8C025E57949FBFC8E19E19248DA16E707DB9D3CC4F2649CBAA0AFC89F97CA349C01E3EFD18F743C60707BFFE1A161D0B800BB9683A69CFA06B00EF2D665373E9B17194AF4C04C4C51B702B567772800F682B46790C88A5F3E834126C19EA4EECF9976BE30F33D215B03F4B3C51DF0037C07C0ACCF655AEF44F26C11153CAE3B65BC65BEAF8C845B7524382CE97F4BE9C774346E63F160A7AC63E4100653FFD54DCE1F472766A540F9F203F4BC047424078EBF30793F162800884AD97228,
		ram_block1a_83.mem_init1 = 664'h25B3B8399E602618F7592FB861BBA70514E42136798B2861064D64E1E60F98720F0E8E3B42604669E977C097661679E60622CE498FE78C4C61BC26D86E7941F80C1681AE7A2727F83DDF86E408DF9B342EE61E,
		ram_block1a_83.operation_mode = "rom",
		ram_block1a_83.port_a_address_clear = "none",
		ram_block1a_83.port_a_address_width = 12,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "clock0",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 0,
		ram_block1a_83.port_a_first_bit_number = 83,
		ram_block1a_83.port_a_last_address = 2709,
		ram_block1a_83.port_a_logical_ram_depth = 2710,
		ram_block1a_83.port_a_logical_ram_width = 112,
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk0_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "WEIGHT.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h43F4396714CB0EE700E69F0FC9B7A047A85A5EBE4F9E7B76E467050E7E8E7EBF7390BD7DA0B93F2228698689FA6BE9E23BBEC5F531FDD93E63C7282ACE78F27A30CFC83C77EC401AE81B2E644BFD39623BC0950E291F974DFA76765EAEB38F47C61BAC32731A481C83F6B25C1B1C28F117FFAF147F9C1DB5B7DC9A12340A4A1CE93C536C9FB69E7D01CDFF0324ED8E36755A15FD588E62001849D6D9C891A42DCE6123A86E7DC1E31339BBC1A8927FB3C06B75360F7C172C8536BED376CA36C1E81FAD2F009E300F9451B40E5B5EB6BAC2805B99F0EA6A1D51EEEF0CAAAC2CDC94A69492623130A140F8E290A448D8B6AF0727E1F3F745A299E9B24AAE99F0D8,
		ram_block1a_84.mem_init1 = 664'h2F3F3F0FEFDC084EF486539871B991C172B91C9D9F42259F98D019BD3C6F700C7C361FFB9EEB8704126EE77198BEE1698A55F4643E055265CE743D83A0E38E91E5C6468FD1D9F078DF467D3D8ADC196C11FC9F,
		ram_block1a_84.operation_mode = "rom",
		ram_block1a_84.port_a_address_clear = "none",
		ram_block1a_84.port_a_address_width = 12,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "clock0",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 0,
		ram_block1a_84.port_a_first_bit_number = 84,
		ram_block1a_84.port_a_last_address = 2709,
		ram_block1a_84.port_a_logical_ram_depth = 2710,
		ram_block1a_84.port_a_logical_ram_width = 112,
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk0_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "WEIGHT.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'hDC5E6E5FED024151D0811C1884DA6DEF01D38738885CE5BC1380DAC0FB2D114B30C5EE63F0DA594C45EFBFC37171622D0861A2904E2071F0BE8D4D329E8E4A96E0690821928E5CA0BDB4CCFA080793E582D207CDF684A0314E37D13729CF9F821B1B10443FE9010461A301A2207238FCDE12CCADF209E37067F07F53EAFE4773705B2788F03FBFF3503F6194C1CFAF4E49E5E62361A1FB3F8C2BEF330161DD8E5AF30BDEE17499F62789E8714C475B0A17E801096E37D397E11AC623C54D310000CD3A08A2F84102860C1CBC33263C1719464081E3DC644BFB49DAFEBA875F27C200B1B42065C123DE820A1BF7EEF7B057C19F85E5F200640A98DD6B6D63D78F,
		ram_block1a_85.mem_init1 = 664'h205F8FA1A4E3E33D66A34911C45AD43E7E266D09288238E58F669835B7AF81E82775F33E59EE64A272BFE276C1D9EADA6241DB58143B9BABF99EEBE0047616B9DF7C03002206599DFA919A7E20010BC4067E69,
		ram_block1a_85.operation_mode = "rom",
		ram_block1a_85.port_a_address_clear = "none",
		ram_block1a_85.port_a_address_width = 12,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "clock0",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 0,
		ram_block1a_85.port_a_first_bit_number = 85,
		ram_block1a_85.port_a_last_address = 2709,
		ram_block1a_85.port_a_logical_ram_depth = 2710,
		ram_block1a_85.port_a_logical_ram_width = 112,
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk0_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "WEIGHT.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'h227E0CAF7C8CBE4ADCF2BC5F86CA1E1EF7FF81A7020630540BE3F1D2FF8E037FF1CF7D07EAFB00C2E49F864FEBBA9186275072B8920E7BF9BC97958ECD538E470374867875C37EFE3F1B93FFA11EC299CF7BA0DF380E048505FBE05244CA6F4C51458C003790A24A93E59C1AEF8D905217201F2F6E8424F50CE00958BE5E3F307A771B1ECF8731E15CCE6DE9A0ED9C6AC4278C422B943C9BCC2F423B6233B9AC34F801C8FFA658F3D3A8E7BA6FD11DE88C1963C415AFE8B7E51426A3CDA7BCC2A03378A7543F9E0532CD0FD338EA30414297C1A20876BC194A0CBD8CC18C77EE801AA147ED3ED72623D30D42DAF7FA23E709B9E5CC4587A28A89257A156B4E8F,
		ram_block1a_86.mem_init1 = 664'h246F7019986465F0FFA76559AE07D6CE076665126F061C44A661E664978AFE70EE77E619D160686B689F40C5509BB10AE76F90DB07E786F1E13E0A607C68399F880FC1966D163988338B9916717B870E2EF96B,
		ram_block1a_86.operation_mode = "rom",
		ram_block1a_86.port_a_address_clear = "none",
		ram_block1a_86.port_a_address_width = 12,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "clock0",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 0,
		ram_block1a_86.port_a_first_bit_number = 86,
		ram_block1a_86.port_a_last_address = 2709,
		ram_block1a_86.port_a_logical_ram_depth = 2710,
		ram_block1a_86.port_a_logical_ram_width = 112,
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk0_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "WEIGHT.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'hE112ADF04003C8B081DFC1A76F147F70745BF819F039C99EE499E8E8E055A8038FDC0381B0D0915DEC7BB31EC134A23DE6409025E275BC96C2D9010437C2F4A0258183EFB03F980D29EB7F271CC5BA6389C8550D67EE2CE29FA30B4209C3427A289996CF1007BB2865C8CBD65462843B8459D7ED8E3B0E732930A20D0087FA0088F7957454C58DB7A427B1C8FE6EC820989794D7266FF3FE66747025C101EA03B22044D2A842B6A935E7168E5C467802B8DA1CDA1F3F8EAE29C2F8A45EC4DC0EF9E811A548C91967E7CFF62B3996A1DA88A0425B17155C71C8B9501C4FF09D0CD4FAD725C40D8554A4013CF235DAE07B89C55AC2F362A22869348AF565C0B3B1,
		ram_block1a_87.mem_init1 = 664'h2C1A638E4301CBF02901D9A3D0E61F6271102A911270F38BB5981D9A0FF9B99CCB1CFA317C7843375C796E9D199DA79BC06C565E2E1EB5FAC1BE86E0998E0071707A0630385A0B17C9679FD07D0E66929E3EF7,
		ram_block1a_87.operation_mode = "rom",
		ram_block1a_87.port_a_address_clear = "none",
		ram_block1a_87.port_a_address_width = 12,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "clock0",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 0,
		ram_block1a_87.port_a_first_bit_number = 87,
		ram_block1a_87.port_a_last_address = 2709,
		ram_block1a_87.port_a_logical_ram_depth = 2710,
		ram_block1a_87.port_a_logical_ram_width = 112,
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk0_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "WEIGHT.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'h683E4BD3EC78AAFCF5AF32D1710283F370E0BCD8335D5B8D501448973C909E271C30817C37527B349C7199FCFC3E5BBFD83F57C7D721A957D0B8E44712E1FCBCF80DC7E00C297803C3170EE08FE92A00BE9ED68A57E3F3BA1E196681BF62C48C18FFFF1E0953ECC07683E0F1C25FEE2F21EBF4D30FD78346C0BD25A1081380E5C1980D1D9F840D649FF0BF60BB97E00208341CFF3FF3401D144E6FAFF4010613FE04DEB4000231B41825005AB7DA409A8347DA3AD75B7206C3FF7BE7E62849AF936DC9FF8D6CAF97E39FE3A1EA107265EB8A40FDC1C47F90D866086683E00407483D8033361935EF6C504C944120E926FE0D7005018837040726DC1DD86A176C,
		ram_block1a_88.mem_init1 = 664'h3BC9F9A1B410E214E7E4599DBD05D2BE03E0210727986C55A77FC040103FBE682F61863388FEFA9A660F851747A798D8B01C1EBB4BC9DE74E096A1E8326309BFAE0F826C645D381CE0C59C8ED13F0D79A66F66,
		ram_block1a_88.operation_mode = "rom",
		ram_block1a_88.port_a_address_clear = "none",
		ram_block1a_88.port_a_address_width = 12,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "clock0",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 0,
		ram_block1a_88.port_a_first_bit_number = 88,
		ram_block1a_88.port_a_last_address = 2709,
		ram_block1a_88.port_a_logical_ram_depth = 2710,
		ram_block1a_88.port_a_logical_ram_width = 112,
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk0_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "WEIGHT.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'h3188D9CB584B2B65C0D87C25EAC62E8F38945E2F43325A4EC020325BCC90C603D3DD97AEC3E90CD07A0B0C038EE0898F3C37E1235FACD11A1B66E76A84C3AF614E0E1E3E6094659F8703321EBB2F21031BC26016997F1A489ED26710D63B5AD5FC076EF0FB1B6FEC84C6F11C4F0C7894E66F27746B745B39E59C102E51530B71284D1E9271DE83D389B56A0413C511EABC84940C26F5BD6DC5290C931784BF5F0D9882B13A1DF1CAED7F2DC06872A70C0CF4503CA94139A631866100F7D5C0E4159AF09496056F597C79EAAC962DBB33310B8B5A7C6AFBC9CFC6B07B9F792FDF0707048D13158EAC70DCAFB548281F78431C0AC86ABE943CF905208F6430BCEE,
		ram_block1a_89.mem_init1 = 664'h34B3C407E510B3A9C7963098E2A799A4D58F16F4565D3B99F9990E67585F3F28B8940747018FEE2601272305FFBDE5B58ED983E67782722FCE70716189729F5E4A7DE3E66B9DE1709CFED89C1E661BF8E361B6,
		ram_block1a_89.operation_mode = "rom",
		ram_block1a_89.port_a_address_clear = "none",
		ram_block1a_89.port_a_address_width = 12,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "clock0",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 0,
		ram_block1a_89.port_a_first_bit_number = 89,
		ram_block1a_89.port_a_last_address = 2709,
		ram_block1a_89.port_a_logical_ram_depth = 2710,
		ram_block1a_89.port_a_logical_ram_width = 112,
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk0_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "WEIGHT.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'hE007986002C1D890315D2BD1ECC8966074D99155EF3D615A616D6CC1FD7C4ADAFE87F3D650FC5B694C83F8FCD1F0A2F2800B212700410F79CE51880F6D2350F427612331BE2B1A7DC9E545C705F1DD7109ECFEA1C7398CB10C31E7436FC39CFE79C0FE0E4DC0592375D00391E8F30CF930958EED24BB8B78B71C83F86DEF0302800E61590A362E75C80DC5340CACDCA85DBF936218BDFA5F281AD9DE08B270EFFBF12FFCE9EF64F5489CB4060B317D417F48424E385FB3DE0068F592E18AA461351678EC3074B4BE663118A41A190289E33796B07B6DE64FEA2CA7EEE47FBB074520DC82986E43A845F1389FC477CE06A709AEF7DE6B8F9B14AEA2680E9B7C0B,
		ram_block1a_90.mem_init1 = 664'h395E283E0D176312618663EA18EE6645381F03991D61551127F87B980D9997A6A399E0087D9821F96A88952859DA4DB2C7650DFB1E71984E0B9D9C6811DE3091E41FC818004789AA48F5FDF226D0629DF798E5,
		ram_block1a_90.operation_mode = "rom",
		ram_block1a_90.port_a_address_clear = "none",
		ram_block1a_90.port_a_address_width = 12,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "clock0",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 0,
		ram_block1a_90.port_a_first_bit_number = 90,
		ram_block1a_90.port_a_last_address = 2709,
		ram_block1a_90.port_a_logical_ram_depth = 2710,
		ram_block1a_90.port_a_logical_ram_width = 112,
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk0_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "WEIGHT.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'h19B499CE93F8AC8871053E79409A660DD23A37641E63C850652B06C840A0C1207E6B3467CC601098E3854F881E498D9EFFC60E48B3D81B5B87DD6D90AA58630F16822C7C71E4C90A1763900A52588FEC568DC10E68987724E1F80359BD88A38104658C989EFED80D01D4454C333BB0FC91A4F90841E4F18C78EB76A00B90568C2EEB069B7907AC34D879777AB06A1CDFC836564A082FB6E86825B0A278074E5A91E776845E9DC37B17BFA488C9768E69A945EC1A3448781161AAFA09470483AC9254648728605DA0C18500A7679D5A8B4200000ACBD09951F9508C75030006C1B9F9C5C9A73D72EEBF2E1CFE709C4721C3C631A352A62DA41965BF8C44A2F1CC,
		ram_block1a_91.mem_init1 = 664'h24FFBD2F7FB8598F69874789E4FEC145CB613127AE8663CEFBC02C9EBD3ED826795D47F0B994D620F515C0C5A93BE7C186E33BE164275CF7DE581A5AA068EFEFFC9F05BFF9F1CE16BB7A21FD961921100C71FC,
		ram_block1a_91.operation_mode = "rom",
		ram_block1a_91.port_a_address_clear = "none",
		ram_block1a_91.port_a_address_width = 12,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "clock0",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 0,
		ram_block1a_91.port_a_first_bit_number = 91,
		ram_block1a_91.port_a_last_address = 2709,
		ram_block1a_91.port_a_logical_ram_depth = 2710,
		ram_block1a_91.port_a_logical_ram_width = 112,
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk0_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "WEIGHT.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'hF9DDBF0FA07EA401C8E63C2D8687E704475F1F732E29BC420B03A39D4F9E1E0FB05E5CFBCD1C4C80EB1B9F7F73C0EB8E0FFE3C185D8C867F3A9673F25C5B42DF53602F4C697189DA1C670254307E02C796D7203F980C41867976C1EFFFCC630D627603806CBFE9D603E1143EEE23B04625C8FF00BAE3E294C5E2189D012BC6783C74399830C333B41979C36330559C5387918BD0C27340597C1B1900C4FBFC33274C6E06F783599CF7FE1AE8FE80CCC58B4C293030139DF8B901C366C721DCEC5175DFFC465C66A7C3F860C1E152103F4AEFCF8677F1DB777991E109C0189F4519B1D7557F3278CE842CD4BA7D82CC03AF5DEFC38A40437DB3F7848910E1B355,
		ram_block1a_92.mem_init1 = 664'h2B1B4AA150902D7B59E7C7998211D98254D1DB8A10C7719EBA97A6747D84359C04B0E1999CEF6666359EC377E3BCE799A7119E82645E7661DE008A60EF0FFF06684E24497ADBF588B1D688CE1A67A798261960,
		ram_block1a_92.operation_mode = "rom",
		ram_block1a_92.port_a_address_clear = "none",
		ram_block1a_92.port_a_address_width = 12,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "clock0",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 0,
		ram_block1a_92.port_a_first_bit_number = 92,
		ram_block1a_92.port_a_last_address = 2709,
		ram_block1a_92.port_a_logical_ram_depth = 2710,
		ram_block1a_92.port_a_logical_ram_width = 112,
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk0_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "WEIGHT.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h3E6F4F039DF248336ABA18C07F06E6ADA2A0FB401FDDE3AAE07C41502E1371B49AE1F59E440CFE2CCB219F9CB2674EDFB8BC048B0593FDFBA9233801E9C4BA3DE45603235C20CC374CFE06906DE2F34056F8915F623EABA31971D5F24E80B68FFA433E9171A178B1D3BF67BFC97F16393F8BB872CED8049507FCC60279DFE34AF8D830E96C79B1EAEFF56BE201F9E62A9BFCF9966E8B0734D802F6E1721EF4CCE21F88E0323DDE52CB79C0452FCC98F9B87B3A45B8279E7D8A0ED7C3B378A3DEB19FD4EAE31E8409B2DDC72AE5DF114BB456611F0A40DACBD6EF537F36519D54876F7AFF6F10F7A68CD7FD6D4425E1499BA69E397B3DA5775F819F2E282CCF5D,
		ram_block1a_93.mem_init1 = 664'h20D7F7F93A624323F5717FFA002C40299F66AD0639C80C61867EAF06883FFC670AF5817C77B63FC029D760F802059AE628CDEA49DBEB8799FB82E47CE05A01E98E0FF07272055D98B3B98227A08A0A47FF261E,
		ram_block1a_93.operation_mode = "rom",
		ram_block1a_93.port_a_address_clear = "none",
		ram_block1a_93.port_a_address_width = 12,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "clock0",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 0,
		ram_block1a_93.port_a_first_bit_number = 93,
		ram_block1a_93.port_a_last_address = 2709,
		ram_block1a_93.port_a_logical_ram_depth = 2710,
		ram_block1a_93.port_a_logical_ram_width = 112,
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk0_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "WEIGHT.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'h0E79805E8151F3FC763B84CB6081A978E331E925754471DE0AFC79B4E341CA466A287E5BBA08C349DCF3B25F739EE79D47822586AC817C4CDEF852B437CFD03F84B3C7CBBE031CC9C6857F8315A1B8B3EFA27EEAB1BECCF8AF83C7827FC23A8B01F3F6DF28027F47FD588C83C2E28E459C33E4B988FF0F423CBAD6F0401CBA000B190382393964B960D709FDE625DF5EDEAAC5C4E12E65DE7E101E91001E1C7F43F2793C3162FCF9533E11A9703157F76D83260B6D98EE3E0CBD4740AEF4FF8FF2B929101EF80A4000E7DC4B7A1FCD1BFCEFF7F485D76ED759D79A541028B3FD89C19FE9451AF9340CCFEC2ECF308015E7D4F1D39FA822BE7BF0F06905E16752,
		ram_block1a_94.mem_init1 = 664'h2B14B1E522BE559D66156E9F5D5E679D9F3FA3F9BEEFF62F27003C1FB75EF46199069E7BE1D1C39DB6507D946C171E230F726A559E2115F47AB6BF9ABF8A76AB86B81983E8A2EE1E71766063CFB9E577983475,
		ram_block1a_94.operation_mode = "rom",
		ram_block1a_94.port_a_address_clear = "none",
		ram_block1a_94.port_a_address_width = 12,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "clock0",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 0,
		ram_block1a_94.port_a_first_bit_number = 94,
		ram_block1a_94.port_a_last_address = 2709,
		ram_block1a_94.port_a_logical_ram_depth = 2710,
		ram_block1a_94.port_a_logical_ram_width = 112,
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk0_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "WEIGHT.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'hE53E00036D20FB1C0C1F90A23D128FF9E103D904B5B56C1F98F860E49009F4110F38A3F98495D1FD9AC9A866E3976A69EB9A14C7C1F6D48180380C1626A832A0E033E7E7AB29F8B17C1B3F0137D5DF9BB9B2DBC97FE628C2AB8318E23FCED6C2D938B18F490063E07008D571F8AB8296E436F0E389B8383AB0E1E2F2065D300AD1EA10207436F03436B3D164DFB99807072FF8EE38797F18ED8C2843FDF49E164E068651B496A82380DF807FE0C345E006D8B362A93F31D9A1C880E893588BBCBAC1873DACCA1BDC6BCE53A0E6D4383F54FB4036C5FF5C98C16A1ED1C8BDF958D6226657767C3367707A411FD8585FF1CB5C765C81D4F644EA57D0B4DCDC87FE,
		ram_block1a_95.mem_init1 = 664'h20A0619DB06986440F60D0B9DB87954F9278023079C50F47E60820022D2DFF69DE58C3C1D2DDCD374E0006E86C1DA0A4645701C7999795ED43FF93F1264405C714E166C6E906311394BF109E3A598C147C7FE6,
		ram_block1a_95.operation_mode = "rom",
		ram_block1a_95.port_a_address_clear = "none",
		ram_block1a_95.port_a_address_width = 12,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "clock0",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 0,
		ram_block1a_95.port_a_first_bit_number = 95,
		ram_block1a_95.port_a_last_address = 2709,
		ram_block1a_95.port_a_logical_ram_depth = 2710,
		ram_block1a_95.port_a_logical_ram_width = 112,
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk0_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "WEIGHT.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'h66C2E844550A2E4394F21C571BE7F2B93EA86EEB200338C655279639D1EE45E3F1DF1F8F96A3910E439AC3036E928C691350B930672C512E5B8AEFFC8207CFC34786085D63F4C3FE3F03B19DECCE8599ED42DAFE5823F0087C8ED85E682BE353987D8BC0407F807D22833C2A1F7238E3C7CC03BDBF048553C19007D76F3E397DBD928570F2E107C462C3C181B2E9AE895CE618E43E1448C72730E8D74FDC388FEB91594CC39E0727A70A7FEA490D1B0ECFC87C63732640F89F2481BB8049AEA23213DF00B0F59AFC47CDE3CD9B92E06B3653A46C4A984EC05E6BFF84590D63144595A46323D0C482CC3FD924A4BCE0896848B6E8ACC416BFE80E955C37B43593,
		ram_block1a_96.mem_init1 = 664'h345B9F5B6C1F96007D036DAFBD824846780A7DBD9021DC2F83FA3C790FD2C245F2CDF2F0FF5AD3ABC3D8DB5E08C25AEDD775CCDEB86BBF1327F392B76390178259F61F535D48F41DB8788DE3035873C9243F99,
		ram_block1a_96.operation_mode = "rom",
		ram_block1a_96.port_a_address_clear = "none",
		ram_block1a_96.port_a_address_width = 12,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "clock0",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 0,
		ram_block1a_96.port_a_first_bit_number = 96,
		ram_block1a_96.port_a_last_address = 2709,
		ram_block1a_96.port_a_logical_ram_depth = 2710,
		ram_block1a_96.port_a_logical_ram_width = 112,
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk0_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "WEIGHT.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h81B9D82FED9CF15807807A33BB2C76DF1C0FC4E011C2006C1E9BC63F16F787FFB7AF2D3BCBBD49C653F33C57C6A8C79FFEE5F8CA3D9CF321803EB8B63B85871F7F6E48D709C5BD11BC68B5FA6FCC23DC1FF8E3DD94EEFFDE06CDDC633ECC7D44C7BD90A722F073957A2E4FF9ECAC87C6F1702CC38937EAE41CE173A0A6929C612CFE139826078FACCC2511A130B51F4F442F144102829FFEEC612492308DFEBB3660922EB96371754FEED5D4DC307DE18D1F7E021808342EEC2060D07FBAB5A48031442A1C0C88E8838E80B3B10DE22E178C8C607DD6D1F5F39CFFF045009B619F908459A77D86B80F2E7CDB7DF9F083DF802DE38FDA27BA93FCFEA12DE1D5D1,
		ram_block1a_97.mem_init1 = 664'h2ED1CB23B1E13B5876636E89DC3A457BC93F0C19A7DFC0603A37A07A38FEF872715306A789A700FBE639DC87E103E043066647B9A7127ADFC09C8FC9BFECE69E7A4667880D9A14FE2ABAFF1E714F84790EC98F,
		ram_block1a_97.operation_mode = "rom",
		ram_block1a_97.port_a_address_clear = "none",
		ram_block1a_97.port_a_address_width = 12,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "clock0",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 0,
		ram_block1a_97.port_a_first_bit_number = 97,
		ram_block1a_97.port_a_last_address = 2709,
		ram_block1a_97.port_a_logical_ram_depth = 2710,
		ram_block1a_97.port_a_logical_ram_width = 112,
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk0_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "WEIGHT.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'h1E6F677FFE0E0C6CACDC8495CFD42C4621ED56ED096E43DC535862C1FD9E1DD6F6C7DF28397FB5B61F833FD983BB81B039FC79EF6F1C1C5621C7660F4D43CCABF5BE4E08CED8D12EFC1CD7261DB971D79040F875F01C1213C818F0738C79197FDC8F8A80E0F6061005A672B80A1CFDFDE78F14347429E059871433D2FEF203FCF10EE3EB9A3C16EBEB7FF89FC0EC4DC43B7807FBF814ACBB3F4A1E055C1FEFC4BFEDFAE4462040751C08B6983F7FA28FFA92AEDED7CD0B0304729B166EB81927BC207CD5F0776E9FA257F1359117E991CF042FF5082542398A775C87FD5617F2314BFF336115AA442F62F89E81FAFE0CD7ECE23B03E37163F361CEFE993B1202,
		ram_block1a_98.mem_init1 = 664'h3F67B62CC6675D127991ED9C581C6ECB5661259379E00A694746DDB1D7C3BE00081670697FEC7FEB687DB07E498E3FFE00E87DD83E698EEC7DEA6EA670787BF7D68FA9061B6593B4D5E994A5E10189A607E739,
		ram_block1a_98.operation_mode = "rom",
		ram_block1a_98.port_a_address_clear = "none",
		ram_block1a_98.port_a_address_width = 12,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "clock0",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 0,
		ram_block1a_98.port_a_first_bit_number = 98,
		ram_block1a_98.port_a_last_address = 2709,
		ram_block1a_98.port_a_logical_ram_depth = 2710,
		ram_block1a_98.port_a_logical_ram_width = 112,
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk0_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "WEIGHT.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'h1521E23FDCE2EFAE99C805B7E99672E3BDEE65D50E5C4F73F5BDB8E03FB7216D5FC3138320750CCB1CBF96A1B125FFFB05FA21BB2C2E657190778D7EC5F67E75EDC70F913EFB1B10FB5F033DC0E2CC02001846DF32940E77711E7E004224852DFD0399DEA6EFD06801F3D1363E9C31FB7F93252CF64FDA7E0100F5EBFCECCFFFF312E673ED3875C38A349C8741F6AD65371C2BE991EF7865347A85FE5F6368CB2EE46DE432BF3278B021F3DA1C736C6EF087EB6F99EB8747B1D15D46E21D3A13F109F00D6832D1A8C4F0F539FD988514EF5C93C1BEEA66632CBDA927EE6790CE79DE429ED2B5A60535E52CFF833BE8883C27AEFD674B53A3814D7A18447F3621,
		ram_block1a_99.mem_init1 = 664'h36E88C21727A48BFE0D895AC0D9BF1D881F809F9EFFEC5EA7F87408FE489B03DD46716FEC387E78886A63113A602F0461F807849E1215B9E9F0753B7609FF7E7D7C481F79E7DBC7B1E20070D83D633E9896B9E,
		ram_block1a_99.operation_mode = "rom",
		ram_block1a_99.port_a_address_clear = "none",
		ram_block1a_99.port_a_address_width = 12,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "clock0",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 0,
		ram_block1a_99.port_a_first_bit_number = 99,
		ram_block1a_99.port_a_last_address = 2709,
		ram_block1a_99.port_a_logical_ram_depth = 2710,
		ram_block1a_99.port_a_logical_ram_width = 112,
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk0_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "WEIGHT.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'h2EB19C8C1DF62A40F06E10CA488462082929164BCE58759C0804F5C492C63D080C25DBFD271194436C98E0D27920A77A379D577D1BDF411111575CB074B32023CDE743140366EC9E0802CE4DA1ADF002E6CCB43ECF4BED4066508646CF23F091AE6AC261063C5E77C1D3E90F05AC74B811DF7F879ED61E73F7DC18C91D07704C12379319886313DBA023D42EE9FA2355BE16DF6262F268F02C7B11AADE93CBCFF8C6FFF15ABB26F0107AAAF03FE6711BFD326F5C3DD00F04F0A1524449232D7FCBB8E2CCFE75B5EAC68FE6B09310E31D4DA0A7D8EB0114FF2A9D0DFBF08A249A10F1FF44060783D7C921A8FEA37670004D6642BC90C7FB43387C5A4C0B0FD620,
		ram_block1a_100.mem_init1 = 664'h2C099B9BF39BA76309A6B6D9C6559997579199D8E554198D39B352717235C608AAAE67C18DB7E467269C67269947E101A618996B762E4E7BCE67146E5022DEA630FE17E77239F789D7D81B56BE64199C6666F8,
		ram_block1a_100.operation_mode = "rom",
		ram_block1a_100.port_a_address_clear = "none",
		ram_block1a_100.port_a_address_width = 12,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "clock0",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 0,
		ram_block1a_100.port_a_first_bit_number = 100,
		ram_block1a_100.port_a_last_address = 2709,
		ram_block1a_100.port_a_logical_ram_depth = 2710,
		ram_block1a_100.port_a_logical_ram_width = 112,
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk0_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "WEIGHT.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'h9AFC7674A3960CB9C1B1DF8C77CE0E383020DA91D3F8A3CDC8B04896FC020D938259079E44FFFE1E7C9BBF8778364DF0115B801B93926518E82F80500F476CFAFB27C7203C02CCBC49549E400311D8C11F5CFF8F526FF7D00879E6BAC7519C02FD42F45A24E6498C41CC69BF9868FED8FD0D1036ADB987412B5EA8780407670CB2DE4069FCCD12B133A7A5C00027430241E9B9B7AAF3EF0E05AD5E0FBA76DF809C92842DFD4CE9283F27882C994141A0891C3FAE3BF79949217DAAEE9341C0D572DBBBB5AC8A0E1AABE54BABD0CD342BB1EAE073BE4B7D3F51277879A0685B8AB832F4F72D1363B09A24C8BBCE7B65F93EB278D16EC895B6A3D4F02D9C98EFFF,
		ram_block1a_101.mem_init1 = 664'h320792BE163728DE77F5AF8E08A9E6698E62F9D0BAA28725C6763C8B9E1BB5A167E200B8E1E767886665E8F07D677FF7E5637DB1BFC70BE4BF061FD8A16379EFA72A766CC401BC12AA222263C180F5AE1A7419,
		ram_block1a_101.operation_mode = "rom",
		ram_block1a_101.port_a_address_clear = "none",
		ram_block1a_101.port_a_address_width = 12,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "clock0",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 0,
		ram_block1a_101.port_a_first_bit_number = 101,
		ram_block1a_101.port_a_last_address = 2709,
		ram_block1a_101.port_a_logical_ram_depth = 2710,
		ram_block1a_101.port_a_logical_ram_width = 112,
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk0_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "WEIGHT.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'h087F01F621070F1551FF9DA2E0D71EC06A76708DA1BD3E5AA1767F01398F8EA2F2C38FA4FC39257DE45D17900CD561BD1E3BC44E10413D9C32F124419BE3B125AA9D8F09733A8A4F6DE7F7D5102CBC348D08340FE2608A501E791501F1810F7E5E80870710C809887BC602775C4BF1714D52463E62D20A7D9918C23886D9AB82D27ADBB7643219C3425115F512CCA42A38E6BCF102E5B5DF8021E3DB043079BD28BDBEF1C165579EAD52F4C652B94D659E7A14718CEBD041C3A6863CFC44B96DB71910241BEF87C88AAFC7F8026D8FBAD41E5C72EC2F07E1AFA6FDABE5018D9F4D9E0E49B5D7D4AFDCB5D51540BB25DEC2AE5CF97C6EF0ED5A1CEEBBBBB7485F,
		ram_block1a_102.mem_init1 = 664'h2A85BD01D65A249DE450079CA497F66810E24344287E5A618607E421EE1F9E661020021880447700F7678095E32F1874058AE181E7E3C23EE7F40C5C26FCA11A920F61BE2E43AF9A79AB8EA61F9D9460DE669E,
		ram_block1a_102.operation_mode = "rom",
		ram_block1a_102.port_a_address_clear = "none",
		ram_block1a_102.port_a_address_width = 12,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "clock0",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 0,
		ram_block1a_102.port_a_first_bit_number = 102,
		ram_block1a_102.port_a_last_address = 2709,
		ram_block1a_102.port_a_logical_ram_depth = 2710,
		ram_block1a_102.port_a_logical_ram_width = 112,
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk0_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "WEIGHT.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h06B71AF80E40FB81A9B5F1816F27CCE6C2E7161D8FF803CDCAD98BC9A69B18FC2E7FE3F7FD244F8209DC2175C2FE03F77E51C103A631B9A7343FFE40FF1039786731DBDF2EBE1C47D8F7DF1A5A72BE0B0DFFBAF3223EDAD20F95C1A02FCCF831F824F0376B82EB5DB4BB2387F63E191EAC09348E14FA03A6F7B0E6380ED06200136043D93267EF3D397342A91480D1B94E1C7306400B32BE6AF0C6FDC81DEA0DC3F6C2F86E19CBF21CF996D814767F2BF1C0180E351C1E1E3D89E8E2247993BBDF9E8011147FDDE1E3C8FC0017A06F0946AF28D673C0885DA8DF8E380710054899C1BCE9E01BBFF04ADAA0D0FFF86100CF9475C81B8EEDBC19BEFFBA4AC3F3C8,
		ram_block1a_103.mem_init1 = 664'h25AFED598655E4015EE245038000F2204626640ADCCE28514659A6F576C77E48499D975B13E80FE378DFEE1A130DDB57202B791645E99B8938376A05E44B69FC4656C10011870DFED9B5F586082685ECE66525,
		ram_block1a_103.operation_mode = "rom",
		ram_block1a_103.port_a_address_clear = "none",
		ram_block1a_103.port_a_address_width = 12,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "clock0",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 0,
		ram_block1a_103.port_a_first_bit_number = 103,
		ram_block1a_103.port_a_last_address = 2709,
		ram_block1a_103.port_a_logical_ram_depth = 2710,
		ram_block1a_103.port_a_logical_ram_width = 112,
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk0_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "WEIGHT.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h298CB9CE3D2C03E3E9E4AD8BB78D4F8471B655FC4E10180FDF011E4B1C9AD866A9F977BDEA3511822BE15B18C56A99E6A825124D45019F7B0D855C199FC0ABD1E1C84D50706CAE198E9CD6FC00ECD95D13D8BCBC939E3EC84E6AE716C7537DF5D4003021B79CB413EA6833A4442C6073672CDCDA3F4521F58D5CF238BC17C2137C7E9715EF8D49D7D7620DC3B024890930FF8DBF34F61915BECD42DBC42B99B017B2B639BF0CC3AC6D2FFF7A4EE128F6E9D9373368F68258CC360EA9F748118F9416B6DEC17B93C3C7FC357F2A7E80780F2F82C21F8E2F8314A2F36A4B0144078D932FC2B56D4B87DD27C8C9B8D570F40E6A126CC840F6614E9CFC8FDC3300D7,
		ram_block1a_104.mem_init1 = 664'h3492E1F867BE1F49C8623C60A9FF1106D5921F52EE9EF3567499B79E4BA8E015D9DCFDEBAA18CB162DA9E0DD4913F7903C9BD16DF01444D6F62396DF9595636610C81AE9FC9A4FF16F5125AEC4A4AE045F9BD6,
		ram_block1a_104.operation_mode = "rom",
		ram_block1a_104.port_a_address_clear = "none",
		ram_block1a_104.port_a_address_width = 12,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "clock0",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 0,
		ram_block1a_104.port_a_first_bit_number = 104,
		ram_block1a_104.port_a_last_address = 2709,
		ram_block1a_104.port_a_logical_ram_depth = 2710,
		ram_block1a_104.port_a_logical_ram_width = 112,
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk0_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "WEIGHT.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'hE193A12F1C3CB5E0B1D4686D022E2F8D99EE7FE312015C3002FBB7F80FAC97209DFB3450FF3302E0C002788790728F8E8B985E41BBA8A0EB9947B7D0ADBBA53DEA72241E63E795FB22631A7AE21E856D7C17C421AC02AF05AEE3E61FF6DA92D003FC2D692EF1F5FF8A200E4E8F6184173D79EF1C4BF754C1C4F21FAE838E4FE01E9915CCBABFA3F010E15253D161026F11CE94C754FC053C7D6C0707E3940F8877132759FE5C4005E77E0C6AAFCBE1E5C9D9B7797B5721EC3B8C1AEAFC49A3849CD9F902F7047F4DD78862CB076D1AD654F37EACADDC1EDE50F2B6E41EED583CF62BA79397D6B8A4FA5659CC1B59A6D1F0AE779969F2607544D59CCE7784CCFA,
		ram_block1a_105.mem_init1 = 664'h250267CE75DDABE8538E2003A65729C570199D2E9820C11FFDC8C5AD3509603FBF84FF931D796121C6ED0E7B0F94D76B8895CD6A5074E469864391F38085874021311ECEAAB89B98CCE66FCDCE311B20B41FE7,
		ram_block1a_105.operation_mode = "rom",
		ram_block1a_105.port_a_address_clear = "none",
		ram_block1a_105.port_a_address_width = 12,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "clock0",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 0,
		ram_block1a_105.port_a_first_bit_number = 105,
		ram_block1a_105.port_a_last_address = 2709,
		ram_block1a_105.port_a_logical_ram_depth = 2710,
		ram_block1a_105.port_a_logical_ram_width = 112,
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk0_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "WEIGHT.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'h687D18469DDE2723864473BF1139E59F03421A664A400A243B010C93664AD8EC6628177ACF0109D643BE2FA4ABCA6EF63C91EF84A1B9717B1BAC1FBAA60C4744CE72BCA60CE493823DE651F8D60E3BBC738520718E07701A84DE11B54F1C9C81E13F01B53336FC1E4E17AE81A26FE3C73B9EB0408BCC3BC0BCF15C238B20786D3EFC95460087FDAE8CE3D528BA765010E8AF0E032007F7E0E036E025C2987E13F292DCDE7B33B08FC7E6AED6F63C144BAC5FBFFB391EB638E92272E45E9D748D622104B8CDD4110A81EFEFEA2EDF81F9082D2000595F3EB3FBE15AB81F22DDC7F7A02B71971EC5044B1B18CB6A5A4351B9605987EBCA57DC65D5982E2F21B5AA,
		ram_block1a_106.mem_init1 = 664'h3D01D2199433651EF9769692262BC3A2AEB23C4278F7DFF2B7616643C41A5682233B2654FDF27641D684E17776319D810637D5A0F5C717BEC50ECA7A024DF196581DA1E68C3727B22FB99A86D2659C1A3EC98E,
		ram_block1a_106.operation_mode = "rom",
		ram_block1a_106.port_a_address_clear = "none",
		ram_block1a_106.port_a_address_width = 12,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "clock0",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 0,
		ram_block1a_106.port_a_first_bit_number = 106,
		ram_block1a_106.port_a_last_address = 2709,
		ram_block1a_106.port_a_logical_ram_depth = 2710,
		ram_block1a_106.port_a_logical_ram_width = 112,
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk0_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "WEIGHT.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'h002631F8FF393E61F3F0ED39E315230F275A3F61CE38173F7B1E8C8F178E3CBBAE7B263FD309CDE49A3682D59325E39E7CF308FB9A4D83FFEF84F3F9E831AD3DA05CF8EC2E781D35A87B061850F0816E5FC7BC36C21517C7490BBBFC8BE241FACD2005E35EADFBFE10F07334A7546A221708111B7ED1E617AE114038705358DC5CC0D11BF856BF3C033CA8CB7480072EABBC7F058800D4665AA0DBBEA4807A2387ED64FC6BAFB5FD40F59CF81091FF61F3C3110AB5601E048FB3A913EDB398B1A71451A8067798A117017082BAE84EC7060C388445C29C0FA2173634917EC46889E1EC69048BD2B8423EA19A4FDDE08C5F3DFDC171075F1C518ABFAA28E3FFC1,
		ram_block1a_107.mem_init1 = 664'h24DAB839110E91B9D18D082BE7D7F1A6E1FA47325CF5FFE71A1387E9A38C963F9B04E6113030C687FF9605B9871261A19100848DC067E2780086A06279029086240AB1A0FAD90981A2CB88687A3B0B08EE3EEA,
		ram_block1a_107.operation_mode = "rom",
		ram_block1a_107.port_a_address_clear = "none",
		ram_block1a_107.port_a_address_width = 12,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "clock0",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 0,
		ram_block1a_107.port_a_first_bit_number = 107,
		ram_block1a_107.port_a_last_address = 2709,
		ram_block1a_107.port_a_logical_ram_depth = 2710,
		ram_block1a_107.port_a_logical_ram_width = 112,
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk0_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "WEIGHT.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'hC6E26FD02283D895A2EF04977CBF9AC1F0AB299D29B7604A6DBDF9C4C807F8CB1FFF0A19F491C26DD45D659C71B401AB054C850FE071CC404A7802077BBE58FA7381D595133B5C3779EFF7D00DF37D398DEBB6816378C5705E99CB022FC23F73189BBA8DC002E421758853F19016B4FBB41FF9AA1C3E885A761EA0304CEC9A08C1AC3820C433E15E2DB06910A8305A07D19B50240E803F3405802102226C3B7A1430C74FDAE69B0EC0BF8A2D280A77200CFC8D99CF9679F20A8C82E307D7E08053D3DB82F28C7FC0398140A076B99C1040ABC81AC89ECB92C8E19DF01FDD9FBF4602A3C2279FD1A4E20F135FFEB90327C9847EBD3DE6E0644A7681711FC2B37A,
		ram_block1a_108.mem_init1 = 664'h36DBB663B9E16D816C8827F9D237209EF2E74A11CF3E2FD02C47E8F9F1FA60C90C45D5CE198A0277471FDB0FC104F62C2C1617572279FC838374F4261E60833876CEABE8B65A2E9E28B67E5D28770670FFA49A,
		ram_block1a_108.operation_mode = "rom",
		ram_block1a_108.port_a_address_clear = "none",
		ram_block1a_108.port_a_address_width = 12,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "clock0",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 0,
		ram_block1a_108.port_a_first_bit_number = 108,
		ram_block1a_108.port_a_last_address = 2709,
		ram_block1a_108.port_a_logical_ram_depth = 2710,
		ram_block1a_108.port_a_logical_ram_width = 112,
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk0_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "WEIGHT.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'hE9D8B9E7CC45811CA88F8766725F6EB26A651911E09754BE9AC43D706D5A7C33121763C1D81CE1D258EDA3925161B4FD583653061B57341C104688F8A77E6D30C0F9C21013BB580EDDD36EC30095B87985A43C2CB98B99BF05706359FFD19CDEC780BF45613F2F2E74DE6A4577292D59050A647C2BC726CBC75D3A3923B4C760137E065DF66B8DF1C50667F7DE7F006F9B7180B47A21D0E5DD2B8EBF416543A626B3A2FAEBF79BD1D80B97725B5FC9ED832E45743B2C11D2FF564409A6845A70AE1651969AFF7A8BD66D2CBE28487C2355C2E0FA216EC5D787D4D67A5D45C587C3C19C63E4D046055DF3D4616EE5FDE40FE49A906A21E76E5B07BC6F6C47FECF,
		ram_block1a_109.mem_init1 = 664'h32499B03BBA7B3FC1F8F7609FEA60B33291C8E9DC503561A9DE139FF992E7456371417B1D487F0678638936BC999E3C9860282AE0A1039230FF8B3A1D6E2361851F44F9DEBE9D84F184E5A5F7B664E5C703C07,
		ram_block1a_109.operation_mode = "rom",
		ram_block1a_109.port_a_address_clear = "none",
		ram_block1a_109.port_a_address_width = 12,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "clock0",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 0,
		ram_block1a_109.port_a_first_bit_number = 109,
		ram_block1a_109.port_a_last_address = 2709,
		ram_block1a_109.port_a_logical_ram_depth = 2710,
		ram_block1a_109.port_a_logical_ram_width = 112,
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk0_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "WEIGHT.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'h90BC059FFB3DB5CFA6E076760B3A8D3F2E752C2A72E01E771757C75D0287DAFD017F2C0103C4F8EAD935257583ACF682D93952D15BDCE1BF0637F0DC3A3C475EFB2EF8D000A0FBA106E01729F84FCFDF276424F44CCE3CBF68F4BBDA8FEE73E23795F1AFE8BCA2F1CE211E03E609CF80DEEED6F3C93FF44418CD662795D066BA5C7C8E88B4295BDAFC8755C1106227E59D2638CCA284991DCE39492AA2E6EFA110FEA0FD71D6C9FEC32FC40C2058AF5981439065EA8C784A884FB34ACEED1480A2759E54CA3907D9C4C5BA3E05E5891C53DAF05E39FE18D3FDD61C7D1F085B1406C81AF90AE910BF415FEFA86E3CDB2F0ED3465D27EC0A2FDB84F758108399CE,
		ram_block1a_110.mem_init1 = 664'h34065340B5F069DF34A8A44E26FD3DA883E4E9DB975F93D41D21D1E1E0C942DAF817AED76020783A200A48A3963A5ED83F0A5558A162740D9247440338189197B6DC8859C77D012060D3E2793A7F5D1AFC9CD8,
		ram_block1a_110.operation_mode = "rom",
		ram_block1a_110.port_a_address_clear = "none",
		ram_block1a_110.port_a_address_width = 12,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "clock0",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 0,
		ram_block1a_110.port_a_first_bit_number = 110,
		ram_block1a_110.port_a_last_address = 2709,
		ram_block1a_110.port_a_logical_ram_depth = 2710,
		ram_block1a_110.port_a_logical_ram_width = 112,
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(rden_a),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk0_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "WEIGHT.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'h238F28C75D5F18E1CEF8CD8D7C9EB60121E17F870702C53C43F5F9C71DC9007B9F85DDA0583F90C47182F908F4E743F03DCC277E0E9251B0BBC11E2BF9CEF1FE83A61E8164EE7CDFB51F86FA327261D40A18BC78F90B008181F7F82389DECE13C036AF407AC81C2405A8CCE1BD97D1EFF88E38D2A0882C2DE9D83F1A6FEF070924E60006F8B2B73170A985759D266B0565FAD08E9AF97F0907D762BDF5BCBE3A5E1E84F9B1D42A0C5FEF03E76DC5519829B89051385330BCAB3A68E52563E3AF7301D117F15F19CAF9273609E2D71E7B956F14395A9DDF8172F0B57563399FE0BEBBB1F776BCE515FA9A4EE9B14560B15F5A9FC996ACD7A1FCDAF484D5C0DDBD,
		ram_block1a_111.mem_init1 = 664'h3EECE9EFC713A935FDAE05B79FA33529B41BCF0E9E5C75865BFBA1E1A19C3E8B7B81C6139CF85D6470DB8BBFDB95E76983661EE3316FE451C55883F0DD55B438F26980047B9F40CBEDF3DA188C0E0F488F55D2,
		ram_block1a_111.operation_mode = "rom",
		ram_block1a_111.port_a_address_clear = "none",
		ram_block1a_111.port_a_address_width = 12,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "clock0",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 0,
		ram_block1a_111.port_a_first_bit_number = 111,
		ram_block1a_111.port_a_last_address = 2709,
		ram_block1a_111.port_a_logical_ram_depth = 2710,
		ram_block1a_111.port_a_logical_ram_width = 112,
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cyclonev_ram_block";
	assign
		address_a_wire = address_a,
		q_a = {wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0]
, wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]};
endmodule //WEIGHT_ROM_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module WEIGHT_ROM (
	address,
	clock,
	rden,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[11:0]  address;
	input	  clock;
	input	  rden;
	output	[111:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri1	  rden;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [111:0] sub_wire0;
	wire [111:0] q = sub_wire0[111:0];

	WEIGHT_ROM_altsyncram	WEIGHT_ROM_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.rden_a (rden),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "WEIGHT.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "2710"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "12"
// Retrieval info: PRIVATE: WidthData NUMERIC "112"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "WEIGHT.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2710"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "12"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "112"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 12 0 INPUT NODEFVAL "address[11..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 112 0 OUTPUT NODEFVAL "q[111..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: CONNECT: @address_a 0 0 12 0 address 0 0 12 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @rden_a 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: q 0 0 112 0 @q_a 0 0 112 0
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL WEIGHT_ROM_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
