{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702003523377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702003523394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 21:45:23 2023 " "Processing started: Thu Dec 07 21:45:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702003523394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003523394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger " "Command: quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003523394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702003523844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702003523844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger " "Found entity 1: frogger" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003532261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003532261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003532264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003532264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003532266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003532266 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 debounce.v(19) " "Verilog HDL Expression warning at debounce.v(19): truncated literal to match 3 bits" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702003532268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003532269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003532269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_divider_e1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_divider_e1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_E1 " "Found entity 1: Clock_divider_E1" {  } { { "output_files/Clock_divider_E1.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/Clock_divider_E1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003532271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003532271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frogger " "Elaborating entity \"frogger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702003532307 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "s " "Can't recognize finite state machine \"s\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1702003532312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clk_25_MHz " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clk_25_MHz\"" {  } { { "frogger.v" "clk_25_MHz" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003532323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "frogger.v" "driver" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003532324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_E1 Clock_divider_E1:clk_E1 " "Elaborating entity \"Clock_divider_E1\" for hierarchy \"Clock_divider_E1:clk_E1\"" {  } { { "frogger.v" "clk_E1" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003532326 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_in\[2\] color_in\[2\]~_emulated color_in\[2\]~1 " "Register \"color_in\[2\]\" is converted into an equivalent circuit using register \"color_in\[2\]~_emulated\" and latch \"color_in\[2\]~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|color_in[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.DONE s.DONE~_emulated s.DONE~1 " "Register \"s.DONE\" is converted into an equivalent circuit using register \"s.DONE~_emulated\" and latch \"s.DONE~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.DONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE8 s.MOVE8~_emulated s.MOVE8~1 " "Register \"s.MOVE8\" is converted into an equivalent circuit using register \"s.MOVE8~_emulated\" and latch \"s.MOVE8~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE7 s.MOVE7~_emulated s.MOVE7~1 " "Register \"s.MOVE7\" is converted into an equivalent circuit using register \"s.MOVE7~_emulated\" and latch \"s.MOVE7~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE6 s.MOVE6~_emulated s.MOVE6~1 " "Register \"s.MOVE6\" is converted into an equivalent circuit using register \"s.MOVE6~_emulated\" and latch \"s.MOVE6~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE5 s.MOVE5~_emulated s.MOVE5~1 " "Register \"s.MOVE5\" is converted into an equivalent circuit using register \"s.MOVE5~_emulated\" and latch \"s.MOVE5~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE4 s.MOVE4~_emulated s.MOVE4~1 " "Register \"s.MOVE4\" is converted into an equivalent circuit using register \"s.MOVE4~_emulated\" and latch \"s.MOVE4~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE3 s.MOVE3~_emulated s.MOVE3~1 " "Register \"s.MOVE3\" is converted into an equivalent circuit using register \"s.MOVE3~_emulated\" and latch \"s.MOVE3~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE2 s.MOVE2~_emulated s.MOVE2~1 " "Register \"s.MOVE2\" is converted into an equivalent circuit using register \"s.MOVE2~_emulated\" and latch \"s.MOVE2~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.MOVE1 s.MOVE1~_emulated s.MOVE1~1 " "Register \"s.MOVE1\" is converted into an equivalent circuit using register \"s.MOVE1~_emulated\" and latch \"s.MOVE1~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.MOVE1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s.START s.START~_emulated s.START~1 " "Register \"s.START\" is converted into an equivalent circuit using register \"s.START~_emulated\" and latch \"s.START~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003532724 "|frogger|s.START"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702003532724 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003532780 "|frogger|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702003532780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702003532858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702003533410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702003533531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003533531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003533589 "|frogger|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702003533589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702003533589 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702003533589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702003533589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702003533589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702003533610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 21:45:33 2023 " "Processing ended: Thu Dec 07 21:45:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702003533610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702003533610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702003533610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003533610 ""}
