# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab03_FA.vhd" \
"../../../../lab_05.srcs/sources_1/new/Multiplier_4bits.vhd" \
"../../../../lab03_HA.vhd" \
"../../../../lab_05.srcs/sim_1/new/TB_Multiplier_4bits.vhd" \

# Do not sort compile order
nosort
