// Seed: 3254567994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    output uwire id_3,
    output wor id_4
    , id_21,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    output tri0 id_10,
    input wand id_11,
    input tri id_12,
    input tri id_13,
    output wire id_14,
    inout wor id_15,
    input wor id_16,
    input uwire id_17,
    input supply0 id_18,
    output tri id_19
);
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22,
      id_21
  );
  assign id_3 = id_22(id_15, id_17 == 1'b0, id_16);
endmodule
