\m4_TLV_version 1d: tl-x.org
\SV
	m4_include_lib(['https://raw.githubusercontent.com/BalaDhinesh/Virtual-FPGA-Lab/main/tlv_lib/fpga_includes.tlv'])
   m4_makerchip_module   // (Expanded in Nav-TLV pane.)
   reg [7:0] val;
   always @(posedge clk)
      begin
   		if(reset) 
            val <= 0;
      	else 
            val <= val + 1;
   	end
                   
\TLV
   m4_define(M4_BOARD, 3)
   m4+fpga_init()
   m4+fpga_led(*val)
\SV
   endmodule