Classic Timing Analyzer report for Ozy_Janus
Sat Feb 07 13:49:57 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                      ;
+------------------------------+------------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack      ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A        ; None                             ; 9.386 ns                         ; FLAGC                                                   ; SLWR~reg0                                               ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A        ; None                             ; 22.990 ns                        ; got_sync                                                ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A        ; None                             ; 11.757 ns                        ; FLAGB                                                   ; full                                                    ; --         ; --         ; 0            ;
; Worst-case th                ; N/A        ; None                             ; 8.580 ns                         ; serno                                                   ; temp_Merc_serialno[4]                                   ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 0.109 ns   ; 48.00 MHz ( period = 20.833 ns ) ; 48.51 MHz ( period = 20.616 ns ) ; LRCLK_96                                                ; AD_state[0]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 0.315 ns   ; 48.00 MHz ( period = 20.833 ns ) ; 49.50 MHz ( period = 20.202 ns ) ; OC[4]                                                   ; CC~reg0                                                 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.093 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 129.20 MHz ( period = 7.740 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.859 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 251.64 MHz ( period = 3.974 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 30.223 ns  ; 12.50 MHz ( period = 80.000 ns ) ; 51.14 MHz ( period = 19.554 ns ) ; LRCLK_96                                                ; AD_state[0]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 30.706 ns  ; 12.29 MHz ( period = 81.380 ns ) ; 50.08 MHz ( period = 19.968 ns ) ; LRCLK_96                                                ; AD_state[0]                                             ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -11.954 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; halt_flag                                               ; Tx_aclr                                                 ; IFCLK      ; IFCLK      ; 1237         ;
; Clock Hold: 'MCLK_12MHZ'     ; -10.519 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Penny_serialno[0]                                  ; Penny_serialno[0]                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 1246         ;
; Clock Hold: 'CLK_12MHZ'      ; -10.195 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; temp_Penny_serialno[0]                                  ; Penny_serialno[0]                                       ; CLK_12MHZ  ; CLK_12MHZ  ; 1033         ;
; Clock Hold: 'PCLK_12MHZ'     ; -9.988 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; temp_Penny_serialno[0]                                  ; Penny_serialno[0]                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 952          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.204 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;            ;                                  ;                                  ;                                                         ;                                                         ;            ;            ; 4468         ;
+------------------------------+------------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_qqj1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a   ; dcfifo_qqj1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.315 ns                                ; 49.50 MHz ( period = 20.202 ns )                    ; OC[4]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 6.032 ns                ;
; 0.346 ns                                ; 49.65 MHz ( period = 20.142 ns )                    ; LRCLK_96                                                                                                            ; AD_state[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.606 ns                  ; 9.260 ns                ;
; 0.397 ns                                ; 49.90 MHz ( period = 20.040 ns )                    ; LRCLK_96                                                                                                            ; AD_state[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.606 ns                  ; 9.209 ns                ;
; 0.415 ns                                ; 49.99 MHz ( period = 20.004 ns )                    ; LRCLK_96                                                                                                            ; bits[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.602 ns                  ; 9.187 ns                ;
; 0.418 ns                                ; 50.01 MHz ( period = 19.996 ns )                    ; TX_relay[1]                                                                                                         ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.929 ns                ;
; 0.450 ns                                ; 50.17 MHz ( period = 19.932 ns )                    ; mode                                                                                                                ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.897 ns                ;
; 0.460 ns                                ; 50.22 MHz ( period = 19.914 ns )                    ; LRCLK_96                                                                                                            ; bits[1]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.602 ns                  ; 9.142 ns                ;
; 0.498 ns                                ; 50.41 MHz ( period = 19.836 ns )                    ; OC[5]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.849 ns                ;
; 0.521 ns                                ; 50.53 MHz ( period = 19.790 ns )                    ; OC[1]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.826 ns                ;
; 0.602 ns                                ; 50.95 MHz ( period = 19.628 ns )                    ; Rout                                                                                                                ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.745 ns                ;
; 0.635 ns                                ; 51.11 MHz ( period = 19.564 ns )                    ; LRCLK_96                                                                                                            ; spectrum_state~8                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.603 ns                  ; 8.968 ns                ;
; 0.636 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; LRCLK_96                                                                                                            ; spectrum_state~9                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.603 ns                  ; 8.967 ns                ;
; 0.656 ns                                ; 51.22 MHz ( period = 19.522 ns )                    ; LRCLK_96                                                                                                            ; spec~13                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.638 ns                  ; 8.982 ns                ;
; 0.656 ns                                ; 51.22 MHz ( period = 19.522 ns )                    ; LRCLK_96                                                                                                            ; spec~12                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.638 ns                  ; 8.982 ns                ;
; 0.664 ns                                ; 51.27 MHz ( period = 19.506 ns )                    ; LRCLK_48                                                                                                            ; AD_state[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.840 ns                  ; 9.176 ns                ;
; 0.715 ns                                ; 51.54 MHz ( period = 19.404 ns )                    ; LRCLK_48                                                                                                            ; AD_state[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.840 ns                  ; 9.125 ns                ;
; 0.721 ns                                ; 51.57 MHz ( period = 19.390 ns )                    ; clock_s[1]                                                                                                          ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.630 ns                ;
; 0.726 ns                                ; 51.60 MHz ( period = 19.380 ns )                    ; OC[2]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.621 ns                ;
; 0.733 ns                                ; 51.63 MHz ( period = 19.368 ns )                    ; LRCLK_48                                                                                                            ; bits[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.836 ns                  ; 9.103 ns                ;
; 0.761 ns                                ; 51.79 MHz ( period = 19.310 ns )                    ; OC[6]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.590 ns                ;
; 0.778 ns                                ; 51.87 MHz ( period = 19.278 ns )                    ; LRCLK_48                                                                                                            ; bits[1]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.836 ns                  ; 9.058 ns                ;
; 0.816 ns                                ; 52.08 MHz ( period = 19.200 ns )                    ; OC[3]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.531 ns                ;
; 0.953 ns                                ; 52.83 MHz ( period = 18.928 ns )                    ; LRCLK_48                                                                                                            ; spectrum_state~8                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.837 ns                  ; 8.884 ns                ;
; 0.954 ns                                ; 52.84 MHz ( period = 18.926 ns )                    ; LRCLK_48                                                                                                            ; spectrum_state~9                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.837 ns                  ; 8.883 ns                ;
; 0.974 ns                                ; 52.95 MHz ( period = 18.886 ns )                    ; LRCLK_48                                                                                                            ; spec~13                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.872 ns                  ; 8.898 ns                ;
; 0.974 ns                                ; 52.95 MHz ( period = 18.886 ns )                    ; LRCLK_48                                                                                                            ; spec~12                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.872 ns                  ; 8.898 ns                ;
; 0.980 ns                                ; 52.99 MHz ( period = 18.872 ns )                    ; frequency[15]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 5.367 ns                ;
; 1.008 ns                                ; 53.15 MHz ( period = 18.816 ns )                    ; ATTEN[0]                                                                                                            ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.343 ns                ;
; 1.034 ns                                ; 53.29 MHz ( period = 18.764 ns )                    ; frequency[10]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.317 ns                ;
; 1.043 ns                                ; 53.34 MHz ( period = 18.746 ns )                    ; OC[0]                                                                                                               ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.308 ns                ;
; 1.046 ns                                ; 53.36 MHz ( period = 18.740 ns )                    ; frequency[20]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.305 ns                ;
; 1.136 ns                                ; 53.88 MHz ( period = 18.560 ns )                    ; frequency[12]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.215 ns                ;
; 1.203 ns                                ; 54.27 MHz ( period = 18.426 ns )                    ; RX_relay[0]                                                                                                         ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.148 ns                ;
; 1.210 ns                                ; 54.31 MHz ( period = 18.412 ns )                    ; clock_s[0]                                                                                                          ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.141 ns                ;
; 1.215 ns                                ; 54.34 MHz ( period = 18.402 ns )                    ; DITHER                                                                                                              ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 5.136 ns                ;
; 1.215 ns                                ; 54.34 MHz ( period = 18.404 ns )                    ; LRCLK_192                                                                                                           ; AD_state[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.202 ns                 ; 9.987 ns                ;
; 1.266 ns                                ; 54.64 MHz ( period = 18.302 ns )                    ; LRCLK_192                                                                                                           ; AD_state[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.202 ns                 ; 9.936 ns                ;
; 1.284 ns                                ; 54.75 MHz ( period = 18.266 ns )                    ; LRCLK_192                                                                                                           ; bits[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.198 ns                 ; 9.914 ns                ;
; 1.300 ns                                ; 54.85 MHz ( period = 18.232 ns )                    ; frequency[24]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.356 ns                  ; 5.056 ns                ;
; 1.329 ns                                ; 55.02 MHz ( period = 18.176 ns )                    ; LRCLK_192                                                                                                           ; bits[1]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.198 ns                 ; 9.869 ns                ;
; 1.384 ns                                ; 55.36 MHz ( period = 18.064 ns )                    ; frequency[23]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.971 ns                ;
; 1.504 ns                                ; 56.10 MHz ( period = 17.826 ns )                    ; LRCLK_192                                                                                                           ; spectrum_state~8                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.199 ns                 ; 9.695 ns                ;
; 1.505 ns                                ; 56.10 MHz ( period = 17.824 ns )                    ; LRCLK_192                                                                                                           ; spectrum_state~9                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.199 ns                 ; 9.694 ns                ;
; 1.513 ns                                ; 56.16 MHz ( period = 17.806 ns )                    ; frequency[2]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.356 ns                  ; 4.843 ns                ;
; 1.525 ns                                ; 56.23 MHz ( period = 17.784 ns )                    ; LRCLK_192                                                                                                           ; spec~13                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.234 ns                 ; 9.709 ns                ;
; 1.525 ns                                ; 56.23 MHz ( period = 17.784 ns )                    ; LRCLK_192                                                                                                           ; spec~12                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 11.234 ns                 ; 9.709 ns                ;
; 1.534 ns                                ; 56.29 MHz ( period = 17.764 ns )                    ; frequency[19]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.817 ns                ;
; 1.541 ns                                ; 56.34 MHz ( period = 17.750 ns )                    ; Rx_control_0[0]                                                                                                     ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 4.806 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; frequency[14]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.795 ns                ;
; 1.597 ns                                ; 56.70 MHz ( period = 17.638 ns )                    ; frequency[21]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.754 ns                ;
; 1.648 ns                                ; 57.03 MHz ( period = 17.536 ns )                    ; PGA                                                                                                                 ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.703 ns                ;
; 1.687 ns                                ; 57.28 MHz ( period = 17.458 ns )                    ; frequency[30]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 4.660 ns                ;
; 1.756 ns                                ; 57.74 MHz ( period = 17.320 ns )                    ; ATTEN[1]                                                                                                            ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.599 ns                ;
; 1.772 ns                                ; 57.84 MHz ( period = 17.288 ns )                    ; frequency[31]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 4.575 ns                ;
; 1.779 ns                                ; 57.89 MHz ( period = 17.274 ns )                    ; frequency[18]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.572 ns                ;
; 1.828 ns                                ; 58.22 MHz ( period = 17.176 ns )                    ; frequency[9]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.523 ns                ;
; 1.830 ns                                ; 58.23 MHz ( period = 17.172 ns )                    ; frequency[27]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.356 ns                  ; 4.526 ns                ;
; 1.857 ns                                ; 58.42 MHz ( period = 17.118 ns )                    ; frequency[13]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.494 ns                ;
; 1.922 ns                                ; 58.87 MHz ( period = 16.988 ns )                    ; frequency[28]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 4.425 ns                ;
; 1.923 ns                                ; 58.87 MHz ( period = 16.986 ns )                    ; RAND                                                                                                                ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.432 ns                ;
; 1.929 ns                                ; 58.91 MHz ( period = 16.974 ns )                    ; TX_relay[0]                                                                                                         ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.426 ns                ;
; 1.930 ns                                ; 58.92 MHz ( period = 16.972 ns )                    ; frequency[11]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.421 ns                ;
; 1.932 ns                                ; 58.93 MHz ( period = 16.968 ns )                    ; frequency[7]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 4.419 ns                ;
; 1.937 ns                                ; 58.97 MHz ( period = 16.958 ns )                    ; frequency[17]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.418 ns                ;
; 1.995 ns                                ; 59.38 MHz ( period = 16.842 ns )                    ; frequency[0]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.360 ns                ;
; 2.062 ns                                ; 59.85 MHz ( period = 16.708 ns )                    ; frequency[29]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.347 ns                  ; 4.285 ns                ;
; 2.065 ns                                ; 59.87 MHz ( period = 16.702 ns )                    ; frequency[26]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.290 ns                ;
; 2.101 ns                                ; 60.13 MHz ( period = 16.630 ns )                    ; RX_relay[1]                                                                                                         ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.254 ns                ;
; 2.105 ns                                ; 60.16 MHz ( period = 16.622 ns )                    ; frequency[16]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.250 ns                ;
; 2.132 ns                                ; 60.36 MHz ( period = 16.568 ns )                    ; frequency[3]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.356 ns                  ; 4.224 ns                ;
; 2.189 ns                                ; 60.78 MHz ( period = 16.454 ns )                    ; frequency[22]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.166 ns                ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.224 ns                 ; 14.000 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.224 ns                 ; 14.000 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.244 ns                 ; 14.020 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.226 ns                 ; 13.976 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.226 ns                 ; 13.976 ns               ;
; 2.250 ns                                ; 53.81 MHz ( period = 18.583 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_we_reg          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.246 ns                 ; 13.996 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.276 ns                 ; 14.015 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.276 ns                 ; 14.015 ns               ;
; 2.261 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.296 ns                 ; 14.035 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.272 ns                 ; 14.009 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.272 ns                 ; 14.009 ns               ;
; 2.263 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.292 ns                 ; 14.029 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.262 ns                 ; 13.990 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.262 ns                 ; 13.990 ns               ;
; 2.272 ns                                ; 53.88 MHz ( period = 18.561 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.282 ns                 ; 14.010 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.267 ns                 ; 13.987 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.267 ns                 ; 13.987 ns               ;
; 2.280 ns                                ; 53.90 MHz ( period = 18.553 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.287 ns                 ; 14.007 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg1     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.245 ns                 ; 13.961 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg10   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg0     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.245 ns                 ; 13.961 ns               ;
; 2.284 ns                                ; 53.91 MHz ( period = 18.549 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_we_reg          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.265 ns                 ; 13.981 ns               ;
; 2.301 ns                                ; 61.61 MHz ( period = 16.230 ns )                    ; CCcount[3]                                                                                                          ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.993 ns                  ; 5.692 ns                ;
; 2.325 ns                                ; 61.80 MHz ( period = 16.182 ns )                    ; CCcount[1]                                                                                                          ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.017 ns                  ; 5.692 ns                ;
; 2.328 ns                                ; 61.82 MHz ( period = 16.176 ns )                    ; CCcount[0]~_Duplicate_67                                                                                            ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.013 ns                  ; 5.685 ns                ;
; 2.355 ns                                ; 62.03 MHz ( period = 16.122 ns )                    ; frequency[25]                                                                                                       ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 4.000 ns                ;
; 2.532 ns                                ; 63.42 MHz ( period = 15.768 ns )                    ; frequency[4]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 3.823 ns                ;
; 2.594 ns                                ; 63.92 MHz ( period = 15.644 ns )                    ; frequency[6]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.351 ns                  ; 3.757 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; frequency[1]                                                                                                        ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.355 ns                  ; 3.758 ns                ;
; 2.620 ns                                ; 54.91 MHz ( period = 18.213 ns )                    ; loop_counter[5]                                                                                                     ; register[14]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.192 ns                 ; 13.572 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; loop_counter[5]                                                                                                     ; register[15]~_Duplicate_1469                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.192 ns                 ; 13.489 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.254 ns                 ; 13.536 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.254 ns                 ; 13.536 ns               ;
; 2.718 ns                                ; 55.20 MHz ( period = 18.115 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.274 ns                 ; 13.556 ns               ;
; 2.721 ns                                ; 64.98 MHz ( period = 15.390 ns )                    ; CCcount[1]~_Duplicate_64                                                                                            ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.017 ns                  ; 5.296 ns                ;
; 2.753 ns                                ; 65.24 MHz ( period = 15.328 ns )                    ; LRCLK_48                                                                                                            ; CCcount[1]~_Duplicate_73                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.439 ns                  ; 6.686 ns                ;
; 2.828 ns                                ; 65.88 MHz ( period = 15.178 ns )                    ; LRCLK_96                                                                                                            ; bits[0]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.602 ns                  ; 6.774 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.799 ns                  ; 2.925 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.819 ns                  ; 2.945 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.819 ns                  ; 2.945 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.819 ns                  ; 2.945 ns                ;
; 2.874 ns                                ; 66.30 MHz ( period = 15.084 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.819 ns                  ; 2.945 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                     ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                                                                                                                                                        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 30.706 ns                               ; 50.08 MHz ( period = 19.968 ns )                    ; LRCLK_96                 ; AD_state[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.966 ns                 ; 9.260 ns                ;
; 30.757 ns                               ; 50.34 MHz ( period = 19.866 ns )                    ; LRCLK_96                 ; AD_state[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.966 ns                 ; 9.209 ns                ;
; 30.775 ns                               ; 50.43 MHz ( period = 19.830 ns )                    ; LRCLK_96                 ; bits[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.962 ns                 ; 9.187 ns                ;
; 30.820 ns                               ; 50.66 MHz ( period = 19.740 ns )                    ; LRCLK_96                 ; bits[1]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.962 ns                 ; 9.142 ns                ;
; 30.995 ns                               ; 51.57 MHz ( period = 19.390 ns )                    ; LRCLK_96                 ; spectrum_state~8                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.963 ns                 ; 8.968 ns                ;
; 30.996 ns                               ; 51.58 MHz ( period = 19.388 ns )                    ; LRCLK_96                 ; spectrum_state~9                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.963 ns                 ; 8.967 ns                ;
; 31.016 ns                               ; 51.68 MHz ( period = 19.348 ns )                    ; LRCLK_96                 ; spec~13                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.998 ns                 ; 8.982 ns                ;
; 31.016 ns                               ; 51.68 MHz ( period = 19.348 ns )                    ; LRCLK_96                 ; spec~12                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.998 ns                 ; 8.982 ns                ;
; 31.024 ns                               ; 51.73 MHz ( period = 19.332 ns )                    ; LRCLK_48                 ; AD_state[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.200 ns                 ; 9.176 ns                ;
; 31.075 ns                               ; 52.00 MHz ( period = 19.230 ns )                    ; LRCLK_48                 ; AD_state[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.200 ns                 ; 9.125 ns                ;
; 31.093 ns                               ; 52.10 MHz ( period = 19.194 ns )                    ; LRCLK_48                 ; bits[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.196 ns                 ; 9.103 ns                ;
; 31.138 ns                               ; 52.35 MHz ( period = 19.104 ns )                    ; LRCLK_48                 ; bits[1]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.196 ns                 ; 9.058 ns                ;
; 31.313 ns                               ; 53.32 MHz ( period = 18.754 ns )                    ; LRCLK_48                 ; spectrum_state~8                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.197 ns                 ; 8.884 ns                ;
; 31.314 ns                               ; 53.33 MHz ( period = 18.752 ns )                    ; LRCLK_48                 ; spectrum_state~9                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.197 ns                 ; 8.883 ns                ;
; 31.334 ns                               ; 53.44 MHz ( period = 18.712 ns )                    ; LRCLK_48                 ; spec~13                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.232 ns                 ; 8.898 ns                ;
; 31.334 ns                               ; 53.44 MHz ( period = 18.712 ns )                    ; LRCLK_48                 ; spec~12                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.232 ns                 ; 8.898 ns                ;
; 31.575 ns                               ; 54.85 MHz ( period = 18.230 ns )                    ; LRCLK_192                ; AD_state[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.562 ns                 ; 9.987 ns                ;
; 31.626 ns                               ; 55.16 MHz ( period = 18.128 ns )                    ; LRCLK_192                ; AD_state[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.562 ns                 ; 9.936 ns                ;
; 31.644 ns                               ; 55.27 MHz ( period = 18.092 ns )                    ; LRCLK_192                ; bits[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.558 ns                 ; 9.914 ns                ;
; 31.689 ns                               ; 55.55 MHz ( period = 18.002 ns )                    ; LRCLK_192                ; bits[1]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.558 ns                 ; 9.869 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; LRCLK_192                ; spectrum_state~8                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.559 ns                 ; 9.695 ns                ;
; 31.865 ns                               ; 56.66 MHz ( period = 17.650 ns )                    ; LRCLK_192                ; spectrum_state~9                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.559 ns                 ; 9.694 ns                ;
; 31.885 ns                               ; 56.79 MHz ( period = 17.610 ns )                    ; LRCLK_192                ; spec~13                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.594 ns                 ; 9.709 ns                ;
; 31.885 ns                               ; 56.79 MHz ( period = 17.610 ns )                    ; LRCLK_192                ; spec~12                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.594 ns                 ; 9.709 ns                ;
; 32.662 ns                               ; 62.28 MHz ( period = 16.056 ns )                    ; CCcount[3]               ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.354 ns                 ; 5.692 ns                ;
; 32.686 ns                               ; 62.47 MHz ( period = 16.008 ns )                    ; CCcount[1]               ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.378 ns                 ; 5.692 ns                ;
; 32.689 ns                               ; 62.49 MHz ( period = 16.002 ns )                    ; CCcount[0]~_Duplicate_67 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.374 ns                 ; 5.685 ns                ;
; 33.082 ns                               ; 65.72 MHz ( period = 15.216 ns )                    ; CCcount[1]~_Duplicate_64 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.378 ns                 ; 5.296 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; LRCLK_48                 ; CCcount[1]~_Duplicate_73                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.799 ns                 ; 6.686 ns                ;
; 33.188 ns                               ; 66.65 MHz ( period = 15.004 ns )                    ; LRCLK_96                 ; bits[0]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.962 ns                 ; 6.774 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.160 ns                 ; 2.925 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.160 ns                 ; 2.925 ns                ;
; 33.235 ns                               ; 67.07 MHz ( period = 14.910 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.180 ns                 ; 2.945 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.179 ns                 ; 2.931 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.179 ns                 ; 2.931 ns                ;
; 33.248 ns                               ; 67.19 MHz ( period = 14.884 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.199 ns                 ; 2.951 ns                ;
; 33.275 ns                               ; 67.43 MHz ( period = 14.830 ns )                    ; LRCLK_96                 ; spectrum_state~7                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 39.963 ns                 ; 6.688 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.188 ns                 ; 2.909 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.188 ns                 ; 2.909 ns                ;
; 33.279 ns                               ; 67.47 MHz ( period = 14.822 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.208 ns                 ; 2.929 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.196 ns                 ; 2.902 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.196 ns                 ; 2.902 ns                ;
; 33.294 ns                               ; 67.60 MHz ( period = 14.792 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.216 ns                 ; 2.922 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.210 ns                 ; 2.901 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.210 ns                 ; 2.901 ns                ;
; 33.309 ns                               ; 67.74 MHz ( period = 14.762 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.230 ns                 ; 2.921 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.209 ns                 ; 2.892 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.209 ns                 ; 2.892 ns                ;
; 33.317 ns                               ; 67.82 MHz ( period = 14.746 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.912 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.206 ns                 ; 2.870 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.206 ns                 ; 2.870 ns                ;
; 33.336 ns                               ; 67.99 MHz ( period = 14.708 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.226 ns                 ; 2.890 ns                ;
; 33.378 ns                               ; 68.38 MHz ( period = 14.624 ns )                    ; CCcount[1]~_Duplicate_69 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.378 ns                 ; 5.000 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.181 ns                 ; 2.775 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.181 ns                 ; 2.775 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.201 ns                 ; 2.795 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.183 ns                 ; 2.751 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.183 ns                 ; 2.751 ns                ;
; 33.432 ns                               ; 68.89 MHz ( period = 14.516 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_we_reg          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.203 ns                 ; 2.771 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.233 ns                 ; 2.790 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.233 ns                 ; 2.790 ns                ;
; 33.443 ns                               ; 68.99 MHz ( period = 14.494 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.253 ns                 ; 2.810 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.784 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.229 ns                 ; 2.784 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.249 ns                 ; 2.804 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.219 ns                 ; 2.765 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.219 ns                 ; 2.765 ns                ;
; 33.454 ns                               ; 69.10 MHz ( period = 14.472 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.239 ns                 ; 2.785 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                                                                                                                                           ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 30.223 ns                               ; 51.14 MHz ( period = 19.554 ns )                    ; LRCLK_96                 ; AD_state[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.483 ns                 ; 9.260 ns                ;
; 30.274 ns                               ; 51.41 MHz ( period = 19.452 ns )                    ; LRCLK_96                 ; AD_state[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.483 ns                 ; 9.209 ns                ;
; 30.292 ns                               ; 51.50 MHz ( period = 19.416 ns )                    ; LRCLK_96                 ; bits[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.479 ns                 ; 9.187 ns                ;
; 30.337 ns                               ; 51.74 MHz ( period = 19.326 ns )                    ; LRCLK_96                 ; bits[1]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.479 ns                 ; 9.142 ns                ;
; 30.512 ns                               ; 52.70 MHz ( period = 18.976 ns )                    ; LRCLK_96                 ; spectrum_state~8                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.480 ns                 ; 8.968 ns                ;
; 30.513 ns                               ; 52.70 MHz ( period = 18.974 ns )                    ; LRCLK_96                 ; spectrum_state~9                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.480 ns                 ; 8.967 ns                ;
; 30.533 ns                               ; 52.82 MHz ( period = 18.934 ns )                    ; LRCLK_96                 ; spec~13                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.515 ns                 ; 8.982 ns                ;
; 30.533 ns                               ; 52.82 MHz ( period = 18.934 ns )                    ; LRCLK_96                 ; spec~12                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.515 ns                 ; 8.982 ns                ;
; 30.541 ns                               ; 52.86 MHz ( period = 18.918 ns )                    ; LRCLK_48                 ; AD_state[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 9.176 ns                ;
; 30.592 ns                               ; 53.15 MHz ( period = 18.816 ns )                    ; LRCLK_48                 ; AD_state[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.717 ns                 ; 9.125 ns                ;
; 30.610 ns                               ; 53.25 MHz ( period = 18.780 ns )                    ; LRCLK_48                 ; bits[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 9.103 ns                ;
; 30.655 ns                               ; 53.50 MHz ( period = 18.690 ns )                    ; LRCLK_48                 ; bits[1]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 9.058 ns                ;
; 30.830 ns                               ; 54.53 MHz ( period = 18.340 ns )                    ; LRCLK_48                 ; spectrum_state~8                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 8.884 ns                ;
; 30.831 ns                               ; 54.53 MHz ( period = 18.338 ns )                    ; LRCLK_48                 ; spectrum_state~9                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.714 ns                 ; 8.883 ns                ;
; 30.851 ns                               ; 54.65 MHz ( period = 18.298 ns )                    ; LRCLK_48                 ; spec~13                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 8.898 ns                ;
; 30.851 ns                               ; 54.65 MHz ( period = 18.298 ns )                    ; LRCLK_48                 ; spec~12                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.749 ns                 ; 8.898 ns                ;
; 31.092 ns                               ; 56.13 MHz ( period = 17.816 ns )                    ; LRCLK_192                ; AD_state[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.079 ns                 ; 9.987 ns                ;
; 31.143 ns                               ; 56.45 MHz ( period = 17.714 ns )                    ; LRCLK_192                ; AD_state[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.079 ns                 ; 9.936 ns                ;
; 31.161 ns                               ; 56.57 MHz ( period = 17.678 ns )                    ; LRCLK_192                ; bits[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.075 ns                 ; 9.914 ns                ;
; 31.206 ns                               ; 56.86 MHz ( period = 17.588 ns )                    ; LRCLK_192                ; bits[1]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.075 ns                 ; 9.869 ns                ;
; 31.381 ns                               ; 58.01 MHz ( period = 17.238 ns )                    ; LRCLK_192                ; spectrum_state~8                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.076 ns                 ; 9.695 ns                ;
; 31.382 ns                               ; 58.02 MHz ( period = 17.236 ns )                    ; LRCLK_192                ; spectrum_state~9                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.076 ns                 ; 9.694 ns                ;
; 31.402 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; LRCLK_192                ; spec~13                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.111 ns                 ; 9.709 ns                ;
; 31.402 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; LRCLK_192                ; spec~12                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.111 ns                 ; 9.709 ns                ;
; 32.179 ns                               ; 63.93 MHz ( period = 15.642 ns )                    ; CCcount[3]               ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.871 ns                 ; 5.692 ns                ;
; 32.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; CCcount[1]               ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.895 ns                 ; 5.692 ns                ;
; 32.206 ns                               ; 64.15 MHz ( period = 15.588 ns )                    ; CCcount[0]~_Duplicate_67 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.891 ns                 ; 5.685 ns                ;
; 32.599 ns                               ; 67.56 MHz ( period = 14.802 ns )                    ; CCcount[1]~_Duplicate_64 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.895 ns                 ; 5.296 ns                ;
; 32.630 ns                               ; 67.84 MHz ( period = 14.740 ns )                    ; LRCLK_48                 ; CCcount[1]~_Duplicate_73                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.316 ns                 ; 6.686 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; LRCLK_96                 ; bits[0]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.479 ns                 ; 6.774 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.677 ns                 ; 2.925 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.677 ns                 ; 2.925 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.697 ns                 ; 2.945 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.696 ns                 ; 2.931 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.696 ns                 ; 2.931 ns                ;
; 32.765 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.716 ns                 ; 2.951 ns                ;
; 32.792 ns                               ; 69.37 MHz ( period = 14.416 ns )                    ; LRCLK_96                 ; spectrum_state~7                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.480 ns                 ; 6.688 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.705 ns                 ; 2.909 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.705 ns                 ; 2.909 ns                ;
; 32.796 ns                               ; 69.41 MHz ( period = 14.408 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.725 ns                 ; 2.929 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.713 ns                 ; 2.902 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.713 ns                 ; 2.902 ns                ;
; 32.811 ns                               ; 69.55 MHz ( period = 14.378 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.733 ns                 ; 2.922 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.727 ns                 ; 2.901 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.727 ns                 ; 2.901 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.747 ns                 ; 2.921 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.726 ns                 ; 2.892 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.726 ns                 ; 2.892 ns                ;
; 32.834 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.912 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.723 ns                 ; 2.870 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.723 ns                 ; 2.870 ns                ;
; 32.853 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Tx_fifo_enable           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.743 ns                 ; 2.890 ns                ;
; 32.895 ns                               ; 70.37 MHz ( period = 14.210 ns )                    ; CCcount[1]~_Duplicate_69 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.895 ns                 ; 5.000 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.698 ns                 ; 2.775 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.698 ns                 ; 2.775 ns                ;
; 32.923 ns                               ; 70.65 MHz ( period = 14.154 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.718 ns                 ; 2.795 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.700 ns                 ; 2.751 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.700 ns                 ; 2.751 ns                ;
; 32.949 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_we_reg          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.720 ns                 ; 2.771 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.750 ns                 ; 2.790 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.750 ns                 ; 2.790 ns                ;
; 32.960 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.770 ns                 ; 2.810 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.784 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.746 ns                 ; 2.784 ns                ;
; 32.962 ns                               ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.766 ns                 ; 2.804 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.736 ns                 ; 2.765 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.736 ns                 ; 2.765 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable_2         ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.756 ns                 ; 2.785 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 0.109 ns                                ; 48.51 MHz ( period = 20.616 ns )                    ; LRCLK_96                                                                                                            ; AD_state[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.369 ns                  ; 9.260 ns                ;
; 0.160 ns                                ; 48.75 MHz ( period = 20.514 ns )                    ; LRCLK_96                                                                                                            ; AD_state[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.369 ns                  ; 9.209 ns                ;
; 0.178 ns                                ; 48.83 MHz ( period = 20.478 ns )                    ; LRCLK_96                                                                                                            ; bits[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.365 ns                  ; 9.187 ns                ;
; 0.223 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; LRCLK_96                                                                                                            ; bits[1]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.365 ns                  ; 9.142 ns                ;
; 0.398 ns                                ; 49.91 MHz ( period = 20.038 ns )                    ; LRCLK_96                                                                                                            ; spectrum_state~8                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.366 ns                  ; 8.968 ns                ;
; 0.399 ns                                ; 49.91 MHz ( period = 20.036 ns )                    ; LRCLK_96                                                                                                            ; spectrum_state~9                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.366 ns                  ; 8.967 ns                ;
; 0.419 ns                                ; 50.01 MHz ( period = 19.996 ns )                    ; LRCLK_96                                                                                                            ; spec~13                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.401 ns                  ; 8.982 ns                ;
; 0.419 ns                                ; 50.01 MHz ( period = 19.996 ns )                    ; LRCLK_96                                                                                                            ; spec~12                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.401 ns                  ; 8.982 ns                ;
; 0.427 ns                                ; 50.05 MHz ( period = 19.980 ns )                    ; LRCLK_48                                                                                                            ; AD_state[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.603 ns                  ; 9.176 ns                ;
; 0.478 ns                                ; 50.31 MHz ( period = 19.878 ns )                    ; LRCLK_48                                                                                                            ; AD_state[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.603 ns                  ; 9.125 ns                ;
; 0.496 ns                                ; 50.40 MHz ( period = 19.842 ns )                    ; LRCLK_48                                                                                                            ; bits[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.599 ns                  ; 9.103 ns                ;
; 0.541 ns                                ; 50.63 MHz ( period = 19.752 ns )                    ; LRCLK_48                                                                                                            ; bits[1]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.599 ns                  ; 9.058 ns                ;
; 0.716 ns                                ; 51.54 MHz ( period = 19.402 ns )                    ; LRCLK_48                                                                                                            ; spectrum_state~8                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.600 ns                  ; 8.884 ns                ;
; 0.717 ns                                ; 51.55 MHz ( period = 19.400 ns )                    ; LRCLK_48                                                                                                            ; spectrum_state~9                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.600 ns                  ; 8.883 ns                ;
; 0.737 ns                                ; 51.65 MHz ( period = 19.360 ns )                    ; LRCLK_48                                                                                                            ; spec~13                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.635 ns                  ; 8.898 ns                ;
; 0.737 ns                                ; 51.65 MHz ( period = 19.360 ns )                    ; LRCLK_48                                                                                                            ; spec~12                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.635 ns                  ; 8.898 ns                ;
; 0.978 ns                                ; 52.97 MHz ( period = 18.878 ns )                    ; LRCLK_192                                                                                                           ; AD_state[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.965 ns                 ; 9.987 ns                ;
; 1.029 ns                                ; 53.26 MHz ( period = 18.776 ns )                    ; LRCLK_192                                                                                                           ; AD_state[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.965 ns                 ; 9.936 ns                ;
; 1.047 ns                                ; 53.36 MHz ( period = 18.740 ns )                    ; LRCLK_192                                                                                                           ; bits[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.961 ns                 ; 9.914 ns                ;
; 1.092 ns                                ; 53.62 MHz ( period = 18.650 ns )                    ; LRCLK_192                                                                                                           ; bits[1]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.961 ns                 ; 9.869 ns                ;
; 1.267 ns                                ; 54.64 MHz ( period = 18.300 ns )                    ; LRCLK_192                                                                                                           ; spectrum_state~8                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.962 ns                 ; 9.695 ns                ;
; 1.268 ns                                ; 54.65 MHz ( period = 18.298 ns )                    ; LRCLK_192                                                                                                           ; spectrum_state~9                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.962 ns                 ; 9.694 ns                ;
; 1.288 ns                                ; 54.77 MHz ( period = 18.258 ns )                    ; LRCLK_192                                                                                                           ; spec~13                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.997 ns                 ; 9.709 ns                ;
; 1.288 ns                                ; 54.77 MHz ( period = 18.258 ns )                    ; LRCLK_192                                                                                                           ; spec~12                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.997 ns                 ; 9.709 ns                ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.987 ns                 ; 14.000 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.987 ns                 ; 14.000 ns               ;
; 1.987 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a12~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.007 ns                 ; 14.020 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.989 ns                 ; 13.976 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.989 ns                 ; 13.976 ns               ;
; 2.013 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_we_reg          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.009 ns                 ; 13.996 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.039 ns                 ; 14.015 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.039 ns                 ; 14.015 ns               ;
; 2.024 ns                                ; 53.17 MHz ( period = 18.809 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.059 ns                 ; 14.035 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.035 ns                 ; 14.009 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.035 ns                 ; 14.009 ns               ;
; 2.026 ns                                ; 53.17 MHz ( period = 18.807 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.055 ns                 ; 14.029 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg1     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.025 ns                 ; 13.990 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_datain_reg0     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.025 ns                 ; 13.990 ns               ;
; 2.035 ns                                ; 53.20 MHz ( period = 18.798 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_we_reg          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.045 ns                 ; 14.010 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.030 ns                 ; 13.987 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.030 ns                 ; 13.987 ns               ;
; 2.043 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.050 ns                 ; 14.007 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg1     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.008 ns                 ; 13.961 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_datain_reg0     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.008 ns                 ; 13.961 ns               ;
; 2.047 ns                                ; 53.23 MHz ( period = 18.786 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_we_reg          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.028 ns                 ; 13.981 ns               ;
; 2.064 ns                                ; 59.87 MHz ( period = 16.704 ns )                    ; CCcount[3]                                                                                                          ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.756 ns                  ; 5.692 ns                ;
; 2.088 ns                                ; 60.04 MHz ( period = 16.656 ns )                    ; CCcount[1]                                                                                                          ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.780 ns                  ; 5.692 ns                ;
; 2.091 ns                                ; 60.06 MHz ( period = 16.650 ns )                    ; CCcount[0]~_Duplicate_67                                                                                            ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.776 ns                  ; 5.685 ns                ;
; 2.383 ns                                ; 54.20 MHz ( period = 18.450 ns )                    ; loop_counter[5]                                                                                                     ; register[14]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.955 ns                 ; 13.572 ns               ;
; 2.466 ns                                ; 54.45 MHz ( period = 18.367 ns )                    ; loop_counter[5]                                                                                                     ; register[15]~_Duplicate_1469                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.955 ns                 ; 13.489 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.017 ns                 ; 13.536 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0     ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.017 ns                 ; 13.536 ns               ;
; 2.481 ns                                ; 54.49 MHz ( period = 18.352 ns )                    ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.037 ns                 ; 13.556 ns               ;
; 2.484 ns                                ; 63.04 MHz ( period = 15.864 ns )                    ; CCcount[1]~_Duplicate_64                                                                                            ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.780 ns                  ; 5.296 ns                ;
; 2.516 ns                                ; 63.28 MHz ( period = 15.802 ns )                    ; LRCLK_48                                                                                                            ; CCcount[1]~_Duplicate_73                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.202 ns                  ; 6.686 ns                ;
; 2.591 ns                                ; 63.89 MHz ( period = 15.652 ns )                    ; LRCLK_96                                                                                                            ; bits[0]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.365 ns                  ; 6.774 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.562 ns                  ; 2.925 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.562 ns                  ; 2.925 ns                ;
; 2.637 ns                                ; 64.28 MHz ( period = 15.558 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.582 ns                  ; 2.945 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.581 ns                  ; 2.931 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.581 ns                  ; 2.931 ns                ;
; 2.650 ns                                ; 64.38 MHz ( period = 15.532 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.601 ns                  ; 2.951 ns                ;
; 2.678 ns                                ; 64.61 MHz ( period = 15.478 ns )                    ; LRCLK_96                                                                                                            ; spectrum_state~7                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 9.366 ns                  ; 6.688 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.590 ns                  ; 2.909 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.590 ns                  ; 2.909 ns                ;
; 2.681 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.610 ns                  ; 2.929 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.598 ns                  ; 2.902 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.618 ns                  ; 2.922 ns                ;
; 2.696 ns                                ; 64.77 MHz ( period = 15.440 ns )                    ; Tx_fifo_enable                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a0~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.598 ns                  ; 2.902 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                     ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.093 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.819 ns                ;
; 13.127 ns                               ; 129.77 MHz ( period = 7.706 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.785 ns                ;
; 13.149 ns                               ; 130.14 MHz ( period = 7.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.763 ns                ;
; 13.183 ns                               ; 130.72 MHz ( period = 7.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.729 ns                ;
; 13.252 ns                               ; 131.91 MHz ( period = 7.581 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.660 ns                ;
; 13.253 ns                               ; 131.93 MHz ( period = 7.580 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.659 ns                ;
; 13.272 ns                               ; 132.26 MHz ( period = 7.561 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.640 ns                ;
; 13.287 ns                               ; 132.52 MHz ( period = 7.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.625 ns                ;
; 13.308 ns                               ; 132.89 MHz ( period = 7.525 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.604 ns                ;
; 13.400 ns                               ; 134.54 MHz ( period = 7.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.512 ns                ;
; 13.407 ns                               ; 134.66 MHz ( period = 7.426 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.505 ns                ;
; 13.412 ns                               ; 134.75 MHz ( period = 7.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.500 ns                ;
; 13.434 ns                               ; 135.15 MHz ( period = 7.399 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.478 ns                ;
; 13.493 ns                               ; 136.24 MHz ( period = 7.340 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.419 ns                ;
; 13.559 ns                               ; 137.48 MHz ( period = 7.274 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.353 ns                ;
; 13.658 ns                               ; 139.37 MHz ( period = 7.175 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.254 ns                ;
; 13.842 ns                               ; 143.04 MHz ( period = 6.991 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.070 ns                ;
; 13.879 ns                               ; 143.80 MHz ( period = 6.954 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 7.033 ns                ;
; 14.343 ns                               ; 154.08 MHz ( period = 6.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.730 ns                ;
; 14.346 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.727 ns                ;
; 14.350 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.723 ns                ;
; 14.362 ns                               ; 154.54 MHz ( period = 6.471 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.711 ns                ;
; 14.399 ns                               ; 155.42 MHz ( period = 6.434 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.674 ns                ;
; 14.402 ns                               ; 155.50 MHz ( period = 6.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.671 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.667 ns                ;
; 14.418 ns                               ; 155.88 MHz ( period = 6.415 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.655 ns                ;
; 14.429 ns                               ; 156.15 MHz ( period = 6.404 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.644 ns                ;
; 14.503 ns                               ; 157.98 MHz ( period = 6.330 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.570 ns                ;
; 14.506 ns                               ; 158.05 MHz ( period = 6.327 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.567 ns                ;
; 14.510 ns                               ; 158.15 MHz ( period = 6.323 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.563 ns                ;
; 14.522 ns                               ; 158.45 MHz ( period = 6.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.551 ns                ;
; 14.650 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.423 ns                ;
; 14.653 ns                               ; 161.81 MHz ( period = 6.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.420 ns                ;
; 14.657 ns                               ; 161.92 MHz ( period = 6.176 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.416 ns                ;
; 14.669 ns                               ; 162.23 MHz ( period = 6.164 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.404 ns                ;
; 14.725 ns                               ; 163.72 MHz ( period = 6.108 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.348 ns                ;
; 14.764 ns                               ; 164.77 MHz ( period = 6.069 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.309 ns                ;
; 14.816 ns                               ; 166.20 MHz ( period = 6.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.257 ns                ;
; 14.820 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.253 ns                ;
; 14.924 ns                               ; 169.23 MHz ( period = 5.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.149 ns                ;
; 14.924 ns                               ; 169.23 MHz ( period = 5.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.149 ns                ;
; 15.071 ns                               ; 173.55 MHz ( period = 5.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 6.002 ns                ;
; 15.111 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 5.962 ns                ;
; 15.122 ns                               ; 175.10 MHz ( period = 5.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 5.951 ns                ;
; 15.180 ns                               ; 176.90 MHz ( period = 5.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 5.893 ns                ;
; 15.202 ns                               ; 177.59 MHz ( period = 5.631 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 5.871 ns                ;
; 15.220 ns                               ; 178.16 MHz ( period = 5.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 5.853 ns                ;
; 15.264 ns                               ; 179.57 MHz ( period = 5.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.815 ns                ;
; 15.265 ns                               ; 179.60 MHz ( period = 5.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.814 ns                ;
; 15.265 ns                               ; 179.60 MHz ( period = 5.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.814 ns                ;
; 15.266 ns                               ; 179.63 MHz ( period = 5.567 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.813 ns                ;
; 15.266 ns                               ; 179.63 MHz ( period = 5.567 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.073 ns                 ; 5.807 ns                ;
; 15.290 ns                               ; 180.41 MHz ( period = 5.543 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.789 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.452 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.451 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.451 ns                ;
; 15.629 ns                               ; 192.16 MHz ( period = 5.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.450 ns                ;
; 15.653 ns                               ; 193.05 MHz ( period = 5.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.426 ns                ;
; 15.661 ns                               ; 193.35 MHz ( period = 5.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.418 ns                ;
; 15.661 ns                               ; 193.35 MHz ( period = 5.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.418 ns                ;
; 15.661 ns                               ; 193.35 MHz ( period = 5.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.418 ns                ;
; 15.661 ns                               ; 193.35 MHz ( period = 5.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.418 ns                ;
; 15.661 ns                               ; 193.35 MHz ( period = 5.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.418 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.398 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.398 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.398 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.398 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.398 ns                ;
; 15.755 ns                               ; 196.93 MHz ( period = 5.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.324 ns                ;
; 15.755 ns                               ; 196.93 MHz ( period = 5.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.324 ns                ;
; 15.755 ns                               ; 196.93 MHz ( period = 5.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.324 ns                ;
; 15.755 ns                               ; 196.93 MHz ( period = 5.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.324 ns                ;
; 15.755 ns                               ; 196.93 MHz ( period = 5.078 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.324 ns                ;
; 15.779 ns                               ; 197.86 MHz ( period = 5.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.300 ns                ;
; 15.780 ns                               ; 197.90 MHz ( period = 5.053 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.299 ns                ;
; 15.780 ns                               ; 197.90 MHz ( period = 5.053 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.299 ns                ;
; 15.781 ns                               ; 197.94 MHz ( period = 5.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.298 ns                ;
; 15.805 ns                               ; 198.89 MHz ( period = 5.028 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.274 ns                ;
; 15.960 ns                               ; 205.21 MHz ( period = 4.873 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.119 ns                ;
; 15.961 ns                               ; 205.25 MHz ( period = 4.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.118 ns                ;
; 15.961 ns                               ; 205.25 MHz ( period = 4.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.118 ns                ;
; 15.962 ns                               ; 205.30 MHz ( period = 4.871 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.117 ns                ;
; 15.986 ns                               ; 206.31 MHz ( period = 4.847 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 6.093 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.930 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.930 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.930 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.930 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.930 ns                ;
; 16.206 ns                               ; 216.12 MHz ( period = 4.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.712 ns                ;
; 16.236 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.682 ns                ;
; 16.237 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.681 ns                ;
; 16.385 ns                               ; 224.82 MHz ( period = 4.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.694 ns                ;
; 16.385 ns                               ; 224.82 MHz ( period = 4.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.694 ns                ;
; 16.385 ns                               ; 224.82 MHz ( period = 4.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.694 ns                ;
; 16.385 ns                               ; 224.82 MHz ( period = 4.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.694 ns                ;
; 16.385 ns                               ; 224.82 MHz ( period = 4.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.079 ns                 ; 5.694 ns                ;
; 16.569 ns                               ; 234.52 MHz ( period = 4.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.349 ns                ;
; 16.599 ns                               ; 236.18 MHz ( period = 4.234 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.319 ns                ;
; 16.600 ns                               ; 236.24 MHz ( period = 4.233 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.318 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.197 ns                ;
; 16.751 ns                               ; 244.98 MHz ( period = 4.082 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.167 ns                ;
; 16.752 ns                               ; 245.04 MHz ( period = 4.081 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.166 ns                ;
; 16.902 ns                               ; 254.39 MHz ( period = 3.931 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 5.016 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.986 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.986 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.986 ns                ;
; 16.932 ns                               ; 256.34 MHz ( period = 3.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.986 ns                ;
; 16.933 ns                               ; 256.41 MHz ( period = 3.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.985 ns                ;
; 16.952 ns                               ; 257.67 MHz ( period = 3.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.966 ns                ;
; 16.952 ns                               ; 257.67 MHz ( period = 3.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.966 ns                ;
; 16.952 ns                               ; 257.67 MHz ( period = 3.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.966 ns                ;
; 17.026 ns                               ; 262.67 MHz ( period = 3.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.892 ns                ;
; 17.026 ns                               ; 262.67 MHz ( period = 3.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.892 ns                ;
; 17.026 ns                               ; 262.67 MHz ( period = 3.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.892 ns                ;
; 17.086 ns                               ; 266.88 MHz ( period = 3.747 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.408 ns                 ; 3.322 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.311 ns                ;
; 17.258 ns                               ; 279.72 MHz ( period = 3.575 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.311 ns                ;
; 17.420 ns                               ; 293.00 MHz ( period = 3.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.498 ns                ;
; 17.420 ns                               ; 293.00 MHz ( period = 3.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.498 ns                ;
; 17.420 ns                               ; 293.00 MHz ( period = 3.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.498 ns                ;
; 17.498 ns                               ; 299.85 MHz ( period = 3.335 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.071 ns                ;
; 17.542 ns                               ; 303.86 MHz ( period = 3.291 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.027 ns                ;
; 17.621 ns                               ; 311.33 MHz ( period = 3.212 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.948 ns                ;
; 17.621 ns                               ; 311.33 MHz ( period = 3.212 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.948 ns                ;
; 17.628 ns                               ; 312.01 MHz ( period = 3.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.941 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.929 ns                ;
; 17.656 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.262 ns                ;
; 17.656 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.262 ns                ;
; 17.656 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.918 ns                 ; 4.262 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.909 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.873 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.740 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.835 ns                ;
; 17.741 ns                               ; 323.42 MHz ( period = 3.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.828 ns                ;
; 17.773 ns                               ; 326.80 MHz ( period = 3.060 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.796 ns                ;
; 17.773 ns                               ; 326.80 MHz ( period = 3.060 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.796 ns                ;
; 17.954 ns                               ; 347.34 MHz ( period = 2.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.615 ns                ;
; 17.954 ns                               ; 347.34 MHz ( period = 2.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.615 ns                ;
; 17.977 ns                               ; 350.14 MHz ( period = 2.856 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.592 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.065 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.510 ns                ;
; 18.113 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.563 ns                 ; 1.450 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.134 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.441 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.217 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.358 ns                ;
; 18.236 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.333 ns                ;
; 18.283 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.286 ns                ;
; 18.327 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.242 ns                ;
; 18.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.200 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.575 ns                 ; 3.177 ns                ;
; 18.413 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.156 ns                ;
; 18.413 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.156 ns                ;
; 18.455 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.114 ns                ;
; 18.499 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.070 ns                ;
; 18.499 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.070 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.859 ns ; 251.64 MHz ( period = 3.974 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.722 ns                ;
; 16.859 ns ; 251.64 MHz ( period = 3.974 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.722 ns                ;
; 16.859 ns ; 251.64 MHz ( period = 3.974 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.722 ns                ;
; 16.859 ns ; 251.64 MHz ( period = 3.974 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.722 ns                ;
; 16.859 ns ; 251.64 MHz ( period = 3.974 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.722 ns                ;
; 16.938 ns ; 256.74 MHz ( period = 3.895 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.643 ns                ;
; 16.938 ns ; 256.74 MHz ( period = 3.895 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.643 ns                ;
; 16.938 ns ; 256.74 MHz ( period = 3.895 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.643 ns                ;
; 16.938 ns ; 256.74 MHz ( period = 3.895 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.643 ns                ;
; 17.096 ns ; 267.59 MHz ( period = 3.737 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.485 ns                ;
; 17.096 ns ; 267.59 MHz ( period = 3.737 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.485 ns                ;
; 17.096 ns ; 267.59 MHz ( period = 3.737 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.485 ns                ;
; 17.096 ns ; 267.59 MHz ( period = 3.737 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.485 ns                ;
; 17.096 ns ; 267.59 MHz ( period = 3.737 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.485 ns                ;
; 17.149 ns ; 271.44 MHz ( period = 3.684 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.431 ns                ;
; 17.149 ns ; 271.44 MHz ( period = 3.684 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.431 ns                ;
; 17.149 ns ; 271.44 MHz ( period = 3.684 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.431 ns                ;
; 17.153 ns ; 271.74 MHz ( period = 3.680 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.427 ns                ;
; 17.153 ns ; 271.74 MHz ( period = 3.680 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.427 ns                ;
; 17.153 ns ; 271.74 MHz ( period = 3.680 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.427 ns                ;
; 17.153 ns ; 271.74 MHz ( period = 3.680 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.427 ns                ;
; 17.175 ns ; 273.37 MHz ( period = 3.658 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.406 ns                ;
; 17.175 ns ; 273.37 MHz ( period = 3.658 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.406 ns                ;
; 17.175 ns ; 273.37 MHz ( period = 3.658 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.406 ns                ;
; 17.175 ns ; 273.37 MHz ( period = 3.658 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.406 ns                ;
; 17.386 ns ; 290.11 MHz ( period = 3.447 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.194 ns                ;
; 17.386 ns ; 290.11 MHz ( period = 3.447 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.194 ns                ;
; 17.386 ns ; 290.11 MHz ( period = 3.447 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.194 ns                ;
; 17.390 ns ; 290.44 MHz ( period = 3.443 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.190 ns                ;
; 17.390 ns ; 290.44 MHz ( period = 3.443 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.190 ns                ;
; 17.390 ns ; 290.44 MHz ( period = 3.443 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.190 ns                ;
; 17.390 ns ; 290.44 MHz ( period = 3.443 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.190 ns                ;
; 19.363 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.206 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -11.954 ns                              ; halt_flag                                                                                                                       ; Tx_aclr                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.473 ns                  ; 1.519 ns                 ;
; -11.295 ns                              ; halt_flag                                                                                                                       ; AD_state[0]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.435 ns                  ; 2.140 ns                 ;
; -11.295 ns                              ; halt_flag                                                                                                                       ; AD_state[1]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.435 ns                  ; 2.140 ns                 ;
; -11.295 ns                              ; halt_flag                                                                                                                       ; AD_state[4]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.435 ns                  ; 2.140 ns                 ;
; -11.108 ns                              ; halt_flag                                                                                                                       ; register[14]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.445 ns                  ; 2.337 ns                 ;
; -11.085 ns                              ; halt_flag                                                                                                                       ; q[8]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.434 ns                  ; 2.349 ns                 ;
; -11.085 ns                              ; halt_flag                                                                                                                       ; q[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.434 ns                  ; 2.349 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; loop_counter[6]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; loop_counter[5]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; loop_counter[4]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; AD_state[2]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; AD_state[5]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; AD_state[3]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.885 ns                              ; halt_flag                                                                                                                       ; AD_state[6]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.484 ns                  ; 2.599 ns                 ;
; -10.758 ns                              ; halt_flag                                                                                                                       ; register[5]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.464 ns                  ; 2.706 ns                 ;
; -10.729 ns                              ; halt_flag                                                                                                                       ; register[2]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.493 ns                  ; 2.764 ns                 ;
; -10.704 ns                              ; halt_flag                                                                                                                       ; register[0]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 2.772 ns                 ;
; -10.580 ns                              ; halt_flag                                                                                                                       ; loop_counter[2]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.477 ns                  ; 2.897 ns                 ;
; -10.580 ns                              ; halt_flag                                                                                                                       ; loop_counter[0]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.477 ns                  ; 2.897 ns                 ;
; -10.580 ns                              ; halt_flag                                                                                                                       ; loop_counter[3]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.477 ns                  ; 2.897 ns                 ;
; -10.580 ns                              ; halt_flag                                                                                                                       ; loop_counter[1]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.477 ns                  ; 2.897 ns                 ;
; -10.342 ns                              ; halt_flag                                                                                                                       ; register[1]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.483 ns                  ; 3.141 ns                 ;
; -10.282 ns                              ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.177 ns                  ; 0.895 ns                 ;
; -10.132 ns                              ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.177 ns                  ; 1.045 ns                 ;
; -10.113 ns                              ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.176 ns                  ; 1.063 ns                 ;
; -10.097 ns                              ; halt_flag                                                                                                                       ; register[8]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.434 ns                  ; 3.337 ns                 ;
; -10.081 ns                              ; halt_flag                                                                                                                       ; register[11]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.497 ns                  ; 3.416 ns                 ;
; -10.054 ns                              ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.177 ns                  ; 1.123 ns                 ;
; -9.937 ns                               ; halt_flag                                                                                                                       ; register[4]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.493 ns                  ; 3.556 ns                 ;
; -9.921 ns                               ; halt_flag                                                                                                                       ; register[9]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.445 ns                  ; 3.524 ns                 ;
; -9.903 ns                               ; halt_flag                                                                                                                       ; q[7]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.448 ns                  ; 3.545 ns                 ;
; -9.903 ns                               ; halt_flag                                                                                                                       ; q[15]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.448 ns                  ; 3.545 ns                 ;
; -9.903 ns                               ; halt_flag                                                                                                                       ; q[14]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.448 ns                  ; 3.545 ns                 ;
; -9.860 ns                               ; halt_flag                                                                                                                       ; Tx_fifo_enable                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.488 ns                  ; 3.628 ns                 ;
; -9.843 ns                               ; halt_flag                                                                                                                       ; q[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.483 ns                  ; 3.640 ns                 ;
; -9.843 ns                               ; halt_flag                                                                                                                       ; q[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.483 ns                  ; 3.640 ns                 ;
; -9.752 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.209 ns                  ; 1.457 ns                 ;
; -9.749 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.225 ns                  ; 1.476 ns                 ;
; -9.743 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]~_Duplicate_18                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.218 ns                  ; 1.475 ns                 ;
; -9.737 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.225 ns                  ; 1.488 ns                 ;
; -9.733 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.209 ns                  ; 1.476 ns                 ;
; -9.719 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.189 ns                  ; 1.470 ns                 ;
; -9.716 ns                               ; halt_flag                                                                                                                       ; register[5]~_Duplicate_1462                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.464 ns                  ; 3.748 ns                 ;
; -9.691 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.209 ns                  ; 1.518 ns                 ;
; -9.603 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.177 ns                  ; 1.574 ns                 ;
; -9.599 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.225 ns                  ; 1.626 ns                 ;
; -9.505 ns                               ; halt_flag                                                                                                                       ; register[8]~_Duplicate_1460                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.468 ns                  ; 3.963 ns                 ;
; -9.455 ns                               ; halt_flag                                                                                                                       ; register[9]~_Duplicate_1463                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 4.021 ns                 ;
; -9.394 ns                               ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]~_Duplicate_20                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.190 ns                  ; 1.796 ns                 ;
; -9.383 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]~_Duplicate_19                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.190 ns                  ; 1.807 ns                 ;
; -9.382 ns                               ; halt_flag                                                                                                                       ; q[10]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 4.094 ns                 ;
; -9.382 ns                               ; halt_flag                                                                                                                       ; q[12]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 4.094 ns                 ;
; -9.382 ns                               ; halt_flag                                                                                                                       ; q[9]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 4.094 ns                 ;
; -9.382 ns                               ; halt_flag                                                                                                                       ; q[11]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 4.094 ns                 ;
; -9.382 ns                               ; halt_flag                                                                                                                       ; q[13]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.476 ns                  ; 4.094 ns                 ;
; -9.379 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.217 ns                  ; 1.838 ns                 ;
; -9.367 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.187 ns                  ; 1.820 ns                 ;
; -9.362 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.194 ns                  ; 1.832 ns                 ;
; -9.360 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.183 ns                  ; 1.823 ns                 ;
; -9.324 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]~_Duplicate_17                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.236 ns                  ; 1.912 ns                 ;
; -9.315 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.228 ns                  ; 1.913 ns                 ;
; -9.296 ns                               ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 1.850 ns                 ;
; -9.288 ns                               ; halt_flag                                                                                                                       ; q[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.494 ns                  ; 4.206 ns                 ;
; -9.288 ns                               ; halt_flag                                                                                                                       ; q[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.494 ns                  ; 4.206 ns                 ;
; -9.272 ns                               ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.144 ns                  ; 1.872 ns                 ;
; -9.253 ns                               ; halt_flag                                                                                                                       ; register[7]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.467 ns                  ; 4.214 ns                 ;
; -9.216 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.217 ns                  ; 2.001 ns                 ;
; -9.166 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.165 ns                  ; 1.999 ns                 ;
; -9.132 ns                               ; halt_flag                                                                                                                       ; register[10]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.483 ns                  ; 4.351 ns                 ;
; -8.911 ns                               ; halt_flag                                                                                                                       ; register[13]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.464 ns                  ; 4.553 ns                 ;
; -8.752 ns                               ; halt_flag                                                                                                                       ; q[5]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.467 ns                  ; 4.715 ns                 ;
; -8.752 ns                               ; halt_flag                                                                                                                       ; q[6]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.467 ns                  ; 4.715 ns                 ;
; -8.663 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.222 ns                  ; 2.559 ns                 ;
; -8.631 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.230 ns                  ; 2.599 ns                 ;
; -8.552 ns                               ; halt_flag                                                                                                                       ; register[10]~_Duplicate_1461                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.497 ns                  ; 4.945 ns                 ;
; -8.427 ns                               ; halt_flag                                                                                                                       ; register[4]~_Duplicate_1465                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.493 ns                  ; 5.066 ns                 ;
; -8.281 ns                               ; halt_flag                                                                                                                       ; register[13]~_Duplicate_1459                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.495 ns                  ; 5.214 ns                 ;
; -7.915 ns                               ; halt_flag                                                                                                                       ; register[7]~_Duplicate_1466                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.464 ns                  ; 5.549 ns                 ;
; -7.257 ns                               ; halt_flag                                                                                                                       ; register[6]~_Duplicate_1468                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.464 ns                  ; 6.207 ns                 ;
; -7.217 ns                               ; halt_flag                                                                                                                       ; register[12]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.497 ns                  ; 6.280 ns                 ;
; -7.200 ns                               ; AK_reset~reg0                                                                                                                   ; DFS0~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.945 ns                   ; 0.745 ns                 ;
; -6.861 ns                               ; halt_flag                                                                                                                       ; register[12]~_Duplicate_1464                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.495 ns                  ; 6.634 ns                 ;
; -6.813 ns                               ; halt_flag                                                                                                                       ; register[3]~_Duplicate_1467                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.493 ns                  ; 6.680 ns                 ;
; -6.760 ns                               ; halt_flag                                                                                                                       ; register[3]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.494 ns                  ; 6.734 ns                 ;
; -6.715 ns                               ; halt_flag                                                                                                                       ; register[6]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.467 ns                  ; 6.752 ns                 ;
; -6.390 ns                               ; halt_flag                                                                                                                       ; register[15]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.448 ns                  ; 7.058 ns                 ;
; -6.080 ns                               ; halt_flag                                                                                                                       ; register[15]~_Duplicate_1469                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 13.445 ns                  ; 7.365 ns                 ;
; -4.767 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.767 ns                   ; 1.000 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[6]                                                                                                           ; temp_Merc_serialno[6]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[5]                                                                                                           ; temp_Merc_serialno[5]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[1]                                                                                                          ; temp_Penny_serialno[1]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[7]                                                                                                          ; temp_Penny_serialno[7]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[3]                                                                                                          ; temp_Penny_serialno[3]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; temp_Penny_serialno[5]                                                                                                          ; temp_Penny_serialno[5]                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[3]                                                                                                                ; spectrum_data[3]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~7                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~8                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; bits[0]                                                                                                                         ; bits[0]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; bits[3]                                                                                                                         ; bits[3]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[11]                                                                                                               ; spectrum_data[11]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[8]                                                                                                                ; spectrum_data[8]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[7]                                                                                                                     ; register[7]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[7]                                                                                                                ; spectrum_data[7]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[5]                                                                                                                ; spectrum_data[5]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[1]                                                                                                                ; spectrum_data[1]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[5]                                                                                                                     ; register[5]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spectrum_data[13]                                                                                                               ; spectrum_data[13]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[2]                                                                                                                     ; register[2]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; spec~12                                                                                                                         ; spec~12                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[11]                                                                                                                    ; register[11]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[1]                                                                                                                     ; register[1]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[0]                                                                                                                     ; register[0]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; register[14]                                                                                                                    ; register[14]                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.603 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.737 ns                 ;
; -3.602 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.738 ns                 ;
; -3.602 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.738 ns                 ;
; -3.600 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.740 ns                 ;
; -3.599 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.741 ns                 ;
; -3.599 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.741 ns                 ;
; -3.597 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.743 ns                 ;
; -3.596 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.744 ns                 ;
; -3.596 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.744 ns                 ;
; -3.595 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.745 ns                 ;
; -3.595 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.745 ns                 ;
; -3.594 ns                               ; spec~12                                                                                                                         ; spec~13                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.746 ns                 ;
; -3.593 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.747 ns                 ;
; -3.592 ns                               ; spec~13                                                                                                                         ; spec~12                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.748 ns                 ;
; -3.589 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.751 ns                 ;
; -3.570 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~7                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.770 ns                 ;
; -3.555 ns                               ; AD_state[4]                                                                                                                     ; AD_state[1]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.785 ns                 ;
; -3.478 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.862 ns                 ;
; -3.475 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.865 ns                 ;
; -3.445 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.895 ns                 ;
; -3.445 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.895 ns                 ;
; -3.438 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.902 ns                 ;
; -3.437 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.903 ns                 ;
; -3.434 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.906 ns                 ;
; -3.432 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.908 ns                 ;
; -3.415 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 0.925 ns                 ;
; -3.381 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.341 ns                   ; 0.960 ns                 ;
; -3.285 ns                               ; spectrum_state~9                                                                                                                ; bits[2]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.339 ns                   ; 1.054 ns                 ;
; -3.282 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.339 ns                   ; 1.057 ns                 ;
; -3.169 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.171 ns                 ;
; -3.169 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.171 ns                 ;
; -3.160 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.180 ns                 ;
; -3.128 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.339 ns                   ; 1.211 ns                 ;
; -3.127 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.213 ns                 ;
; -3.120 ns                               ; q[9]                                                                                                                            ; q[10]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.220 ns                 ;
; -3.118 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.222 ns                 ;
; -3.111 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.229 ns                 ;
; -3.067 ns                               ; AD_state[4]                                                                                                                     ; AD_state[0]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.273 ns                 ;
; -3.001 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~9                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.339 ns                 ;
; -2.993 ns                               ; AD_state[1]                                                                                                                     ; AD_state[0]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.347 ns                 ;
; -2.961 ns                               ; bits[3]                                                                                                                         ; bits[0]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.379 ns                 ;
; -2.940 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.341 ns                   ; 1.401 ns                 ;
; -2.913 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[4]                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.338 ns                   ; 1.425 ns                 ;
; -2.885 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.339 ns                   ; 1.454 ns                 ;
; -2.856 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.484 ns                 ;
; -2.838 ns                               ; register[9]                                                                                                                     ; register[9]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.502 ns                 ;
; -2.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.526 ns                 ;
; -2.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.526 ns                 ;
; -2.812 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.528 ns                 ;
; -2.812 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[4]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.528 ns                 ;
; -2.804 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.536 ns                 ;
; -2.797 ns                               ; register[5]                                                                                                                     ; register[5]~_Duplicate_1462                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.543 ns                 ;
; -2.753 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.587 ns                 ;
; -2.650 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.321 ns                   ; 1.671 ns                 ;
; -2.633 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.707 ns                 ;
; -2.536 ns                               ; register[8]                                                                                                                     ; register[8]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.804 ns                 ;
; -2.535 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.368 ns                   ; 1.833 ns                 ;
; -2.515 ns                               ; register[4]                                                                                                                     ; register[4]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.825 ns                 ;
; -2.512 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.828 ns                 ;
; -2.501 ns                               ; register[7]                                                                                                                     ; register[7]~_Duplicate_1466                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.337 ns                   ; 1.836 ns                 ;
; -2.455 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.885 ns                 ;
; -2.439 ns                               ; AD_state[6]                                                                                                                     ; register[2]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.349 ns                   ; 1.910 ns                 ;
; -2.438 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.338 ns                   ; 1.900 ns                 ;
; -2.408 ns                               ; AD_state[6]                                                                                                                     ; register[5]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.320 ns                   ; 1.912 ns                 ;
; -2.372 ns                               ; register[9]                                                                                                                     ; register[9]~_Duplicate_1463                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.371 ns                   ; 1.999 ns                 ;
; -2.367 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 1.973 ns                 ;
; -2.339 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.340 ns                   ; 2.001 ns                 ;
; -2.329 ns                               ; AD_state[6]                                                                                                                     ; register[7]                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.323 ns                   ; 1.994 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -10.195 ns                              ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.090 ns                  ; 0.895 ns                 ;
; -10.045 ns                              ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.090 ns                  ; 1.045 ns                 ;
; -10.026 ns                              ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.089 ns                  ; 1.063 ns                 ;
; -9.967 ns                               ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.090 ns                  ; 1.123 ns                 ;
; -9.665 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.122 ns                  ; 1.457 ns                 ;
; -9.662 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.138 ns                  ; 1.476 ns                 ;
; -9.656 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]~_Duplicate_18                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.131 ns                  ; 1.475 ns                 ;
; -9.650 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.138 ns                  ; 1.488 ns                 ;
; -9.646 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.122 ns                  ; 1.476 ns                 ;
; -9.632 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.102 ns                  ; 1.470 ns                 ;
; -9.604 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.122 ns                  ; 1.518 ns                 ;
; -9.516 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.090 ns                  ; 1.574 ns                 ;
; -9.512 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.138 ns                  ; 1.626 ns                 ;
; -9.307 ns                               ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]~_Duplicate_20                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.103 ns                  ; 1.796 ns                 ;
; -9.296 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]~_Duplicate_19                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.103 ns                  ; 1.807 ns                 ;
; -9.292 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.130 ns                  ; 1.838 ns                 ;
; -9.280 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.100 ns                  ; 1.820 ns                 ;
; -9.275 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.107 ns                  ; 1.832 ns                 ;
; -9.273 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.096 ns                  ; 1.823 ns                 ;
; -9.237 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]~_Duplicate_17                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.149 ns                  ; 1.912 ns                 ;
; -9.228 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.141 ns                  ; 1.913 ns                 ;
; -9.209 ns                               ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.059 ns                  ; 1.850 ns                 ;
; -9.185 ns                               ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.057 ns                  ; 1.872 ns                 ;
; -9.129 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.130 ns                  ; 2.001 ns                 ;
; -9.079 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.078 ns                  ; 1.999 ns                 ;
; -8.576 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.135 ns                  ; 2.559 ns                 ;
; -8.544 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 11.143 ns                  ; 2.599 ns                 ;
; -7.113 ns                               ; AK_reset~reg0                                                                                                                   ; DFS0~reg0                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 7.858 ns                   ; 0.745 ns                 ;
; -4.680 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.680 ns                   ; 1.000 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[6]                                                                                                           ; temp_Merc_serialno[6]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[5]                                                                                                           ; temp_Merc_serialno[5]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[1]                                                                                                          ; temp_Penny_serialno[1]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[7]                                                                                                          ; temp_Penny_serialno[7]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[3]                                                                                                          ; temp_Penny_serialno[3]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; temp_Penny_serialno[5]                                                                                                          ; temp_Penny_serialno[5]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[3]                                                                                                                ; spectrum_data[3]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~7                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~8                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; bits[0]                                                                                                                         ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; bits[3]                                                                                                                         ; bits[3]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[11]                                                                                                               ; spectrum_data[11]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[8]                                                                                                                ; spectrum_data[8]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[7]                                                                                                                     ; register[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[7]                                                                                                                ; spectrum_data[7]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[5]                                                                                                                ; spectrum_data[5]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[1]                                                                                                                ; spectrum_data[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[5]                                                                                                                     ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spectrum_data[13]                                                                                                               ; spectrum_data[13]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[2]                                                                                                                     ; register[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; spec~12                                                                                                                         ; spec~12                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[11]                                                                                                                    ; register[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[1]                                                                                                                     ; register[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[0]                                                                                                                     ; register[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.752 ns                               ; register[14]                                                                                                                    ; register[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.501 ns                 ;
; -3.516 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.737 ns                 ;
; -3.515 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.738 ns                 ;
; -3.515 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.738 ns                 ;
; -3.513 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.740 ns                 ;
; -3.512 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.741 ns                 ;
; -3.512 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.741 ns                 ;
; -3.510 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.743 ns                 ;
; -3.509 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.744 ns                 ;
; -3.509 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.744 ns                 ;
; -3.508 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.745 ns                 ;
; -3.508 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.745 ns                 ;
; -3.507 ns                               ; spec~12                                                                                                                         ; spec~13                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.746 ns                 ;
; -3.506 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.747 ns                 ;
; -3.505 ns                               ; spec~13                                                                                                                         ; spec~12                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.748 ns                 ;
; -3.502 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.751 ns                 ;
; -3.483 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~7                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.770 ns                 ;
; -3.468 ns                               ; AD_state[4]                                                                                                                     ; AD_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.785 ns                 ;
; -3.391 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.862 ns                 ;
; -3.388 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.865 ns                 ;
; -3.358 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.895 ns                 ;
; -3.358 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.895 ns                 ;
; -3.351 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.902 ns                 ;
; -3.350 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.903 ns                 ;
; -3.347 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.906 ns                 ;
; -3.345 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.908 ns                 ;
; -3.328 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 0.925 ns                 ;
; -3.294 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.254 ns                   ; 0.960 ns                 ;
; -3.198 ns                               ; spectrum_state~9                                                                                                                ; bits[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.252 ns                   ; 1.054 ns                 ;
; -3.195 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.252 ns                   ; 1.057 ns                 ;
; -3.082 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.171 ns                 ;
; -3.082 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.171 ns                 ;
; -3.073 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.180 ns                 ;
; -3.041 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.252 ns                   ; 1.211 ns                 ;
; -3.040 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.213 ns                 ;
; -3.033 ns                               ; q[9]                                                                                                                            ; q[10]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.220 ns                 ;
; -3.031 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.222 ns                 ;
; -3.024 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.229 ns                 ;
; -2.980 ns                               ; AD_state[4]                                                                                                                     ; AD_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.273 ns                 ;
; -2.914 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~9                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.339 ns                 ;
; -2.906 ns                               ; AD_state[1]                                                                                                                     ; AD_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.347 ns                 ;
; -2.874 ns                               ; bits[3]                                                                                                                         ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.379 ns                 ;
; -2.853 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.254 ns                   ; 1.401 ns                 ;
; -2.826 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[4]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.251 ns                   ; 1.425 ns                 ;
; -2.798 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.252 ns                   ; 1.454 ns                 ;
; -2.769 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.484 ns                 ;
; -2.751 ns                               ; register[9]                                                                                                                     ; register[9]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.502 ns                 ;
; -2.727 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.526 ns                 ;
; -2.727 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.526 ns                 ;
; -2.725 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.528 ns                 ;
; -2.725 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.528 ns                 ;
; -2.717 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.536 ns                 ;
; -2.710 ns                               ; register[5]                                                                                                                     ; register[5]~_Duplicate_1462                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.543 ns                 ;
; -2.666 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.587 ns                 ;
; -2.563 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.234 ns                   ; 1.671 ns                 ;
; -2.546 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.707 ns                 ;
; -2.449 ns                               ; register[8]                                                                                                                     ; register[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.804 ns                 ;
; -2.448 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.281 ns                   ; 1.833 ns                 ;
; -2.428 ns                               ; register[4]                                                                                                                     ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.825 ns                 ;
; -2.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.828 ns                 ;
; -2.414 ns                               ; register[7]                                                                                                                     ; register[7]~_Duplicate_1466                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.250 ns                   ; 1.836 ns                 ;
; -2.368 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.885 ns                 ;
; -2.352 ns                               ; AD_state[6]                                                                                                                     ; register[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.262 ns                   ; 1.910 ns                 ;
; -2.351 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.251 ns                   ; 1.900 ns                 ;
; -2.321 ns                               ; AD_state[6]                                                                                                                     ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.233 ns                   ; 1.912 ns                 ;
; -2.285 ns                               ; register[9]                                                                                                                     ; register[9]~_Duplicate_1463                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.284 ns                   ; 1.999 ns                 ;
; -2.280 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 1.973 ns                 ;
; -2.252 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.001 ns                 ;
; -2.242 ns                               ; AD_state[6]                                                                                                                     ; register[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.236 ns                   ; 1.994 ns                 ;
; -2.202 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.051 ns                 ;
; -2.166 ns                               ; bits[0]                                                                                                                         ; spectrum_state~9                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.254 ns                   ; 2.088 ns                 ;
; -2.162 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.091 ns                 ;
; -2.157 ns                               ; bits[0]                                                                                                                         ; spectrum_data[8]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.254 ns                   ; 2.097 ns                 ;
; -2.140 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.113 ns                 ;
; -2.134 ns                               ; bits[0]                                                                                                                         ; spectrum_state~7                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.254 ns                   ; 2.120 ns                 ;
; -2.130 ns                               ; bits[0]                                                                                                                         ; spectrum_data[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.254 ns                   ; 2.124 ns                 ;
; -2.102 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.151 ns                 ;
; -2.102 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.151 ns                 ;
; -2.102 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.151 ns                 ;
; -2.078 ns                               ; AD_state[6]                                                                                                                     ; Tx_fifo_enable                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.257 ns                   ; 2.179 ns                 ;
; -2.065 ns                               ; spectrum_state~8                                                                                                                ; bits[2]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.252 ns                   ; 2.187 ns                 ;
; -2.057 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.196 ns                 ;
; -2.026 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.227 ns                 ;
; -2.018 ns                               ; AD_state[2]                                                                                                                     ; AD_state[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.235 ns                 ;
; -2.014 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM19                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.239 ns                 ;
; -2.012 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.244 ns                   ; 2.232 ns                 ;
; -1.993 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM73            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.260 ns                 ;
; -1.984 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM69            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.269 ns                 ;
; -1.951 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.302 ns                 ;
; -1.941 ns                               ; register[10]                                                                                                                    ; register[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.312 ns                 ;
; -1.930 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.323 ns                 ;
; -1.926 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[11]                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.245 ns                   ; 2.319 ns                 ;
; -1.913 ns                               ; AD_state[6]                                                                                                                     ; register[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.266 ns                   ; 2.353 ns                 ;
; -1.901 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.356 ns                   ; 2.455 ns                 ;
; -1.892 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.356 ns                   ; 2.464 ns                 ;
; -1.891 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.361 ns                   ; 2.470 ns                 ;
; -1.881 ns                               ; register[6]                                                                                                                     ; register[6]~_Duplicate_1468                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.250 ns                   ; 2.369 ns                 ;
; -1.861 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM77                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.392 ns                 ;
; -1.860 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.485 ns                 ;
; -1.857 ns                               ; register[8]                                                                                                                     ; register[8]~_Duplicate_1460                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.287 ns                   ; 2.430 ns                 ;
; -1.854 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.350 ns                   ; 2.496 ns                 ;
; -1.844 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.501 ns                 ;
; -1.841 ns                               ; AD_state[6]                                                                                                                     ; register[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.214 ns                   ; 2.373 ns                 ;
; -1.839 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.506 ns                 ;
; -1.813 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.532 ns                 ;
; -1.811 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.534 ns                 ;
; -1.807 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.538 ns                 ;
; -1.784 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM29                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.469 ns                 ;
; -1.768 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.485 ns                 ;
; -1.756 ns                               ; spectrum_state~8                                                                                                                ; bits[0]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.252 ns                   ; 2.496 ns                 ;
; -1.756 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.345 ns                   ; 2.589 ns                 ;
; -1.751 ns                               ; register[13]                                                                                                                    ; register[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.502 ns                 ;
; -1.721 ns                               ; AD_state[6]                                                                                                                     ; register[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.245 ns                   ; 2.524 ns                 ;
; -1.717 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.536 ns                 ;
; -1.710 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.543 ns                 ;
; -1.710 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM9                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.543 ns                 ;
; -1.678 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.575 ns                 ;
; -1.669 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM69            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.584 ns                 ;
; -1.657 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.295 ns                   ; 2.638 ns                 ;
; -1.651 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM73                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.253 ns                   ; 2.602 ns                 ;
; -1.633 ns                               ; AD_state[6]                                                                                                                     ; AD_state[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.204 ns                   ; 2.571 ns                 ;
; -1.631 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.244 ns                   ; 2.613 ns                 ;
; -1.573 ns                               ; CCstate~8                                                                                                                       ; CCstate~8                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.074 ns                   ; 0.501 ns                 ;
; -1.573 ns                               ; I2SAudioOut:I2SIQO|TLV_state~9                                                                                                  ; I2SAudioOut:I2SIQO|TLV_state~9                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.074 ns                   ; 0.501 ns                 ;
; -1.573 ns                               ; I2SAudioOut:I2SIQO|TLV_state~8                                                                                                  ; I2SAudioOut:I2SIQO|TLV_state~8                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.074 ns                   ; 0.501 ns                 ;
; -1.573 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.074 ns                   ; 0.501 ns                 ;
; -1.573 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.074 ns                   ; 0.501 ns                 ;
; -1.573 ns                               ; state_PWM~12                                                                                                                    ; state_PWM~12                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.074 ns                   ; 0.501 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -9.988 ns                               ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.883 ns                  ; 0.895 ns                 ;
; -9.838 ns                               ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.883 ns                  ; 1.045 ns                 ;
; -9.819 ns                               ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.882 ns                  ; 1.063 ns                 ;
; -9.760 ns                               ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.883 ns                  ; 1.123 ns                 ;
; -9.458 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.915 ns                  ; 1.457 ns                 ;
; -9.455 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.931 ns                  ; 1.476 ns                 ;
; -9.449 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]~_Duplicate_18                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.924 ns                  ; 1.475 ns                 ;
; -9.443 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.931 ns                  ; 1.488 ns                 ;
; -9.439 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.915 ns                  ; 1.476 ns                 ;
; -9.425 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.895 ns                  ; 1.470 ns                 ;
; -9.397 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.915 ns                  ; 1.518 ns                 ;
; -9.309 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.883 ns                  ; 1.574 ns                 ;
; -9.305 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.931 ns                  ; 1.626 ns                 ;
; -9.100 ns                               ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]~_Duplicate_20                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.896 ns                  ; 1.796 ns                 ;
; -9.089 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]~_Duplicate_19                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.896 ns                  ; 1.807 ns                 ;
; -9.085 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.923 ns                  ; 1.838 ns                 ;
; -9.073 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.893 ns                  ; 1.820 ns                 ;
; -9.068 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.900 ns                  ; 1.832 ns                 ;
; -9.066 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.889 ns                  ; 1.823 ns                 ;
; -9.030 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]~_Duplicate_17                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.942 ns                  ; 1.912 ns                 ;
; -9.021 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.934 ns                  ; 1.913 ns                 ;
; -9.002 ns                               ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.852 ns                  ; 1.850 ns                 ;
; -8.978 ns                               ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.850 ns                  ; 1.872 ns                 ;
; -8.922 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.923 ns                  ; 2.001 ns                 ;
; -8.872 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.871 ns                  ; 1.999 ns                 ;
; -8.369 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.928 ns                  ; 2.559 ns                 ;
; -8.337 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 10.936 ns                  ; 2.599 ns                 ;
; -6.906 ns                               ; AK_reset~reg0                                                                                                                   ; DFS0~reg0                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.651 ns                   ; 0.745 ns                 ;
; -4.473 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.473 ns                   ; 1.000 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[6]                                                                                                           ; temp_Merc_serialno[6]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[5]                                                                                                           ; temp_Merc_serialno[5]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[1]                                                                                                          ; temp_Penny_serialno[1]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[7]                                                                                                          ; temp_Penny_serialno[7]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[3]                                                                                                          ; temp_Penny_serialno[3]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; temp_Penny_serialno[5]                                                                                                          ; temp_Penny_serialno[5]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[3]                                                                                                                ; spectrum_data[3]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~7                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~8                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; bits[0]                                                                                                                         ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; bits[3]                                                                                                                         ; bits[3]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[11]                                                                                                               ; spectrum_data[11]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[8]                                                                                                                ; spectrum_data[8]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[7]                                                                                                                     ; register[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[7]                                                                                                                ; spectrum_data[7]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[5]                                                                                                                ; spectrum_data[5]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[1]                                                                                                                ; spectrum_data[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[5]                                                                                                                     ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spectrum_data[13]                                                                                                               ; spectrum_data[13]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[2]                                                                                                                     ; register[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; spec~12                                                                                                                         ; spec~12                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[11]                                                                                                                    ; register[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[1]                                                                                                                     ; register[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[0]                                                                                                                     ; register[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.545 ns                               ; register[14]                                                                                                                    ; register[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.501 ns                 ;
; -3.309 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.737 ns                 ;
; -3.308 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.738 ns                 ;
; -3.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.738 ns                 ;
; -3.306 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.740 ns                 ;
; -3.305 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.741 ns                 ;
; -3.305 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.741 ns                 ;
; -3.303 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.743 ns                 ;
; -3.302 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.744 ns                 ;
; -3.302 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.744 ns                 ;
; -3.301 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.745 ns                 ;
; -3.301 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.745 ns                 ;
; -3.300 ns                               ; spec~12                                                                                                                         ; spec~13                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.746 ns                 ;
; -3.299 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.747 ns                 ;
; -3.298 ns                               ; spec~13                                                                                                                         ; spec~12                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.748 ns                 ;
; -3.295 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.751 ns                 ;
; -3.276 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~7                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.770 ns                 ;
; -3.261 ns                               ; AD_state[4]                                                                                                                     ; AD_state[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.785 ns                 ;
; -3.184 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.862 ns                 ;
; -3.181 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.865 ns                 ;
; -3.151 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.895 ns                 ;
; -3.151 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.895 ns                 ;
; -3.144 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.902 ns                 ;
; -3.143 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.903 ns                 ;
; -3.140 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.906 ns                 ;
; -3.138 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.908 ns                 ;
; -3.121 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 0.925 ns                 ;
; -3.087 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.047 ns                   ; 0.960 ns                 ;
; -2.991 ns                               ; spectrum_state~9                                                                                                                ; bits[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 1.054 ns                 ;
; -2.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 1.057 ns                 ;
; -2.875 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.171 ns                 ;
; -2.875 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.171 ns                 ;
; -2.866 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.180 ns                 ;
; -2.834 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 1.211 ns                 ;
; -2.833 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.213 ns                 ;
; -2.826 ns                               ; q[9]                                                                                                                            ; q[10]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.220 ns                 ;
; -2.824 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.222 ns                 ;
; -2.817 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.229 ns                 ;
; -2.773 ns                               ; AD_state[4]                                                                                                                     ; AD_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.273 ns                 ;
; -2.707 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~9                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.339 ns                 ;
; -2.699 ns                               ; AD_state[1]                                                                                                                     ; AD_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.347 ns                 ;
; -2.667 ns                               ; bits[3]                                                                                                                         ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.379 ns                 ;
; -2.646 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.047 ns                   ; 1.401 ns                 ;
; -2.619 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[4]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.425 ns                 ;
; -2.591 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 1.454 ns                 ;
; -2.562 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.484 ns                 ;
; -2.544 ns                               ; register[9]                                                                                                                     ; register[9]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.502 ns                 ;
; -2.520 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.526 ns                 ;
; -2.520 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.526 ns                 ;
; -2.518 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.528 ns                 ;
; -2.518 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.528 ns                 ;
; -2.510 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.536 ns                 ;
; -2.503 ns                               ; register[5]                                                                                                                     ; register[5]~_Duplicate_1462                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.543 ns                 ;
; -2.459 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.587 ns                 ;
; -2.356 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.027 ns                   ; 1.671 ns                 ;
; -2.339 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.707 ns                 ;
; -2.242 ns                               ; register[8]                                                                                                                     ; register[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.804 ns                 ;
; -2.241 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.074 ns                   ; 1.833 ns                 ;
; -2.221 ns                               ; register[4]                                                                                                                     ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.825 ns                 ;
; -2.218 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.828 ns                 ;
; -2.207 ns                               ; register[7]                                                                                                                     ; register[7]~_Duplicate_1466                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.043 ns                   ; 1.836 ns                 ;
; -2.161 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.885 ns                 ;
; -2.145 ns                               ; AD_state[6]                                                                                                                     ; register[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.055 ns                   ; 1.910 ns                 ;
; -2.144 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.044 ns                   ; 1.900 ns                 ;
; -2.114 ns                               ; AD_state[6]                                                                                                                     ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.026 ns                   ; 1.912 ns                 ;
; -2.078 ns                               ; register[9]                                                                                                                     ; register[9]~_Duplicate_1463                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.077 ns                   ; 1.999 ns                 ;
; -2.073 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 1.973 ns                 ;
; -2.045 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.001 ns                 ;
; -2.035 ns                               ; AD_state[6]                                                                                                                     ; register[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.029 ns                   ; 1.994 ns                 ;
; -1.995 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.051 ns                 ;
; -1.959 ns                               ; bits[0]                                                                                                                         ; spectrum_state~9                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.047 ns                   ; 2.088 ns                 ;
; -1.955 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.091 ns                 ;
; -1.950 ns                               ; bits[0]                                                                                                                         ; spectrum_data[8]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.047 ns                   ; 2.097 ns                 ;
; -1.933 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.113 ns                 ;
; -1.927 ns                               ; bits[0]                                                                                                                         ; spectrum_state~7                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.047 ns                   ; 2.120 ns                 ;
; -1.923 ns                               ; bits[0]                                                                                                                         ; spectrum_data[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.047 ns                   ; 2.124 ns                 ;
; -1.895 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.151 ns                 ;
; -1.895 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.151 ns                 ;
; -1.895 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.151 ns                 ;
; -1.871 ns                               ; AD_state[6]                                                                                                                     ; Tx_fifo_enable                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.050 ns                   ; 2.179 ns                 ;
; -1.858 ns                               ; spectrum_state~8                                                                                                                ; bits[2]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 2.187 ns                 ;
; -1.850 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.196 ns                 ;
; -1.819 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.227 ns                 ;
; -1.811 ns                               ; AD_state[2]                                                                                                                     ; AD_state[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.235 ns                 ;
; -1.807 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM19                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.239 ns                 ;
; -1.805 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.037 ns                   ; 2.232 ns                 ;
; -1.786 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM73            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.260 ns                 ;
; -1.777 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM69            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.269 ns                 ;
; -1.744 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.302 ns                 ;
; -1.734 ns                               ; register[10]                                                                                                                    ; register[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.312 ns                 ;
; -1.723 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.323 ns                 ;
; -1.719 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[11]                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.038 ns                   ; 2.319 ns                 ;
; -1.706 ns                               ; AD_state[6]                                                                                                                     ; register[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.059 ns                   ; 2.353 ns                 ;
; -1.694 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.149 ns                   ; 2.455 ns                 ;
; -1.685 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.149 ns                   ; 2.464 ns                 ;
; -1.684 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.154 ns                   ; 2.470 ns                 ;
; -1.674 ns                               ; register[6]                                                                                                                     ; register[6]~_Duplicate_1468                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.043 ns                   ; 2.369 ns                 ;
; -1.654 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM77                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.392 ns                 ;
; -1.653 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.485 ns                 ;
; -1.650 ns                               ; register[8]                                                                                                                     ; register[8]~_Duplicate_1460                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.080 ns                   ; 2.430 ns                 ;
; -1.647 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.143 ns                   ; 2.496 ns                 ;
; -1.637 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.501 ns                 ;
; -1.634 ns                               ; AD_state[6]                                                                                                                     ; register[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.007 ns                   ; 2.373 ns                 ;
; -1.632 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.506 ns                 ;
; -1.606 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.532 ns                 ;
; -1.604 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.534 ns                 ;
; -1.600 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.538 ns                 ;
; -1.577 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM29                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.469 ns                 ;
; -1.561 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.485 ns                 ;
; -1.549 ns                               ; spectrum_state~8                                                                                                                ; bits[0]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.045 ns                   ; 2.496 ns                 ;
; -1.549 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.138 ns                   ; 2.589 ns                 ;
; -1.544 ns                               ; register[13]                                                                                                                    ; register[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.502 ns                 ;
; -1.514 ns                               ; AD_state[6]                                                                                                                     ; register[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.038 ns                   ; 2.524 ns                 ;
; -1.510 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.536 ns                 ;
; -1.503 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.543 ns                 ;
; -1.503 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM9                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.543 ns                 ;
; -1.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.575 ns                 ;
; -1.462 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM69            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.584 ns                 ;
; -1.450 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.088 ns                   ; 2.638 ns                 ;
; -1.444 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM73                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.046 ns                   ; 2.602 ns                 ;
; -1.426 ns                               ; AD_state[6]                                                                                                                     ; AD_state[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.997 ns                   ; 2.571 ns                 ;
; -1.424 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.037 ns                   ; 2.613 ns                 ;
; -1.366 ns                               ; CCstate~8                                                                                                                       ; CCstate~8                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.867 ns                   ; 0.501 ns                 ;
; -1.366 ns                               ; I2SAudioOut:I2SIQO|TLV_state~9                                                                                                  ; I2SAudioOut:I2SIQO|TLV_state~9                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.867 ns                   ; 0.501 ns                 ;
; -1.366 ns                               ; I2SAudioOut:I2SIQO|TLV_state~8                                                                                                  ; I2SAudioOut:I2SIQO|TLV_state~8                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.867 ns                   ; 0.501 ns                 ;
; -1.366 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.867 ns                   ; 0.501 ns                 ;
; -1.366 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.867 ns                   ; 0.501 ns                 ;
; -1.366 ns                               ; state_PWM~12                                                                                                                    ; state_PWM~12                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.867 ns                   ; 0.501 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -10.519 ns                              ; temp_Penny_serialno[0]                                                                                                          ; Penny_serialno[0]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.414 ns                  ; 0.895 ns                 ;
; -10.369 ns                              ; spectrum_data[3]                                                                                                                ; spectrum[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.414 ns                  ; 1.045 ns                 ;
; -10.350 ns                              ; spectrum_data[12]                                                                                                               ; spectrum[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.413 ns                  ; 1.063 ns                 ;
; -10.291 ns                              ; spectrum_data[2]                                                                                                                ; spectrum[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.414 ns                  ; 1.123 ns                 ;
; -9.989 ns                               ; temp_Merc_serialno[5]                                                                                                           ; Merc_serialno[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.446 ns                  ; 1.457 ns                 ;
; -9.986 ns                               ; temp_Merc_serialno[0]                                                                                                           ; Merc_serialno[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.462 ns                  ; 1.476 ns                 ;
; -9.980 ns                               ; temp_Penny_serialno[1]                                                                                                          ; Penny_serialno[1]~_Duplicate_18                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.455 ns                  ; 1.475 ns                 ;
; -9.974 ns                               ; temp_Merc_serialno[2]                                                                                                           ; Merc_serialno[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.462 ns                  ; 1.488 ns                 ;
; -9.970 ns                               ; temp_Merc_serialno[6]                                                                                                           ; Merc_serialno[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.446 ns                  ; 1.476 ns                 ;
; -9.956 ns                               ; spectrum_data[11]                                                                                                               ; spectrum[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.426 ns                  ; 1.470 ns                 ;
; -9.928 ns                               ; temp_Merc_serialno[7]                                                                                                           ; Merc_serialno[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.446 ns                  ; 1.518 ns                 ;
; -9.840 ns                               ; spectrum_data[7]                                                                                                                ; spectrum[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.414 ns                  ; 1.574 ns                 ;
; -9.836 ns                               ; temp_Merc_serialno[1]                                                                                                           ; Merc_serialno[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.462 ns                  ; 1.626 ns                 ;
; -9.631 ns                               ; temp_Penny_serialno[7]                                                                                                          ; Penny_serialno[7]~_Duplicate_20                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.427 ns                  ; 1.796 ns                 ;
; -9.620 ns                               ; temp_Penny_serialno[6]                                                                                                          ; Penny_serialno[6]~_Duplicate_19                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.427 ns                  ; 1.807 ns                 ;
; -9.616 ns                               ; temp_Penny_serialno[2]                                                                                                          ; Penny_serialno[2]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.454 ns                  ; 1.838 ns                 ;
; -9.604 ns                               ; spectrum_data[14]                                                                                                               ; spectrum[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.424 ns                  ; 1.820 ns                 ;
; -9.599 ns                               ; spectrum_data[10]                                                                                                               ; spectrum[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.431 ns                  ; 1.832 ns                 ;
; -9.597 ns                               ; spectrum_data[0]                                                                                                                ; spectrum[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.420 ns                  ; 1.823 ns                 ;
; -9.561 ns                               ; temp_Penny_serialno[3]                                                                                                          ; Penny_serialno[3]~_Duplicate_17                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.473 ns                  ; 1.912 ns                 ;
; -9.552 ns                               ; spectrum_data[8]                                                                                                                ; spectrum[8]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.465 ns                  ; 1.913 ns                 ;
; -9.533 ns                               ; spectrum_data[1]                                                                                                                ; spectrum[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.383 ns                  ; 1.850 ns                 ;
; -9.509 ns                               ; spectrum_data[13]                                                                                                               ; spectrum[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.381 ns                  ; 1.872 ns                 ;
; -9.453 ns                               ; temp_Penny_serialno[5]                                                                                                          ; Penny_serialno[5]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.454 ns                  ; 2.001 ns                 ;
; -9.403 ns                               ; spectrum_data[4]                                                                                                                ; spectrum[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.402 ns                  ; 1.999 ns                 ;
; -8.900 ns                               ; temp_Penny_serialno[4]                                                                                                          ; Penny_serialno[4]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.459 ns                  ; 2.559 ns                 ;
; -8.868 ns                               ; temp_Merc_serialno[4]                                                                                                           ; Merc_serialno[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 11.467 ns                  ; 2.599 ns                 ;
; -7.437 ns                               ; AK_reset~reg0                                                                                                                   ; DFS0~reg0                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.182 ns                   ; 0.745 ns                 ;
; -5.004 ns                               ; AK_reset~reg0                                                                                                                   ; DFS1~reg0                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.004 ns                   ; 1.000 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[3]                                                                                                           ; temp_Merc_serialno[3]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[6]                                                                                                           ; temp_Merc_serialno[6]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[2]                                                                                                           ; temp_Merc_serialno[2]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[4]                                                                                                           ; temp_Merc_serialno[4]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[0]                                                                                                          ; temp_Penny_serialno[0]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[7]                                                                                                           ; temp_Merc_serialno[7]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[5]                                                                                                           ; temp_Merc_serialno[5]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[2]                                                                                                          ; temp_Penny_serialno[2]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[1]                                                                                                           ; temp_Merc_serialno[1]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Merc_serialno[0]                                                                                                           ; temp_Merc_serialno[0]                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[1]                                                                                                          ; temp_Penny_serialno[1]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[7]                                                                                                          ; temp_Penny_serialno[7]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[3]                                                                                                          ; temp_Penny_serialno[3]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[4]                                                                                                          ; temp_Penny_serialno[4]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[6]                                                                                                          ; temp_Penny_serialno[6]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; temp_Penny_serialno[5]                                                                                                          ; temp_Penny_serialno[5]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_state~9                                                                                                                ; spectrum_state~9                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[3]                                                                                                                ; spectrum_data[3]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_state~7                                                                                                                ; spectrum_state~7                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~8                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; bits[0]                                                                                                                         ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; bits[3]                                                                                                                         ; bits[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[11]                                                                                                               ; spectrum_data[11]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[10]                                                                                                               ; spectrum_data[10]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[0]                                                                                                                ; spectrum_data[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[9]                                                                                                                ; spectrum_data[9]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[8]                                                                                                                ; spectrum_data[8]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[15]                                                                                                               ; spectrum_data[15]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[14]                                                                                                               ; spectrum_data[14]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[7]                                                                                                                     ; register[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[7]                                                                                                                ; spectrum_data[7]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[2]                                                                                                                ; spectrum_data[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[5]                                                                                                                ; spectrum_data[5]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[4]                                                                                                                ; spectrum_data[4]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[1]                                                                                                                ; spectrum_data[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[5]                                                                                                                     ; register[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spectrum_data[13]                                                                                                               ; spectrum_data[13]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[2]                                                                                                                     ; register[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spec~13                                                                                                                         ; spec~13                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; spec~12                                                                                                                         ; spec~12                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[11]                                                                                                                    ; register[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[1]                                                                                                                     ; register[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[0]                                                                                                                     ; register[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -4.076 ns                               ; register[14]                                                                                                                    ; register[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.501 ns                 ;
; -3.840 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.737 ns                 ;
; -3.839 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.738 ns                 ;
; -3.839 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.738 ns                 ;
; -3.837 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.740 ns                 ;
; -3.836 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.741 ns                 ;
; -3.836 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.741 ns                 ;
; -3.834 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.743 ns                 ;
; -3.833 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.744 ns                 ;
; -3.833 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe10a[0]                                 ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.744 ns                 ;
; -3.832 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.745 ns                 ;
; -3.832 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.745 ns                 ;
; -3.831 ns                               ; spec~12                                                                                                                         ; spec~13                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.746 ns                 ;
; -3.830 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.747 ns                 ;
; -3.829 ns                               ; spec~13                                                                                                                         ; spec~12                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.748 ns                 ;
; -3.826 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.751 ns                 ;
; -3.807 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~7                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.770 ns                 ;
; -3.792 ns                               ; AD_state[4]                                                                                                                     ; AD_state[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.785 ns                 ;
; -3.715 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.862 ns                 ;
; -3.712 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.865 ns                 ;
; -3.682 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.895 ns                 ;
; -3.682 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[9]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[9]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.895 ns                 ;
; -3.675 ns                               ; q[14]                                                                                                                           ; q[15]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.902 ns                 ;
; -3.674 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.903 ns                 ;
; -3.671 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[1]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[1]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.906 ns                 ;
; -3.669 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.908 ns                 ;
; -3.652 ns                               ; q[3]                                                                                                                            ; q[4]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 0.925 ns                 ;
; -3.618 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[6]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[6]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.578 ns                   ; 0.960 ns                 ;
; -3.522 ns                               ; spectrum_state~9                                                                                                                ; bits[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.576 ns                   ; 1.054 ns                 ;
; -3.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.576 ns                   ; 1.057 ns                 ;
; -3.406 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.171 ns                 ;
; -3.406 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.171 ns                 ;
; -3.397 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.180 ns                 ;
; -3.365 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.576 ns                   ; 1.211 ns                 ;
; -3.364 ns                               ; q[10]                                                                                                                           ; q[11]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.213 ns                 ;
; -3.357 ns                               ; q[9]                                                                                                                            ; q[10]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.220 ns                 ;
; -3.355 ns                               ; q[12]                                                                                                                           ; q[13]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.222 ns                 ;
; -3.348 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.229 ns                 ;
; -3.304 ns                               ; AD_state[4]                                                                                                                     ; AD_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.273 ns                 ;
; -3.238 ns                               ; spectrum_state~8                                                                                                                ; spectrum_state~9                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.339 ns                 ;
; -3.230 ns                               ; AD_state[1]                                                                                                                     ; AD_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.347 ns                 ;
; -3.198 ns                               ; bits[3]                                                                                                                         ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.379 ns                 ;
; -3.177 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.578 ns                   ; 1.401 ns                 ;
; -3.150 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[4]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.575 ns                   ; 1.425 ns                 ;
; -3.122 ns                               ; spectrum_state~8                                                                                                                ; bits[1]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.576 ns                   ; 1.454 ns                 ;
; -3.093 ns                               ; AD_state[5]                                                                                                                     ; AD_state[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.484 ns                 ;
; -3.075 ns                               ; register[9]                                                                                                                     ; register[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.502 ns                 ;
; -3.051 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM83                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.526 ns                 ;
; -3.051 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.526 ns                 ;
; -3.049 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.528 ns                 ;
; -3.049 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.528 ns                 ;
; -3.041 ns                               ; AD_state[3]                                                                                                                     ; loop_counter[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.536 ns                 ;
; -3.034 ns                               ; register[5]                                                                                                                     ; register[5]~_Duplicate_1462                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.543 ns                 ;
; -2.990 ns                               ; q[11]                                                                                                                           ; q[12]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.587 ns                 ;
; -2.887 ns                               ; q[6]                                                                                                                            ; q[7]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.558 ns                   ; 1.671 ns                 ;
; -2.870 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.707 ns                 ;
; -2.773 ns                               ; register[8]                                                                                                                     ; register[8]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.804 ns                 ;
; -2.772 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe13a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.605 ns                   ; 1.833 ns                 ;
; -2.752 ns                               ; register[4]                                                                                                                     ; register[4]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.825 ns                 ;
; -2.749 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.828 ns                 ;
; -2.738 ns                               ; register[7]                                                                                                                     ; register[7]~_Duplicate_1466                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.574 ns                   ; 1.836 ns                 ;
; -2.692 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.885 ns                 ;
; -2.676 ns                               ; AD_state[6]                                                                                                                     ; register[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.586 ns                   ; 1.910 ns                 ;
; -2.675 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[3]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.575 ns                   ; 1.900 ns                 ;
; -2.645 ns                               ; AD_state[6]                                                                                                                     ; register[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.557 ns                   ; 1.912 ns                 ;
; -2.609 ns                               ; register[9]                                                                                                                     ; register[9]~_Duplicate_1463                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.608 ns                   ; 1.999 ns                 ;
; -2.604 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 1.973 ns                 ;
; -2.576 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.001 ns                 ;
; -2.566 ns                               ; AD_state[6]                                                                                                                     ; register[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.560 ns                   ; 1.994 ns                 ;
; -2.526 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.051 ns                 ;
; -2.490 ns                               ; bits[0]                                                                                                                         ; spectrum_state~9                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.578 ns                   ; 2.088 ns                 ;
; -2.486 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.091 ns                 ;
; -2.481 ns                               ; bits[0]                                                                                                                         ; spectrum_data[8]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.578 ns                   ; 2.097 ns                 ;
; -2.464 ns                               ; q[5]                                                                                                                            ; q[6]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.113 ns                 ;
; -2.458 ns                               ; bits[0]                                                                                                                         ; spectrum_state~7                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.578 ns                   ; 2.120 ns                 ;
; -2.454 ns                               ; bits[0]                                                                                                                         ; spectrum_data[0]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.578 ns                   ; 2.124 ns                 ;
; -2.426 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[6]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.151 ns                 ;
; -2.426 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[5]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.151 ns                 ;
; -2.426 ns                               ; loop_counter[5]                                                                                                                 ; loop_counter[4]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.151 ns                 ;
; -2.402 ns                               ; AD_state[6]                                                                                                                     ; Tx_fifo_enable                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.581 ns                   ; 2.179 ns                 ;
; -2.389 ns                               ; spectrum_state~8                                                                                                                ; bits[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.576 ns                   ; 2.187 ns                 ;
; -2.381 ns                               ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.196 ns                 ;
; -2.350 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.227 ns                 ;
; -2.342 ns                               ; AD_state[2]                                                                                                                     ; AD_state[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.235 ns                 ;
; -2.338 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM19                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.239 ns                 ;
; -2.336 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[10]  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[9]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.568 ns                   ; 2.232 ns                 ;
; -2.317 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM73            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.260 ns                 ;
; -2.308 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM69            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.269 ns                 ;
; -2.275 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.302 ns                 ;
; -2.265 ns                               ; register[10]                                                                                                                    ; register[10]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.312 ns                 ;
; -2.254 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.323 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[11]_OTERM61           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[11]                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.569 ns                   ; 2.319 ns                 ;
; -2.237 ns                               ; AD_state[6]                                                                                                                     ; register[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.590 ns                   ; 2.353 ns                 ;
; -2.225 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.680 ns                   ; 2.455 ns                 ;
; -2.216 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a14~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.680 ns                   ; 2.464 ns                 ;
; -2.215 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a10~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.685 ns                   ; 2.470 ns                 ;
; -2.205 ns                               ; register[6]                                                                                                                     ; register[6]~_Duplicate_1468                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.574 ns                   ; 2.369 ns                 ;
; -2.185 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM77                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.392 ns                 ;
; -2.184 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.485 ns                 ;
; -2.181 ns                               ; register[8]                                                                                                                     ; register[8]~_Duplicate_1460                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.611 ns                   ; 2.430 ns                 ;
; -2.178 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a2~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.674 ns                   ; 2.496 ns                 ;
; -2.168 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.501 ns                 ;
; -2.165 ns                               ; AD_state[6]                                                                                                                     ; register[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.538 ns                   ; 2.373 ns                 ;
; -2.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.506 ns                 ;
; -2.137 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.532 ns                 ;
; -2.135 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg6 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.534 ns                 ;
; -2.131 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg9 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.538 ns                 ;
; -2.108 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM35                  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM29                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.469 ns                 ;
; -2.092 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[4]_OTERM71            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.485 ns                 ;
; -2.080 ns                               ; spectrum_state~8                                                                                                                ; bits[0]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.576 ns                   ; 2.496 ns                 ;
; -2.080 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM65            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a4~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.669 ns                   ; 2.589 ns                 ;
; -2.075 ns                               ; register[13]                                                                                                                    ; register[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.502 ns                 ;
; -2.045 ns                               ; AD_state[6]                                                                                                                     ; register[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.569 ns                   ; 2.524 ns                 ;
; -2.041 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM81            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[10]_OTERM59                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.536 ns                 ;
; -2.034 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.543 ns                 ;
; -2.034 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM21             ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM9                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.543 ns                 ;
; -2.002 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM63            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[9]_OTERM57                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.575 ns                 ;
; -1.993 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM69            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM67                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.584 ns                 ;
; -1.981 ns                               ; AD_state[1]                                                                                                                     ; loop_counter[1]                                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.619 ns                   ; 2.638 ns                 ;
; -1.975 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM75            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM73                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.577 ns                   ; 2.602 ns                 ;
; -1.957 ns                               ; AD_state[6]                                                                                                                     ; AD_state[0]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.528 ns                   ; 2.571 ns                 ;
; -1.955 ns                               ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe12|dffe14a[7]   ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe9a[7]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.568 ns                   ; 2.613 ns                 ;
; -1.897 ns                               ; CCstate~8                                                                                                                       ; CCstate~8                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.398 ns                   ; 0.501 ns                 ;
; -1.897 ns                               ; I2SAudioOut:I2SIQO|TLV_state~9                                                                                                  ; I2SAudioOut:I2SIQO|TLV_state~9                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.398 ns                   ; 0.501 ns                 ;
; -1.897 ns                               ; I2SAudioOut:I2SIQO|TLV_state~8                                                                                                  ; I2SAudioOut:I2SIQO|TLV_state~8                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.398 ns                   ; 0.501 ns                 ;
; -1.897 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.398 ns                   ; 0.501 ns                 ;
; -1.897 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.398 ns                   ; 0.501 ns                 ;
; -1.897 ns                               ; state_PWM~12                                                                                                                    ; state_PWM~12                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.398 ns                   ; 0.501 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.924 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 1.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.062 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.441 ns                 ;
; 1.528 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.657 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.659 ns                 ;
; 1.664 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.701 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.745 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.831 ns                 ;
; 1.836 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.838 ns                 ;
; 1.869 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.893 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.895 ns                 ;
; 1.893 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.895 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 2.929 ns                 ;
; 1.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.163 ns                   ; 2.119 ns                 ;
; 1.982 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.984 ns                 ;
; 2.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.070 ns                 ;
; 2.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.070 ns                 ;
; 2.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.114 ns                 ;
; 2.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.177 ns                 ;
; 2.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.223 ns                 ;
; 2.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.284 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.286 ns                 ;
; 2.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.358 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.441 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -1.004 ns                  ; 1.450 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.510 ns                 ;
; 2.590 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.592 ns                 ;
; 2.590 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.592 ns                 ;
; 2.613 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.615 ns                 ;
; 2.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.796 ns                 ;
; 2.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.796 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.835 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.873 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.262 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.262 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.262 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.008 ns                   ; 3.929 ns                 ;
; 2.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 2.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.498 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.498 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.498 ns                 ;
; 3.309 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.311 ns                 ;
; 3.309 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.311 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.661 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.661 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.661 ns                 ;
; 3.383 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.734 ns                 ;
; 3.384 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.735 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.765 ns                 ;
; 3.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.159 ns                  ; 3.322 ns                 ;
; 3.491 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.842 ns                 ;
; 3.491 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.842 ns                 ;
; 3.491 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.842 ns                 ;
; 3.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.892 ns                 ;
; 3.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.892 ns                 ;
; 3.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.892 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.986 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.986 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.986 ns                 ;
; 3.643 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.994 ns                 ;
; 3.643 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.994 ns                 ;
; 3.643 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 4.994 ns                 ;
; 3.965 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.477 ns                 ;
; 4.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 5.357 ns                 ;
; 4.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 5.357 ns                 ;
; 4.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.351 ns                   ; 5.357 ns                 ;
; 4.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.694 ns                 ;
; 4.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.694 ns                 ;
; 4.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.694 ns                 ;
; 4.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.694 ns                 ;
; 4.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.694 ns                 ;
; 4.216 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.728 ns                 ;
; 4.354 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.866 ns                 ;
; 4.355 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.867 ns                 ;
; 4.355 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.867 ns                 ;
; 4.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.868 ns                 ;
; 4.397 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.909 ns                 ;
; 4.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.930 ns                 ;
; 4.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.930 ns                 ;
; 4.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.930 ns                 ;
; 4.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.930 ns                 ;
; 4.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 5.930 ns                 ;
; 4.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.061 ns                 ;
; 4.581 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.093 ns                 ;
; 4.581 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.093 ns                 ;
; 4.581 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.093 ns                 ;
; 4.581 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.093 ns                 ;
; 4.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.274 ns                 ;
; 4.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.274 ns                 ;
; 4.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.274 ns                 ;
; 4.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.274 ns                 ;
; 4.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.324 ns                 ;
; 4.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.324 ns                 ;
; 4.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.324 ns                 ;
; 4.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.324 ns                 ;
; 4.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.324 ns                 ;
; 4.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.418 ns                 ;
; 4.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.418 ns                 ;
; 4.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.418 ns                 ;
; 4.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.418 ns                 ;
; 4.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.418 ns                 ;
; 4.912 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.424 ns                 ;
; 4.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.426 ns                 ;
; 4.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.426 ns                 ;
; 4.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.512 ns                   ; 6.426 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.204 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 3.177 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.190 ns                 ;
; 3.177 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.190 ns                 ;
; 3.177 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.190 ns                 ;
; 3.177 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.190 ns                 ;
; 3.181 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.194 ns                 ;
; 3.181 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.194 ns                 ;
; 3.181 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.194 ns                 ;
; 3.392 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.406 ns                 ;
; 3.392 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.406 ns                 ;
; 3.392 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.406 ns                 ;
; 3.392 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.406 ns                 ;
; 3.414 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.427 ns                 ;
; 3.414 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.427 ns                 ;
; 3.414 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.427 ns                 ;
; 3.414 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.427 ns                 ;
; 3.418 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.431 ns                 ;
; 3.418 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.431 ns                 ;
; 3.418 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.431 ns                 ;
; 3.471 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.485 ns                 ;
; 3.471 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.485 ns                 ;
; 3.471 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.485 ns                 ;
; 3.471 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.485 ns                 ;
; 3.471 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.485 ns                 ;
; 3.629 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.643 ns                 ;
; 3.629 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.643 ns                 ;
; 3.629 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.643 ns                 ;
; 3.629 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.643 ns                 ;
; 3.708 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.722 ns                 ;
; 3.708 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.722 ns                 ;
; 3.708 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.722 ns                 ;
; 3.708 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.722 ns                 ;
; 3.708 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.722 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 9.386 ns   ; FLAGC        ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.963 ns   ; FLAGB        ; state_FX[3]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.843 ns   ; FLAGC        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.704 ns   ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 8.451 ns   ; FLAGB        ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.421 ns   ; FLAGB        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.222 ns   ; FLAGA        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.135 ns   ; FLAGA        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.088 ns   ; FLAGC        ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 8.036 ns   ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 7.975 ns   ; GPIO[23]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.738 ns   ; GPIO[16]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.385 ns   ; GPIO[17]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.238 ns   ; FLAGB        ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.138 ns   ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.943 ns   ; GPIO[22]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 6.543 ns   ; DOUT         ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.486 ns   ; FLAGB        ; Tx_read_clock_2                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.470 ns   ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.319 ns   ; GPIO[21]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 6.218 ns   ; GPIO[20]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 6.133 ns   ; GPIO[18]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 5.978 ns   ; FX2_FD[0]    ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.948 ns   ; GPIO[19]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_flag                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[8]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[10]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[9]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[6]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[7]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[5]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[4]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[3]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[2]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[1]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.913 ns   ; FLAGC        ; halt_count[0]                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.907 ns   ; FX2_FD[6]    ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.885 ns   ; FX2_FD[2]    ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.875 ns   ; MDOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.845 ns   ; FX2_FD[5]    ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.832 ns   ; FLAGC        ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.803 ns   ; FX2_FD[1]    ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.788 ns   ; FX2_FD[4]    ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.630 ns   ; FX2_FD[3]    ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.497 ns   ; PTT_in       ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.379 ns   ; FX2_FD[10]   ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.376 ns   ; GPIO[22]     ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.326 ns   ; FX2_FD[7]    ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.296 ns   ; FX2_FD[15]   ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.281 ns   ; FX2_FD[9]    ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.277 ns   ; FX2_FD[11]   ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.256 ns   ; FLAGC        ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 5.243 ns   ; FX2_FD[14]   ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.207 ns   ; FX2_FD[8]    ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.134 ns   ; GPIO[21]     ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.036 ns   ; SPI_CS       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 5.031 ns   ; FX2_FD[13]   ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.855 ns   ; FX2_FD[12]   ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.852 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.849 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.795 ns   ; FLAGB        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; FLAGA        ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 4.598 ns   ; DOUT         ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 4.442 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 4.426 ns   ; CDOUT        ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.257 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.254 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.239 ns   ; MCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 3.930 ns   ; MDOUT        ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 3.644 ns   ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 3.516 ns   ; CDOUT_P      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.306 ns   ; spectrum_in  ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.184 ns   ; spectrum_in  ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.907 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 2.860 ns   ; CDOUT        ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.691 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.688 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.265 ns   ; CDOUT        ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.078 ns   ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 1.950 ns   ; CDOUT_P      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.740 ns   ; spectrum_in  ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.618 ns   ; spectrum_in  ; spectrum_data[12]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.355 ns   ; CDOUT_P      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.145 ns   ; spectrum_in  ; spectrum_data[6]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.023 ns   ; spectrum_in  ; spectrum_data[12]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.950 ns   ; spectrum_in  ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.949 ns   ; spectrum_in  ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.948 ns   ; spectrum_in  ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.948 ns   ; spectrum_in  ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.947 ns   ; spectrum_in  ; spectrum_data[4]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.946 ns   ; spectrum_in  ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.946 ns   ; spectrum_in  ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.944 ns   ; spectrum_in  ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.925 ns   ; spectrum_in  ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.869 ns   ; spectrum_in  ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.868 ns   ; spectrum_in  ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.867 ns   ; spectrum_in  ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.806 ns   ; FLAGB        ; spec~13                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.629 ns   ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.607 ns   ; spectrum_in  ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.607 ns   ; spectrum_in  ; spectrum_data[0]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.595 ns   ; serno        ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.594 ns   ; serno        ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.594 ns   ; serno        ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.592 ns   ; serno        ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.590 ns   ; serno        ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.589 ns   ; serno        ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.587 ns   ; serno        ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.586 ns   ; serno        ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.320 ns   ; CDOUT        ; Tx_q[0]                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 0.274 ns   ; serno        ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.273 ns   ; serno        ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.273 ns   ; serno        ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.273 ns   ; serno        ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.273 ns   ; serno        ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.272 ns   ; serno        ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.131 ns   ; serno        ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.130 ns   ; serno        ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.590 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; -0.616 ns  ; spectrum_in  ; spectrum_data[9]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.617 ns  ; spectrum_in  ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.618 ns  ; spectrum_in  ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.618 ns  ; spectrum_in  ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.619 ns  ; spectrum_in  ; spectrum_data[4]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.620 ns  ; spectrum_in  ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.620 ns  ; spectrum_in  ; spectrum_data[10]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.622 ns  ; spectrum_in  ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.641 ns  ; spectrum_in  ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.697 ns  ; spectrum_in  ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.698 ns  ; spectrum_in  ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.699 ns  ; spectrum_in  ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.760 ns  ; FLAGB        ; spec~13                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.800 ns  ; spectrum_in  ; spectrum_data[6]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; -0.922 ns  ; spectrum_in  ; spectrum_data[12]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; -0.937 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.959 ns  ; spectrum_in  ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.959 ns  ; spectrum_in  ; spectrum_data[0]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.971 ns  ; serno        ; temp_Merc_serialno[7]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.972 ns  ; serno        ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.972 ns  ; serno        ; temp_Merc_serialno[1]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.974 ns  ; serno        ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.976 ns  ; serno        ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.977 ns  ; serno        ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.979 ns  ; serno        ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.980 ns  ; serno        ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.211 ns  ; spectrum_in  ; spectrum_data[9]                                        ; MCLK_12MHZ ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 22.990 ns  ; got_sync                                                                                                                        ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.369 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~173_OTERM55                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.355 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~189_OTERM39                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.325 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~181_OTERM47                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.254 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~179_OTERM49                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.199 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~177_OTERM51                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.108 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~187_OTERM41                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.893 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~175_OTERM53                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.699 ns  ; Rx_control_0[0]                                                                                                                 ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.684 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~183_OTERM45                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.638 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 21.637 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~185_OTERM43                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.531 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~191_OTERM37                                             ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.661 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~173_OTERM55                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.647 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~189_OTERM39                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.617 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~181_OTERM47                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.546 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~179_OTERM49                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.491 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~177_OTERM51                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.400 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~187_OTERM41                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.185 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~175_OTERM53                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.976 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~183_OTERM45                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.930 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 19.929 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~185_OTERM43                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.823 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~191_OTERM37                                             ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.535 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~173_OTERM55                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.521 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~189_OTERM39                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.491 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~181_OTERM47                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.447 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 19.420 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~179_OTERM49                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.372 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 19.365 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~177_OTERM51                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.287 ns  ; CC~reg0                                                                                                                         ; CC          ; IFCLK      ;
; N/A   ; None         ; 19.274 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~187_OTERM41                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.059 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~175_OTERM53                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.901 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 18.850 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~183_OTERM45                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.804 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 18.803 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~185_OTERM43                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.697 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~191_OTERM37                                             ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.176 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~173_OTERM55                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.162 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~189_OTERM39                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.132 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~181_OTERM47                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.061 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~179_OTERM49                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.006 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~177_OTERM51                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.915 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~187_OTERM41                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.739 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.700 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~175_OTERM53                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.664 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 17.579 ns  ; CC~reg0                                                                                                                         ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.491 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~183_OTERM45                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.445 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 17.444 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~185_OTERM43                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.338 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~191_OTERM37                                             ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.193 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 16.613 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.538 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 16.453 ns  ; CC~reg0                                                                                                                         ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 16.067 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 15.437 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 15.254 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.179 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 15.094 ns  ; CC~reg0                                                                                                                         ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 14.708 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.535 ns  ; clock_s[2]                                                                                                                      ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.729 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.674 ns  ; conf[1]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.557 ns  ; IFCLK_4                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.546 ns  ; conf[0]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 12.834 ns  ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.827 ns  ; clock_det:mercury_clock|flag                                                                                                    ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 12.820 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.624 ns  ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.603 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.535 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.452 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.362 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.225 ns  ; SLEN_2                                                                                                                          ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.194 ns  ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.184 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.157 ns  ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 12.151 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.106 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.086 ns  ; SLEN_2                                                                                                                          ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.025 ns  ; flash:flash_LED|LED                                                                                                             ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 11.914 ns  ; SLEN_2                                                                                                                          ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.807 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.740 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.701 ns  ; clock_det:penny_clock|flag                                                                                                      ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 11.599 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.537 ns  ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.487 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.483 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.481 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.446 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.432 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.415 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.285 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.244 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.206 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.203 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.050 ns  ; SLEN_2                                                                                                                          ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.048 ns  ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.046 ns  ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.035 ns  ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.010 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.929 ns  ; Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.926 ns  ; conf[1]                                                                                                                         ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 10.760 ns  ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 10.724 ns  ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.660 ns  ; SLEN_2                                                                                                                          ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.643 ns  ; SLEN_2                                                                                                                          ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.643 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.637 ns  ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.618 ns  ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.616 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.608 ns  ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.600 ns  ; SLEN_2                                                                                                                          ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.553 ns  ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.472 ns  ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.416 ns  ; SLEN_2                                                                                                                          ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.363 ns  ; SLEN_2                                                                                                                          ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.342 ns  ; clock_det:janus_clock|flag                                                                                                      ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.330 ns  ; SLEN_2                                                                                                                          ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.311 ns  ; SLEN_2                                                                                                                          ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.293 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.275 ns  ; SLEN_2                                                                                                                          ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.272 ns  ; SLEN_2                                                                                                                          ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.272 ns  ; SLEN_2                                                                                                                          ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.227 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.156 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.144 ns  ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.144 ns  ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.068 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 9.955 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                         ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 9.936 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.921 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.889 ns   ; SLEN_2                                                                                                                          ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.887 ns   ; SLEN_2                                                                                                                          ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 9.849 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 9.534 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 9.297 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.841 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.541 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.502 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                          ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 8.485 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                          ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 8.476 ns   ; FIFO_ADR[0]~reg0                                                                                                                ; FIFO_ADR[0] ; IFCLK      ;
; N/A   ; None         ; 8.147 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                          ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 8.131 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                          ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 8.125 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                          ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.118 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                          ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.106 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                          ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 8.104 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                          ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.062 ns   ; halt_flag                                                                                                                       ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 7.840 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                          ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 7.799 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                          ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 7.789 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                          ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.756 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                          ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.610 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.412 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                          ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 7.402 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                          ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 7.397 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                          ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 7.381 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                          ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 7.053 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                              ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.757 ns       ; FLAGB      ; full      ;
; N/A   ; None              ; 11.647 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.315 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.156 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 10.890 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 10.431 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 9.836 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 8.270 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.019 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 8.580 ns  ; serno        ; temp_Merc_serialno[4]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.579 ns  ; serno        ; temp_Penny_serialno[4]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.438 ns  ; serno        ; temp_Penny_serialno[6]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.437 ns  ; serno        ; temp_Penny_serialno[3]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.437 ns  ; serno        ; temp_Penny_serialno[7]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.437 ns  ; serno        ; temp_Penny_serialno[1]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.437 ns  ; serno        ; temp_Penny_serialno[2]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.436 ns  ; serno        ; temp_Penny_serialno[0]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.124 ns  ; serno        ; temp_Merc_serialno[5]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.123 ns  ; serno        ; temp_Merc_serialno[3]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.121 ns  ; serno        ; temp_Merc_serialno[6]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.120 ns  ; serno        ; temp_Penny_serialno[5]                                  ; IFCLK      ;
; N/A                                     ; None                                                ; 8.118 ns  ; serno        ; temp_Merc_serialno[2]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.116 ns  ; serno        ; temp_Merc_serialno[0]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.116 ns  ; serno        ; temp_Merc_serialno[1]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.115 ns  ; serno        ; temp_Merc_serialno[7]                                   ; IFCLK      ;
; N/A                                     ; None                                                ; 8.103 ns  ; spectrum_in  ; spectrum_data[8]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 8.103 ns  ; spectrum_in  ; spectrum_data[0]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 8.081 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 7.904 ns  ; FLAGB        ; spec~13                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 7.843 ns  ; spectrum_in  ; spectrum_data[15]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.842 ns  ; spectrum_in  ; spectrum_data[5]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.841 ns  ; spectrum_in  ; spectrum_data[11]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.785 ns  ; spectrum_in  ; spectrum_data[2]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.766 ns  ; spectrum_in  ; spectrum_data[1]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.764 ns  ; spectrum_in  ; spectrum_data[7]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.764 ns  ; spectrum_in  ; spectrum_data[10]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.763 ns  ; spectrum_in  ; spectrum_data[4]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.762 ns  ; spectrum_in  ; spectrum_data[13]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.762 ns  ; spectrum_in  ; spectrum_data[3]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 7.761 ns  ; spectrum_in  ; spectrum_data[14]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 7.760 ns  ; spectrum_in  ; spectrum_data[9]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 6.872 ns  ; serno        ; temp_Merc_serialno[4]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.871 ns  ; serno        ; temp_Penny_serialno[4]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.730 ns  ; serno        ; temp_Penny_serialno[6]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.729 ns  ; serno        ; temp_Penny_serialno[3]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.729 ns  ; serno        ; temp_Penny_serialno[7]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.729 ns  ; serno        ; temp_Penny_serialno[1]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.729 ns  ; serno        ; temp_Penny_serialno[2]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.728 ns  ; serno        ; temp_Penny_serialno[0]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.416 ns  ; serno        ; temp_Merc_serialno[5]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.415 ns  ; serno        ; temp_Merc_serialno[3]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.413 ns  ; serno        ; temp_Merc_serialno[6]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.412 ns  ; serno        ; temp_Penny_serialno[5]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.410 ns  ; serno        ; temp_Merc_serialno[2]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.408 ns  ; serno        ; temp_Merc_serialno[0]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.408 ns  ; serno        ; temp_Merc_serialno[1]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.407 ns  ; serno        ; temp_Merc_serialno[7]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.395 ns  ; spectrum_in  ; spectrum_data[8]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.395 ns  ; spectrum_in  ; spectrum_data[0]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.373 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.196 ns  ; FLAGB        ; spec~13                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.135 ns  ; spectrum_in  ; spectrum_data[15]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.134 ns  ; spectrum_in  ; spectrum_data[5]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.133 ns  ; spectrum_in  ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.077 ns  ; spectrum_in  ; spectrum_data[2]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.058 ns  ; spectrum_in  ; spectrum_data[1]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.056 ns  ; spectrum_in  ; spectrum_data[7]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.056 ns  ; spectrum_in  ; spectrum_data[10]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.055 ns  ; spectrum_in  ; spectrum_data[4]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.054 ns  ; spectrum_in  ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.054 ns  ; spectrum_in  ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.053 ns  ; spectrum_in  ; spectrum_data[14]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 6.052 ns  ; spectrum_in  ; spectrum_data[9]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.746 ns  ; serno        ; temp_Merc_serialno[4]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.745 ns  ; serno        ; temp_Penny_serialno[4]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.604 ns  ; serno        ; temp_Penny_serialno[6]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.603 ns  ; serno        ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.603 ns  ; serno        ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.603 ns  ; serno        ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.603 ns  ; serno        ; temp_Penny_serialno[2]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.602 ns  ; serno        ; temp_Penny_serialno[0]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.526 ns  ; spectrum_in  ; spectrum_data[12]                                       ; IFCLK      ;
; N/A                                     ; None                                                ; 5.404 ns  ; spectrum_in  ; spectrum_data[6]                                        ; IFCLK      ;
; N/A                                     ; None                                                ; 5.290 ns  ; serno        ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.289 ns  ; serno        ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.287 ns  ; serno        ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.286 ns  ; serno        ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.284 ns  ; serno        ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.282 ns  ; serno        ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.282 ns  ; serno        ; temp_Merc_serialno[1]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.281 ns  ; serno        ; temp_Merc_serialno[7]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.269 ns  ; spectrum_in  ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.269 ns  ; spectrum_in  ; spectrum_data[0]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.247 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.070 ns  ; FLAGB        ; spec~13                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.009 ns  ; spectrum_in  ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.008 ns  ; spectrum_in  ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.007 ns  ; spectrum_in  ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.951 ns  ; spectrum_in  ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.932 ns  ; spectrum_in  ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.930 ns  ; spectrum_in  ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.930 ns  ; spectrum_in  ; spectrum_data[10]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.929 ns  ; spectrum_in  ; spectrum_data[4]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.928 ns  ; spectrum_in  ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.928 ns  ; spectrum_in  ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.927 ns  ; spectrum_in  ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.926 ns  ; spectrum_in  ; spectrum_data[9]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.387 ns  ; serno        ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.386 ns  ; serno        ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.245 ns  ; serno        ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.244 ns  ; serno        ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.244 ns  ; serno        ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.244 ns  ; serno        ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.244 ns  ; serno        ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 4.243 ns  ; serno        ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.931 ns  ; serno        ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.930 ns  ; serno        ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.928 ns  ; serno        ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.927 ns  ; serno        ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.925 ns  ; serno        ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.923 ns  ; serno        ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.923 ns  ; serno        ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.922 ns  ; serno        ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.910 ns  ; spectrum_in  ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.910 ns  ; spectrum_in  ; spectrum_data[0]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.888 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.818 ns  ; spectrum_in  ; spectrum_data[12]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.711 ns  ; FLAGB        ; spec~13                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.696 ns  ; spectrum_in  ; spectrum_data[6]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.650 ns  ; spectrum_in  ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.649 ns  ; spectrum_in  ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.648 ns  ; spectrum_in  ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.592 ns  ; spectrum_in  ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.573 ns  ; spectrum_in  ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.571 ns  ; spectrum_in  ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.571 ns  ; spectrum_in  ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.570 ns  ; spectrum_in  ; spectrum_data[4]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.569 ns  ; spectrum_in  ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.569 ns  ; spectrum_in  ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.568 ns  ; spectrum_in  ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.567 ns  ; spectrum_in  ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.015 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 2.692 ns  ; spectrum_in  ; spectrum_data[12]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.570 ns  ; spectrum_in  ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.105 ns  ; CDOUT        ; Tx_q[0]                                                 ; IFCLK      ;
; N/A                                     ; None                                                ; 1.333 ns  ; spectrum_in  ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.307 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.211 ns  ; spectrum_in  ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.674 ns  ; MDOUT        ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 0.397 ns  ; CDOUT        ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.181 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.006 ns  ; DOUT         ; q[0]                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; -0.729 ns ; CDOUT        ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.034 ns ; MDOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.178 ns ; CDOUT_P      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -1.702 ns ; DOUT         ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.812 ns ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; -2.088 ns ; CDOUT        ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -2.160 ns ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.422 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.425 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -2.641 ns ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; -2.828 ns ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -3.378 ns ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; -3.519 ns ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -3.973 ns ; MCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.988 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; -4.176 ns ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; -4.187 ns ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -4.442 ns ; FLAGA        ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; -4.529 ns ; FLAGB        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; -4.583 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Feb 07 13:49:55 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CBCLK~reg0" as buffer
    Info: Detected ripple clock "LRCLK_96" as buffer
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "LRCLK_192" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected ripple clock "LRCLK_48" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal3~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected ripple clock "BCLK_96_48" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 315 ps for clock "IFCLK" between source register "OC[4]" and destination register "CC~reg0"
    Info: Fmax is 49.5 MHz (period= 20.202 ns)
    Info: + Largest register to register requirement is 6.347 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.805 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.494 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 3: + IC(2.968 ns) + CELL(0.589 ns) = 6.080 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.368 ns) + CELL(0.589 ns) = 7.037 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.074 ns) + CELL(0.970 ns) = 9.081 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = 'CBCLK~reg0'
                Info: 6: + IC(0.821 ns) + CELL(0.000 ns) = 9.902 ns; Loc. = CLKCTRL_G5; Fanout = 132; COMB Node = 'CBCLK~reg0clkctrl'
                Info: 7: + IC(0.926 ns) + CELL(0.666 ns) = 11.494 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 1; REG Node = 'CC~reg0'
                Info: Total cell delay = 4.914 ns ( 42.75 % )
                Info: Total interconnect delay = 6.580 ns ( 57.25 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 15.299 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.092 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(9.531 ns) + CELL(0.000 ns) = 13.723 ns; Loc. = CLKCTRL_G4; Fanout = 418; COMB Node = 'SLRD~reg0clkctrl'
                Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 15.299 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 1; REG Node = 'OC[4]'
                Info: Total cell delay = 2.766 ns ( 18.08 % )
                Info: Total interconnect delay = 12.533 ns ( 81.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.032 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 1; REG Node = 'OC[4]'
        Info: 2: + IC(1.142 ns) + CELL(0.624 ns) = 1.766 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'Mux5~632_RESYN160_BDD161'
        Info: 3: + IC(0.370 ns) + CELL(0.366 ns) = 2.502 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'Mux5~632'
        Info: 4: + IC(0.730 ns) + CELL(0.650 ns) = 3.882 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 1; COMB Node = 'Mux5~633'
        Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 4.627 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 1; COMB Node = 'Mux5~634'
        Info: 6: + IC(1.091 ns) + CELL(0.206 ns) = 5.924 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 1; COMB Node = 'Mux5~641'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.032 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 1; REG Node = 'CC~reg0'
        Info: Total cell delay = 2.324 ns ( 38.53 % )
        Info: Total interconnect delay = 3.708 ns ( 61.47 % )
Info: Slack time is 30.706 ns for clock "CLK_12MHZ" between source register "LRCLK_96" and destination register "AD_state[0]"
    Info: Fmax is 50.08 MHz (period= 19.968 ns)
    Info: + Largest register to register requirement is 39.966 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.460 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 7.789 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.740 ns) + CELL(0.206 ns) = 2.931 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.075 ns) + CELL(0.651 ns) = 4.657 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.592 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.874 ns) + CELL(0.666 ns) = 7.789 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 45; REG Node = 'AD_state[0]'
                Info: Total cell delay = 2.508 ns ( 32.20 % )
                Info: Total interconnect delay = 5.281 ns ( 67.80 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 8.249 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N5; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.166 ns) + CELL(0.206 ns) = 4.265 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.372 ns) + CELL(0.366 ns) = 5.003 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.984 ns) + CELL(0.970 ns) = 6.957 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 6: + IC(0.626 ns) + CELL(0.666 ns) = 8.249 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 4.163 ns ( 50.47 % )
                Info: Total interconnect delay = 4.086 ns ( 49.53 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 9.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.204 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 13; COMB Node = 'LRCLK~4'
        Info: 4: + IC(4.371 ns) + CELL(0.647 ns) = 6.222 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 1; COMB Node = 'Selector5~573_RESYN126_BDD127'
        Info: 5: + IC(2.279 ns) + CELL(0.651 ns) = 9.152 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 1; COMB Node = 'Selector5~573'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 9.260 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 45; REG Node = 'AD_state[0]'
        Info: Total cell delay = 1.818 ns ( 19.63 % )
        Info: Total interconnect delay = 7.442 ns ( 80.37 % )
Info: Slack time is 30.223 ns for clock "PCLK_12MHZ" between source register "LRCLK_96" and destination register "AD_state[0]"
    Info: Fmax is 51.14 MHz (period= 19.554 ns)
    Info: + Largest register to register requirement is 39.483 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.253 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 9.355 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.342 ns) + CELL(0.623 ns) = 2.960 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.540 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.368 ns) + CELL(0.589 ns) = 4.497 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.075 ns) + CELL(0.651 ns) = 6.223 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.592 ns) + CELL(0.000 ns) = 7.815 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 9.355 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 45; REG Node = 'AD_state[0]'
                Info: Total cell delay = 3.730 ns ( 39.87 % )
                Info: Total interconnect delay = 5.625 ns ( 60.13 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 9.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.290 ns) + CELL(0.970 ns) = 3.255 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.450 ns) + CELL(0.370 ns) = 4.075 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.380 ns) + CELL(0.370 ns) = 4.825 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 5.405 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.368 ns) + CELL(0.589 ns) = 6.362 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.984 ns) + CELL(0.970 ns) = 8.316 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 8: + IC(0.626 ns) + CELL(0.666 ns) = 9.608 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 5.136 ns ( 53.46 % )
                Info: Total interconnect delay = 4.472 ns ( 46.54 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 9.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.204 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 13; COMB Node = 'LRCLK~4'
        Info: 4: + IC(4.371 ns) + CELL(0.647 ns) = 6.222 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 1; COMB Node = 'Selector5~573_RESYN126_BDD127'
        Info: 5: + IC(2.279 ns) + CELL(0.651 ns) = 9.152 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 1; COMB Node = 'Selector5~573'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 9.260 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 45; REG Node = 'AD_state[0]'
        Info: Total cell delay = 1.818 ns ( 19.63 % )
        Info: Total interconnect delay = 7.442 ns ( 80.37 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 109 ps for clock "MCLK_12MHZ" between source register "LRCLK_96" and destination register "AD_state[0]"
    Info: Fmax is 48.51 MHz (period= 20.616 ns)
    Info: + Largest register to register requirement is 9.369 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.784 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.950 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.344 ns) + CELL(0.650 ns) = 2.989 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.555 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.135 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.368 ns) + CELL(0.589 ns) = 5.092 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.075 ns) + CELL(0.651 ns) = 6.818 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.592 ns) + CELL(0.000 ns) = 8.410 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.874 ns) + CELL(0.666 ns) = 9.950 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 45; REG Node = 'AD_state[0]'
                Info: Total cell delay = 3.963 ns ( 39.83 % )
                Info: Total interconnect delay = 5.987 ns ( 60.17 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 10.734 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.354 ns) + CELL(0.970 ns) = 3.319 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.131 ns) + CELL(0.366 ns) = 4.816 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 5.385 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 5.951 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.374 ns) + CELL(0.206 ns) = 6.531 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.368 ns) + CELL(0.589 ns) = 7.488 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.984 ns) + CELL(0.970 ns) = 9.442 ns; Loc. = LCFF_X29_Y13_N31; Fanout = 11; REG Node = 'BCLK_96_48'
                Info: 9: + IC(0.626 ns) + CELL(0.666 ns) = 10.734 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'LRCLK_96'
                Info: Total cell delay = 5.174 ns ( 48.20 % )
                Info: Total interconnect delay = 5.560 ns ( 51.80 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 9.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'LRCLK_96'
        Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 1; COMB Node = 'LRCLK~3'
        Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.204 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 13; COMB Node = 'LRCLK~4'
        Info: 4: + IC(4.371 ns) + CELL(0.647 ns) = 6.222 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 1; COMB Node = 'Selector5~573_RESYN126_BDD127'
        Info: 5: + IC(2.279 ns) + CELL(0.651 ns) = 9.152 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 1; COMB Node = 'Selector5~573'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 9.260 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 45; REG Node = 'AD_state[0]'
        Info: Total cell delay = 1.818 ns ( 19.63 % )
        Info: Total interconnect delay = 7.442 ns ( 80.37 % )
Info: Slack time is 13.093 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]"
    Info: Fmax is 129.2 MHz (period= 7.74 ns)
    Info: + Largest register to register requirement is 20.912 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.343 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.960 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.299 ns) + CELL(0.666 ns) = 3.960 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
                Info: Total cell delay = 1.661 ns ( 41.94 % )
                Info: Total interconnect delay = 2.299 ns ( 58.06 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 3.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.956 ns) + CELL(0.666 ns) = 3.617 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]'
                Info: Total cell delay = 1.661 ns ( 45.92 % )
                Info: Total interconnect delay = 1.956 ns ( 54.08 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]'
        Info: 2: + IC(0.747 ns) + CELL(0.529 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y14_N12; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(3.308 ns) + CELL(0.624 ns) = 5.208 ns; Loc. = LCCOMB_X17_Y1_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector6~225'
        Info: 4: + IC(2.151 ns) + CELL(0.460 ns) = 7.819 ns; Loc. = LCFF_X3_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
        Info: Total cell delay = 1.613 ns ( 20.63 % )
        Info: Total interconnect delay = 6.206 ns ( 79.37 % )
Info: Slack time is 16.859 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]"
    Info: Fmax is 251.64 MHz (period= 3.974 ns)
    Info: + Largest register to register requirement is 20.581 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.012 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.885 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.940 ns) + CELL(0.666 ns) = 2.885 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]'
                Info: Total cell delay = 1.806 ns ( 62.60 % )
                Info: Total interconnect delay = 1.079 ns ( 37.40 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.873 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X8_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.86 % )
                Info: Total interconnect delay = 1.067 ns ( 37.14 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.428 ns) + CELL(0.202 ns) = 0.630 ns; Loc. = LCCOMB_X8_Y1_N24; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(1.409 ns) + CELL(0.206 ns) = 2.245 ns; Loc. = LCCOMB_X16_Y1_N2; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.622 ns) + CELL(0.855 ns) = 3.722 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]'
        Info: Total cell delay = 1.263 ns ( 33.93 % )
        Info: Total interconnect delay = 2.459 ns ( 66.07 % )
Info: Minimum slack time is -11.954 ns for clock "IFCLK" between source register "halt_flag" and destination register "Tx_aclr"
    Info: + Shortest register to register delay is 1.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N5; Fanout = 51; REG Node = 'halt_flag'
        Info: 2: + IC(1.205 ns) + CELL(0.206 ns) = 1.411 ns; Loc. = LCCOMB_X8_Y6_N16; Fanout = 1; COMB Node = 'Tx_aclr~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.519 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 114; REG Node = 'Tx_aclr'
        Info: Total cell delay = 0.314 ns ( 20.67 % )
        Info: Total interconnect delay = 1.205 ns ( 79.33 % )
    Info: - Smallest register to register requirement is 13.473 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 13.471 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 16.271 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(2.092 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.697 ns) + CELL(0.970 ns) = 5.859 ns; Loc. = LCFF_X32_Y13_N27; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.459 ns) + CELL(0.206 ns) = 6.524 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.363 ns) + CELL(0.206 ns) = 7.093 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 7.659 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.374 ns) + CELL(0.206 ns) = 8.239 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.368 ns) + CELL(0.589 ns) = 9.196 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.628 ns) + CELL(0.970 ns) = 10.794 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.693 ns) + CELL(0.624 ns) = 12.111 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.366 ns) + CELL(0.624 ns) = 13.101 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 12: + IC(1.592 ns) + CELL(0.000 ns) = 14.693 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.912 ns) + CELL(0.666 ns) = 16.271 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 114; REG Node = 'Tx_aclr'
                Info: Total cell delay = 7.367 ns ( 45.28 % )
                Info: Total interconnect delay = 8.904 ns ( 54.72 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.800 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 430; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X8_Y10_N5; Fanout = 51; REG Node = 'halt_flag'
                Info: Total cell delay = 1.796 ns ( 64.14 % )
                Info: Total interconnect delay = 1.004 ns ( 35.86 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 1237 path(s). See Report window for details.
Info: Minimum slack time is -10.195 ns for clock "CLK_12MHZ" between source register "temp_Penny_serialno[0]" and destination register "Penny_serialno[0]"
    Info: + Shortest register to register delay is 0.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
        Info: 2: + IC(0.435 ns) + CELL(0.460 ns) = 0.895 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 1; REG Node = 'Penny_serialno[0]'
        Info: Total cell delay = 0.460 ns ( 51.40 % )
        Info: Total interconnect delay = 0.435 ns ( 48.60 % )
    Info: - Smallest register to register requirement is 11.090 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.088 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 18.878 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N5; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.166 ns) + CELL(0.206 ns) = 4.265 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.372 ns) + CELL(0.366 ns) = 5.003 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.628 ns) + CELL(0.970 ns) = 6.601 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.693 ns) + CELL(0.624 ns) = 7.918 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.366 ns) + CELL(0.624 ns) = 8.908 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 8: + IC(1.592 ns) + CELL(0.000 ns) = 10.500 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.915 ns) + CELL(0.970 ns) = 12.385 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 10: + IC(0.765 ns) + CELL(0.624 ns) = 13.774 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'LRCLK~1'
                Info: 11: + IC(0.366 ns) + CELL(0.624 ns) = 14.764 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 13; COMB Node = 'LRCLK~4'
                Info: 12: + IC(2.573 ns) + CELL(0.000 ns) = 17.337 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 13: + IC(0.875 ns) + CELL(0.666 ns) = 18.878 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 1; REG Node = 'Penny_serialno[0]'
                Info: Total cell delay = 7.629 ns ( 40.41 % )
                Info: Total interconnect delay = 11.249 ns ( 59.59 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.790 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.740 ns) + CELL(0.206 ns) = 2.931 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.075 ns) + CELL(0.651 ns) = 4.657 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(1.592 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.875 ns) + CELL(0.666 ns) = 7.790 ns; Loc. = LCFF_X16_Y10_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
                Info: Total cell delay = 2.508 ns ( 32.20 % )
                Info: Total interconnect delay = 5.282 ns ( 67.80 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 1033 path(s). See Report window for details.
Info: Minimum slack time is -9.988 ns for clock "PCLK_12MHZ" between source register "temp_Penny_serialno[0]" and destination register "Penny_serialno[0]"
    Info: + Shortest register to register delay is 0.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
        Info: 2: + IC(0.435 ns) + CELL(0.460 ns) = 0.895 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 1; REG Node = 'Penny_serialno[0]'
        Info: Total cell delay = 0.460 ns ( 51.40 % )
        Info: Total interconnect delay = 0.435 ns ( 48.60 % )
    Info: - Smallest register to register requirement is 10.883 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 10.881 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 20.237 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.290 ns) + CELL(0.970 ns) = 3.255 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.450 ns) + CELL(0.370 ns) = 4.075 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.380 ns) + CELL(0.370 ns) = 4.825 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 5.405 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.368 ns) + CELL(0.589 ns) = 6.362 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.628 ns) + CELL(0.970 ns) = 7.960 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.693 ns) + CELL(0.624 ns) = 9.277 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.366 ns) + CELL(0.624 ns) = 10.267 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(1.592 ns) + CELL(0.000 ns) = 11.859 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.915 ns) + CELL(0.970 ns) = 13.744 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(0.765 ns) + CELL(0.624 ns) = 15.133 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'LRCLK~1'
                Info: 13: + IC(0.366 ns) + CELL(0.624 ns) = 16.123 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 13; COMB Node = 'LRCLK~4'
                Info: 14: + IC(2.573 ns) + CELL(0.000 ns) = 18.696 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 15: + IC(0.875 ns) + CELL(0.666 ns) = 20.237 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 1; REG Node = 'Penny_serialno[0]'
                Info: Total cell delay = 8.602 ns ( 42.51 % )
                Info: Total interconnect delay = 11.635 ns ( 57.49 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 9.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.342 ns) + CELL(0.623 ns) = 2.960 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 3.540 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.368 ns) + CELL(0.589 ns) = 4.497 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.075 ns) + CELL(0.651 ns) = 6.223 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(1.592 ns) + CELL(0.000 ns) = 7.815 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.875 ns) + CELL(0.666 ns) = 9.356 ns; Loc. = LCFF_X16_Y10_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
                Info: Total cell delay = 3.730 ns ( 39.87 % )
                Info: Total interconnect delay = 5.626 ns ( 60.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 952 path(s). See Report window for details.
Info: Minimum slack time is -10.519 ns for clock "MCLK_12MHZ" between source register "temp_Penny_serialno[0]" and destination register "Penny_serialno[0]"
    Info: + Shortest register to register delay is 0.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y10_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
        Info: 2: + IC(0.435 ns) + CELL(0.460 ns) = 0.895 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 1; REG Node = 'Penny_serialno[0]'
        Info: Total cell delay = 0.460 ns ( 51.40 % )
        Info: Total interconnect delay = 0.435 ns ( 48.60 % )
    Info: - Smallest register to register requirement is 11.414 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.412 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 21.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.354 ns) + CELL(0.970 ns) = 3.319 ns; Loc. = LCFF_X33_Y12_N25; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.131 ns) + CELL(0.366 ns) = 4.816 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 5.385 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 5.951 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.374 ns) + CELL(0.206 ns) = 6.531 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.368 ns) + CELL(0.589 ns) = 7.488 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.628 ns) + CELL(0.970 ns) = 9.086 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.693 ns) + CELL(0.624 ns) = 10.403 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.366 ns) + CELL(0.624 ns) = 11.393 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(1.592 ns) + CELL(0.000 ns) = 12.985 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.915 ns) + CELL(0.970 ns) = 14.870 ns; Loc. = LCFF_X31_Y13_N25; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(0.765 ns) + CELL(0.624 ns) = 16.259 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 1; COMB Node = 'LRCLK~1'
                Info: 14: + IC(0.366 ns) + CELL(0.624 ns) = 17.249 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 13; COMB Node = 'LRCLK~4'
                Info: 15: + IC(2.573 ns) + CELL(0.000 ns) = 19.822 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.875 ns) + CELL(0.666 ns) = 21.363 ns; Loc. = LCFF_X16_Y10_N31; Fanout = 1; REG Node = 'Penny_serialno[0]'
                Info: Total cell delay = 8.640 ns ( 40.44 % )
                Info: Total interconnect delay = 12.723 ns ( 59.56 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.951 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.344 ns) + CELL(0.650 ns) = 2.989 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.555 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.135 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.368 ns) + CELL(0.589 ns) = 5.092 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.075 ns) + CELL(0.651 ns) = 6.818 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(1.592 ns) + CELL(0.000 ns) = 8.410 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.875 ns) + CELL(0.666 ns) = 9.951 ns; Loc. = LCFF_X16_Y10_N21; Fanout = 2; REG Node = 'temp_Penny_serialno[0]'
                Info: Total cell delay = 3.963 ns ( 39.83 % )
                Info: Total interconnect delay = 5.988 ns ( 60.17 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 1246 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X3_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.960 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.299 ns) + CELL(0.666 ns) = 3.960 ns; Loc. = LCFF_X3_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 41.94 % )
                Info: Total interconnect delay = 2.299 ns ( 58.06 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.960 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.299 ns) + CELL(0.666 ns) = 3.960 ns; Loc. = LCFF_X3_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 41.94 % )
                Info: Total interconnect delay = 2.299 ns ( 58.06 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.204 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.746 ns) + CELL(0.460 ns) = 1.206 ns; Loc. = LCFF_X8_Y1_N25; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.14 % )
        Info: Total interconnect delay = 0.746 ns ( 61.86 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.873 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X8_Y1_N25; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 62.86 % )
                Info: Total interconnect delay = 1.067 ns ( 37.14 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.873 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X8_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.86 % )
                Info: Total interconnect delay = 1.067 ns ( 37.14 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 9.386 ns
    Info: + Longest pin to register delay is 12.235 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 18; PIN Node = 'FLAGC'
        Info: 2: + IC(6.813 ns) + CELL(0.651 ns) = 8.469 ns; Loc. = LCCOMB_X8_Y9_N20; Fanout = 2; COMB Node = 'Selector25~229'
        Info: 3: + IC(0.397 ns) + CELL(0.650 ns) = 9.516 ns; Loc. = LCCOMB_X8_Y9_N10; Fanout = 1; COMB Node = 'Selector25~232'
        Info: 4: + IC(1.960 ns) + CELL(0.651 ns) = 12.127 ns; Loc. = LCCOMB_X8_Y9_N16; Fanout = 1; COMB Node = 'Selector25~233'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 12.235 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 3.065 ns ( 25.05 % )
        Info: Total interconnect delay = 9.170 ns ( 74.95 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.809 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 430; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.877 ns) + CELL(0.666 ns) = 2.809 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 2; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 63.94 % )
        Info: Total interconnect delay = 1.013 ns ( 36.06 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "got_sync" is 22.990 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 15.302 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(2.092 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(9.531 ns) + CELL(0.000 ns) = 13.723 ns; Loc. = CLKCTRL_G4; Fanout = 418; COMB Node = 'SLRD~reg0clkctrl'
        Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 15.302 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 2; REG Node = 'got_sync'
        Info: Total cell delay = 2.766 ns ( 18.08 % )
        Info: Total interconnect delay = 12.536 ns ( 81.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 2; REG Node = 'got_sync'
        Info: 2: + IC(1.131 ns) + CELL(0.366 ns) = 1.497 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 3: + IC(2.771 ns) + CELL(3.116 ns) = 7.384 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 3.482 ns ( 47.16 % )
        Info: Total interconnect delay = 3.902 ns ( 52.84 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "full" is 11.757 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 7; PIN Node = 'FLAGB'
    Info: 2: + IC(7.517 ns) + CELL(3.266 ns) = 11.757 ns; Loc. = PIN_181; Fanout = 0; PIN Node = 'full'
    Info: Total cell delay = 4.240 ns ( 36.06 % )
    Info: Total interconnect delay = 7.517 ns ( 63.94 % )
Info: th for register "temp_Merc_serialno[4]" (data pin = "serno", clock pin = "IFCLK") is 8.580 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 16.229 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(2.092 ns) + CELL(0.970 ns) = 4.192 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.697 ns) + CELL(0.970 ns) = 5.859 ns; Loc. = LCFF_X32_Y13_N27; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.459 ns) + CELL(0.206 ns) = 6.524 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.363 ns) + CELL(0.206 ns) = 7.093 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 7.659 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.374 ns) + CELL(0.206 ns) = 8.239 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.368 ns) + CELL(0.589 ns) = 9.196 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 9; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.628 ns) + CELL(0.970 ns) = 10.794 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 5; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.693 ns) + CELL(0.624 ns) = 12.111 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'BCLK~30'
        Info: 11: + IC(0.366 ns) + CELL(0.624 ns) = 13.101 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 12: + IC(1.592 ns) + CELL(0.000 ns) = 14.693 ns; Loc. = CLKCTRL_G6; Fanout = 540; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.870 ns) + CELL(0.666 ns) = 16.229 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 2; REG Node = 'temp_Merc_serialno[4]'
        Info: Total cell delay = 7.367 ns ( 45.39 % )
        Info: Total interconnect delay = 8.862 ns ( 54.61 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.955 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 16; PIN Node = 'serno'
        Info: 2: + IC(6.667 ns) + CELL(0.206 ns) = 7.847 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 1; COMB Node = 'temp_Merc_serialno[4]~914'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.955 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 2; REG Node = 'temp_Merc_serialno[4]'
        Info: Total cell delay = 1.288 ns ( 16.19 % )
        Info: Total interconnect delay = 6.667 ns ( 83.81 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Sat Feb 07 13:49:57 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


