
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Sun Mar 19 22:15:09 2023
Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_45908_pgmicro02_rafael.trevisan_EBlEhR.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> source physical/make.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Mar 19 22:15:55 2023
viaInitial ends at Sun Mar 19 22:15:55 2023
*** Begin netlist parsing (mem=617.3M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'innovus/riscv_steel_core.v.v'
**WARN: (IMPVL-209):	In Verilog file 'innovus/riscv_steel_core.v.v', check line 363 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (32) more than bus (data_write_mask_O) pin number (4).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 617.285M, initial mem = 170.848M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=617.3M) ***
Top level cell is top.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 1285 modules.
** info: there are 6817 stdCell insts.
** info: there are 212 Pad insts.

*** Memory Usage v#1 (Current mem = 633.035M, initial mem = 170.848M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing I/O assignment ...
Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:27.4, real=0:00:47.0, peak res=346.7M, current mem=741.0M)
**WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 13).

top
top
**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7276).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7277).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7278).

INFO (CTE): Reading of timing constraints file innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=364.1M, current mem=759.2M)
Current (total cpu=0:00:27.6, real=0:00:47.0, peak res=364.1M, current mem=759.2M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of usable buffers: 24
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading IO assignment file "../iopads.io" ...
default_emulate_view
default_emulate_view
default_emulate_view
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :13.23
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :13.42
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :13.23
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :13.42
Adjusting core size to PlacementGrid : width :544.95 height : 541.68
Adjusting Core to Left to: 13.2700. Core to Bottom to: 13.8400.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 763.4M) ***
*** Begin SPECIAL ROUTE on Sun Mar 19 22:15:57 2023 ***
SPECIAL ROUTE ran on directory: /home/inf01185/rafael.trevisan/cci-steel-repo/synthesis
SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1380.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 831 macros, 148 used
Read in 346 components
  134 core components: 134 unplaced, 0 placed, 0 fixed
  212 pad components: 0 unplaced, 0 placed, 212 fixed
Read in 202 logical pins
Read in 202 nets
Read in 7 special nets, 2 routed
Read in 268 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 1612
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 806
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1399.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Mar 19 22:15:57 2023
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun Mar 19 22:15:58 2023

sroute post-processing starts at Sun Mar 19 22:15:58 2023
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun Mar 19 22:15:58 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 17.30 megs
sroute: Total Peak Memory used = 778.65 megs
Estimated cell power/ground rail width = 0.915 um
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
For 100625 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 100625 well-taps <FEED1> cells (prefix WELLTAP).
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
Stripe generation is complete; vias are now being generated.
The power planner created 131 wires.
*** Ending Stripe Generation (totcpu: 0:00:03.8,real: 0:00:04.0, mem: 846.8M) ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.45908 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1559 CPU=0:00:02.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:02.0  mem= 1559.0M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 48 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.6) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 100625 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1551.0M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.9 mem=1551.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.9 mem=1551.2M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=107408 (100625 fixed + 6783 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=212 #net=7397 #term=26957 #term/net=3.64, #fixedIo=212, #floatIo=0, #fixedPin=202, #floatPin=0
stdCell: 107408 single + 0 double + 0 multi
Total standard cell length = 99.5677 (mm), area = 0.4859 (mm^2)
Average module density = 0.019.
Density for the design = 0.019.
       = stdcell_area 57419 sites (176529 um^2) / alloc_area 2969669 sites (9129949 um^2).
Pin Density = 0.008671.
            = total # of pins 26957 / total area 3108910.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.004e+05 (3.53e+05 4.47e+05)
              Est.  stn bbox = 8.688e+05 (3.86e+05 4.83e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1615.4M
Iteration  2: Total net bbox = 8.004e+05 (3.53e+05 4.47e+05)
              Est.  stn bbox = 8.688e+05 (3.86e+05 4.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1615.4M
Iteration  3: Total net bbox = 8.113e+05 (3.82e+05 4.29e+05)
              Est.  stn bbox = 9.492e+05 (4.58e+05 4.91e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1615.4M
Iteration  4: Total net bbox = 7.741e+05 (3.66e+05 4.08e+05)
              Est.  stn bbox = 9.030e+05 (4.38e+05 4.65e+05)
              cpu = 0:00:01.8 real = 0:00:00.0 mem = 1615.4M
Iteration  5: Total net bbox = 6.665e+05 (3.10e+05 3.56e+05)
              Est.  stn bbox = 7.626e+05 (3.63e+05 3.99e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 1615.4M
Iteration  6: Total net bbox = 6.186e+05 (3.00e+05 3.19e+05)
              Est.  stn bbox = 6.974e+05 (3.49e+05 3.48e+05)
              cpu = 0:00:02.4 real = 0:00:01.0 mem = 1647.4M

Iteration  7: Total net bbox = 6.284e+05 (3.07e+05 3.21e+05)
              Est.  stn bbox = 7.073e+05 (3.57e+05 3.50e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1647.4M
Iteration  8: Total net bbox = 6.284e+05 (3.07e+05 3.21e+05)
              Est.  stn bbox = 7.073e+05 (3.57e+05 3.50e+05)
              cpu = 0:00:05.4 real = 0:00:03.0 mem = 1647.4M
Iteration  9: Total net bbox = 7.325e+05 (3.51e+05 3.82e+05)
              Est.  stn bbox = 8.651e+05 (4.26e+05 4.39e+05)
              cpu = 0:00:09.8 real = 0:00:05.0 mem = 1647.4M
Iteration 10: Total net bbox = 7.325e+05 (3.51e+05 3.82e+05)
              Est.  stn bbox = 8.651e+05 (4.26e+05 4.39e+05)
              cpu = 0:00:05.6 real = 0:00:04.0 mem = 1647.4M
Iteration 11: Total net bbox = 7.598e+05 (3.71e+05 3.89e+05)
              Est.  stn bbox = 9.073e+05 (4.63e+05 4.45e+05)
              cpu = 0:00:09.7 real = 0:00:05.0 mem = 1647.4M
Iteration 12: Total net bbox = 7.598e+05 (3.71e+05 3.89e+05)
              Est.  stn bbox = 9.073e+05 (4.63e+05 4.45e+05)
              cpu = 0:00:05.3 real = 0:00:04.0 mem = 1647.4M
Iteration 13: Total net bbox = 7.839e+05 (3.65e+05 4.19e+05)
              Est.  stn bbox = 9.350e+05 (4.56e+05 4.79e+05)
              cpu = 0:00:10.0 real = 0:00:05.0 mem = 1647.4M
Iteration 14: Total net bbox = 7.839e+05 (3.65e+05 4.19e+05)
              Est.  stn bbox = 9.350e+05 (4.56e+05 4.79e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1647.4M
Iteration 15: Total net bbox = 7.961e+05 (3.68e+05 4.28e+05)
              Est.  stn bbox = 9.480e+05 (4.59e+05 4.89e+05)
              cpu = 0:00:07.6 real = 0:00:05.0 mem = 1647.5M
Iteration 16: Total net bbox = 7.961e+05 (3.68e+05 4.28e+05)
              Est.  stn bbox = 9.480e+05 (4.59e+05 4.89e+05)
              cpu = 0:00:05.7 real = 0:00:04.0 mem = 1647.5M
Iteration 17: Total net bbox = 8.196e+05 (3.77e+05 4.43e+05)
              Est.  stn bbox = 9.726e+05 (4.69e+05 5.04e+05)
              cpu = 0:00:18.1 real = 0:00:12.0 mem = 1647.5M
Iteration 18: Total net bbox = 8.196e+05 (3.77e+05 4.43e+05)
              Est.  stn bbox = 9.726e+05 (4.69e+05 5.04e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1647.7M
Iteration 19: Total net bbox = 8.196e+05 (3.77e+05 4.43e+05)
              Est.  stn bbox = 9.726e+05 (4.69e+05 5.04e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1647.7M
*** cost = 8.196e+05 (3.77e+05 4.43e+05) (cpu for global=0:01:29) real=0:00:53.0***
Placement multithread real runtime: 0:00:53.0 with 8 threads.
Info: 41 clock gating cells identified, 40 (on average) moved
top
top
Core Placement runtime cpu: 0:00:59.9 real: 0:00:32.0
*** Starting refinePlace (0:02:21 mem=1379.6M) ***
Total net length = 8.196e+05 (3.768e+05 4.427e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 95.254%
Move report: Detail placement moves 6783 insts, mean move: 4.96 um, max move: 77.52 um
	Max move on inst (RISCV_STEEL_INST/integer_file_instance_Q_reg[17][12]): (1900.50, 2296.49) --> (1977.57, 2296.04)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1387.8MB
Summary Report:
Instances move: 6783 (out of 6783 movable)
Mean displacement: 4.96 um
Max displacement: 77.52 um (Instance: RISCV_STEEL_INST/integer_file_instance_Q_reg[17][12]) (1900.5, 2296.49) -> (1977.57, 2296.04)
	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
Total net length = 8.145e+05 (3.722e+05 4.423e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1387.8MB
*** Finished refinePlace (0:02:23 mem=1387.8M) ***
Total net length = 8.141e+05 (3.716e+05 4.425e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:01:40, real=0:01:04, mem=1387.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 4131 )
Density distribution unevenness ratio = 34.610%
*** Free Virtual Timing Model ...(mem=1387.8M)
Starting IO pin assignment...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=22720 numPGBlocks=58342 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=7397  numIgnoredNets=0
[NR-eagl] There are 41 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 182176

[NR-eagl] Usage: 182189 = (83430 H, 98759 V) = (1.31% H, 1.54% V) = (4.071e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 182189 = (83430 H, 98759 V) = (1.31% H, 1.54% V) = (4.071e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 182199 = (83441 H, 98758 V) = (1.31% H, 1.54% V) = (4.072e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 182199 = (83441 H, 98758 V) = (1.31% H, 1.54% V) = (4.072e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 224871 = (83447 H, 141424 V) = (1.31% H, 2.21% V) = (4.072e+05um H, 6.901e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.82% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.17% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.82% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.02
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26553
[NR-eagl] Layer2(MET2)(V) length: 2.865597e+05um, number of vias: 37033
[NR-eagl] Layer3(MET3)(H) length: 2.811274e+05um, number of vias: 5460
[NR-eagl] Layer4(MET4)(V) length: 3.543007e+05um, number of vias: 2870
[NR-eagl] Layer5(MET5)(H) length: 1.303208e+05um, number of vias: 152
[NR-eagl] Layer6(METTP)(V) length: 5.589703e+04um, number of vias: 0
[NR-eagl] Total length: 1.108206e+06um, number of vias: 72068
End of congRepair (cpu=0:00:02.0, real=0:00:02.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:1:49
***** Total real time  0:1:11
**place_design ... cpu = 0: 1:49, real = 0: 1:11, mem = 1266.8M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        119.96             82                                      place_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clock... 
  clock_tree clock contains 1 sinks and 0 clock gates.
  Extraction for clock complete.
Extracting original clock gating for clock done.
Extracting original clock gating for clock<1>... 
  clock_tree clock<1> contains 1652 sinks and 0 clock gates.
  Extraction for clock<1> complete.
Extracting original clock gating for clock<1> done.
Found 1 generator input for clock tree clock<1>.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1273.3M, init mem=1273.3M)
*info: Placed = 107408         (Fixed = 100625)
*info: Unplaced = 0           
Placement Density:1.91%(176529/9248671)
Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1273.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
setPlaceMode -reorderScan false
  Route type trimming info:
    No route type modifications were made.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'cts_buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'cts_buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for clock_trees clock<1> clock:
  Non-default CCOpt properties for clock tree clock<1>:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'cts_buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUX16 BUX12 BUCX20 BUX8 BUCX16 BUCX12 BUX6 BUCX8 BUX4 BUCX6 BUX3 BUCX4 BUX2 BUX1 DLY1X1 DLY8X1 DLY2X1 DLY4X1 BUX0 DLY1X0 DLY8X0 DLY2X0 DLY4X0 
    Inverters:   INX16 INX12 INX8 INCX20 INCX16 INX6 INCX12 INX4 INX3 INX2 INX1 INX0 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 9915540.422um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner default_emulate_delay_corner:setup, late:
    Slew time target (leaf):    0.373ns
    Slew time target (trunk):   0.373ns
    Slew time target (top):     0.373ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
    Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
  Clock tree clock has 1 max_capacitance violation.
  Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
    Sources:                     pin clock
    Total number of sinks:       1652
    Delay constrained sinks:     1652
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner default_emulate_delay_corner:setup.late:
    Skew target:                 0.105ns
  
  Clock Tree Violations Report
  ============================
  
  The clock tree has violations that CCOpt may not be able to correct due to the design settings.
  A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
  Consider reviewing your design and relaunching CCOpt.
  
  
  Max Capacitance Violations
  --------------------------
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (297.000,35.000), in power domain auto-default, which drives user don't touch net clock. Achieved capacitance of 2.751pF.
  
  
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA1_Y        5.962    0.046    0.272    false
  M2-M3    VIA2_small    5.962    0.038    0.228    false
  M2-M3    VIA2_south    5.962    0.069    0.410    true
  M3-M4    VIA3_small    5.962    0.038    0.228    false
  M3-M4    VIA3_west     5.962    0.069    0.410    true
  M4-M5    VIA4_small    5.962    0.038    0.226    false
  M4-M5    VIA4_south    5.962    0.068    0.407    true
  M5-M6    VIATP_X       1.987    0.069    0.137    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
Innovus will update I/O latencies
All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1346.6 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=22720 numPGBlocks=58342 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=7397  numIgnoredNets=0
[NR-eagl] There are 41 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 182176

[NR-eagl] Usage: 182189 = (83430 H, 98759 V) = (1.31% H, 1.54% V) = (4.071e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 182189 = (83430 H, 98759 V) = (1.31% H, 1.54% V) = (4.071e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 182199 = (83441 H, 98758 V) = (1.31% H, 1.54% V) = (4.072e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 182199 = (83441 H, 98758 V) = (1.31% H, 1.54% V) = (4.072e+05um H, 4.819e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 224871 = (83447 H, 141424 V) = (1.31% H, 2.21% V) = (4.072e+05um H, 6.901e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.82% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.17% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.82% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26553
[NR-eagl] Layer2(MET2)(V) length: 2.865597e+05um, number of vias: 37033
[NR-eagl] Layer3(MET3)(H) length: 2.811274e+05um, number of vias: 5460
[NR-eagl] Layer4(MET4)(V) length: 3.543007e+05um, number of vias: 2870
[NR-eagl] Layer5(MET5)(H) length: 1.303208e+05um, number of vias: 152
[NR-eagl] Layer6(METTP)(V) length: 5.589703e+04um, number of vias: 0
[NR-eagl] Total length: 1.108206e+06um, number of vias: 72068
[NR-eagl] End Peak syMemory usage = 1281.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.90 seconds
setPlaceMode -reorderScan false
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
  Route type trimming info:
    No route type modifications were made.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'cts_buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'cts_buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for clock_trees clock<1> clock:
  Non-default CCOpt properties for clock tree clock<1>:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'cts_buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUX16 BUX12 BUCX20 BUX8 BUCX16 BUCX12 BUX6 BUCX8 BUX4 BUCX6 BUX3 BUCX4 BUX2 BUX1 DLY1X1 DLY8X1 DLY2X1 DLY4X1 BUX0 DLY1X0 DLY8X0 DLY2X0 DLY4X0 
    Inverters:   INX16 INX12 INX8 INCX20 INCX16 INX6 INCX12 INX4 INX3 INX2 INX1 INX0 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 9915540.422um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner default_emulate_delay_corner:setup, late:
    Slew time target (leaf):    0.373ns
    Slew time target (trunk):   0.373ns
    Slew time target (top):     0.373ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
    Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
Type 'man IMPCCOPT-1041' for more detail.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
  Clock tree clock has 1 max_capacitance violation.
  Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
    Sources:                     pin clock
    Total number of sinks:       1652
    Delay constrained sinks:     1652
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner default_emulate_delay_corner:setup.late:
    Skew target:                 0.105ns
  
  Clock Tree Violations Report
  ============================
  
  The clock tree has violations that CCOpt may not be able to correct due to the design settings.
  A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
  Consider reviewing your design and relaunching CCOpt.
  
  
  Max Capacitance Violations
  --------------------------
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (297.000,35.000), in power domain auto-default, which drives user don't touch net clock. Achieved capacitance of 2.751pF.
  
  
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA1_Y        5.962    0.046    0.272    false
  M2-M3    VIA2_small    5.962    0.038    0.228    false
  M2-M3    VIA2_south    5.962    0.069    0.410    true
  M3-M4    VIA3_small    5.962    0.038    0.228    false
  M3-M4    VIA3_west     5.962    0.069    0.410    true
  M4-M5    VIA4_small    5.962    0.038    0.226    false
  M4-M5    VIA4_south    5.962    0.068    0.407    true
  M5-M6    VIATP_X       1.987    0.069    0.137    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=40, total=40
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=1106.784um^2
    Clustering clock_tree clock... 
      Clustering clock_tree clock<1>... 
      Clustering clock_tree clock<1> done.
    Clustering clock_tree clock done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=44, i=0, cg=0, l=40, total=84
      cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:02:46 mem=1346.6M) ***
Total net length = 9.646e+05 (4.078e+05 5.568e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 95.086%
Move report: Detail placement moves 311 insts, mean move: 12.52 um, max move: 51.65 um
	Max move on inst (RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13): (1065.96, 2120.36) --> (1033.83, 2100.84)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 1346.6MB
Summary Report:
Instances move: 311 (out of 6827 movable)
Mean displacement: 12.52 um
Max displacement: 51.65 um (Instance: RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13) (1065.96, 2120.36) -> (1033.83, 2100.84)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
Total net length = 9.646e+05 (4.078e+05 5.568e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 1346.6MB
*** Finished refinePlace (0:02:47 mem=1346.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ---------------------------------
      Movement (um)     Number of cells
      ---------------------------------
      [0,5.165)               91
      [5.165,10.33)            8
      [10.33,15.495)           7
      [15.495,20.66)           9
      [20.66,25.825)           5
      [25.825,30.99)           3
      [30.99,36.155)           9
      [36.155,41.32)           4
      [41.32,46.485)          11
      [46.485,51.65)           9
      ---------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired                Achieved               Node
                       location               location               
      ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
          51.65        (1070.130,2121.935)    (1038.000,2102.415)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13 (a lib_cell AND2X4) at (1033.830,2100.840), in power domain auto-default
          51.65        (1070.130,2121.935)    (1038.000,2141.455)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13 (a lib_cell AND2X4) at (1033.830,2139.880), in power domain auto-default
          50.71        (1070.130,2121.935)    (1111.080,2112.175)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13 (a lib_cell AND2X4) at (1106.910,2110.600), in power domain auto-default
          50.71        (1070.130,2121.935)    (1111.080,2131.695)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13 (a lib_cell AND2X4) at (1106.910,2130.120), in power domain auto-default
          49.45        (1070.130,2121.935)    (1030.440,2112.175)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13 (a lib_cell AND2X4) at (1026.270,2110.600), in power domain auto-default
          49.45        (1070.130,2121.935)    (1030.440,2131.695)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13 (a lib_cell AND2X4) at (1026.270,2130.120), in power domain auto-default
          47.55        (1070.130,2121.935)    (1088.400,2092.655)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13 (a lib_cell AND2X4) at (1084.230,2091.080), in power domain auto-default
          47.55        (1070.130,2121.935)    (1088.400,2151.215)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13 (a lib_cell AND2X4) at (1084.230,2149.640), in power domain auto-default
          47.07        (1070.130,2123.665)    (1073.280,2167.585)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13 (a lib_cell AND2X4) at (1069.110,2164.280), in power domain auto-default
          45.35        (1070.130,2121.935)    (1095.960,2141.455)    cell RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13 (a lib_cell AND2X4) at (1091.790,2139.880), in power domain auto-default
      ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=44, i=0, cg=0, l=40, total=84
      cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
      wire lengths   : top=0.000um, trunk=19589.094um, leaf=43286.575um, total=62875.669um
      capacitance    : wire=8.949pF, gate=11.483pF, total=20.432pF
      net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={86,0.308ns} average 0.202ns std.dev 0.061ns
    Clock tree state after 'Clustering':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.326),top(nil), margined worst slew is leaf(0.235),trunk(0.326),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.326),top(nil), margined worst slew is leaf(0.235),trunk(0.326),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.069, max=1.226, avg=1.170, sd=0.037], skew [0.157 vs 0.105*, 83.4% {1.128, 1.180, 1.226}] (wid=0.232 ws=0.086) (gid=1.026 gs=0.107)
    Clock network insertion delays are now [1.069ns, 1.226ns] average 1.170ns std.dev 0.037ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 24 candidate Buffer cells
*info: There are 13 candidate Inverter cells

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'top' of instances=107664 and nets=15657 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1362.184M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts    : b=44, i=0, cg=0, l=40, total=84
    cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
    wire lengths   : top=0.000um, trunk=19589.094um, leaf=43286.575um, total=62875.669um
    capacitance    : wire=9.068pF, gate=11.483pF, total=20.551pF
    net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={86,0.308ns} average 0.201ns std.dev 0.062ns
  Clock tree state After congestion update:
    clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
    clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.180, avg=1.125, sd=0.038], skew [0.158 vs 0.105*, 82.1% {1.084, 1.137, 1.180}] (wid=0.233 ws=0.087) (gid=0.982 gs=0.110)
  Clock network insertion delays are now [1.022ns, 1.180ns] average 1.125ns std.dev 0.038ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=44, i=0, cg=0, l=40, total=84
      cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
      wire lengths   : top=0.000um, trunk=19589.094um, leaf=43286.575um, total=62875.669um
      capacitance    : wire=9.068pF, gate=11.483pF, total=20.551pF
      net violations : underSlew={86,0.308ns} average 0.201ns std.dev 0.062ns
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.180, avg=1.125, sd=0.038], skew [0.158 vs 0.105*, 82.1% {1.084, 1.137, 1.180}] (wid=0.233 ws=0.087) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.180ns] average 1.125ns std.dev 0.038ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=44, i=0, cg=0, l=40, total=84
      cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
      wire lengths   : top=0.000um, trunk=19589.094um, leaf=43286.575um, total=62875.669um
      capacitance    : wire=9.068pF, gate=11.483pF, total=20.551pF
      net violations : underSlew={86,0.308ns} average 0.201ns std.dev 0.062ns
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.180, avg=1.125, sd=0.038], skew [0.158 vs 0.105*, 82.1% {1.084, 1.137, 1.180}] (wid=0.233 ws=0.087) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.180ns] average 1.125ns std.dev 0.038ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=44, i=0, cg=0, l=40, total=84
      cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
      wire lengths   : top=0.000um, trunk=19589.094um, leaf=43286.575um, total=62875.669um
      capacitance    : wire=9.068pF, gate=11.483pF, total=20.551pF
      net violations : underSlew={86,0.308ns} average 0.201ns std.dev 0.062ns
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.180, avg=1.125, sd=0.038], skew [0.158 vs 0.105*, 82.1% {1.084, 1.137, 1.180}] (wid=0.233 ws=0.087) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.180ns] average 1.125ns std.dev 0.038ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=44, i=0, cg=0, l=40, total=84
      cell areas     : b=3652.387um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4759.171um^2
      wire lengths   : top=0.000um, trunk=19589.094um, leaf=43286.575um, total=62875.669um
      capacitance    : wire=9.068pF, gate=11.483pF, total=20.551pF
      net violations : underSlew={86,0.308ns} average 0.201ns std.dev 0.062ns
    Clock tree state after 'Equalizing net lengths':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.180, avg=1.125, sd=0.038], skew [0.158 vs 0.105*, 82.1% {1.084, 1.137, 1.180}] (wid=0.233 ws=0.087) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.180ns] average 1.125ns std.dev 0.038ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=47, i=0, cg=0, l=40, total=87
      cell areas     : b=3901.414um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=5008.198um^2
      wire lengths   : top=0.000um, trunk=19646.944um, leaf=43286.575um, total=62933.519um
      capacitance    : wire=9.077pF, gate=11.602pF, total=20.679pF
      net violations : underSlew={89,0.308ns} average 0.209ns std.dev 0.063ns
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.175, avg=1.124, sd=0.037], skew [0.153 vs 0.105*, 82.1% {1.084, 1.137, 1.175}] (wid=0.233 ws=0.087) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.175ns] average 1.124ns std.dev 0.037ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=3818.405um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4925.189um^2
      wire lengths   : top=0.000um, trunk=19126.147um, leaf=43807.080um, total=62933.227um
      capacitance    : wire=9.076pF, gate=11.562pF, total=20.638pF
      net violations : underSlew={88,0.308ns} average 0.207ns std.dev 0.063ns
    Clock tree state after removing longest path buffering:
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.175, avg=1.123, sd=0.037], skew [0.153 vs 0.105*, 83.2% {1.083, 1.135, 1.175}] (wid=0.247 ws=0.100) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.175ns] average 1.123ns std.dev 0.037ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=3818.405um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4925.189um^2
      wire lengths   : top=0.000um, trunk=19126.147um, leaf=43807.080um, total=62933.227um
      capacitance    : wire=9.076pF, gate=11.562pF, total=20.638pF
      net violations : underSlew={88,0.308ns} average 0.207ns std.dev 0.063ns
    Clock tree state after 'Removing longest path buffering':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.327),top(nil), margined worst slew is leaf(0.235),trunk(0.327),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.022, max=1.175, avg=1.123, sd=0.037], skew [0.153 vs 0.105*, 83.2% {1.083, 1.135, 1.175}] (wid=0.247 ws=0.100) (gid=0.982 gs=0.110)
    Clock network insertion delays are now [1.022ns, 1.175ns] average 1.123ns std.dev 0.037ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 1493 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=3796.884um^2, i=0.000um^2, cg=0.000um^2, l=1106.784um^2, total=4903.668um^2
      wire lengths   : top=0.000um, trunk=15817.665um, leaf=46959.520um, total=62777.185um
      capacitance    : wire=9.054pF, gate=11.552pF, total=20.606pF
      net violations : underSlew={88,0.310ns} average 0.210ns std.dev 0.059ns
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clock: worst slew is leaf(0.235),trunk(0.258),top(nil), margined worst slew is leaf(0.235),trunk(0.258),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.235),trunk(0.258),top(nil), margined worst slew is leaf(0.235),trunk(0.258),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.005, max=1.148, avg=1.099, sd=0.034], skew [0.143 vs 0.105*, 87.8% {1.052, 1.104, 1.148}] (wid=0.244 ws=0.096) (gid=0.964 gs=0.109)
    Clock network insertion delays are now [1.005ns, 1.148ns] average 1.099ns std.dev 0.034ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1057.594um^2, total=3557.081um^2
      wire lengths   : top=0.000um, trunk=15815.990um, leaf=47047.357um, total=62863.347um
      capacitance    : wire=9.065pF, gate=10.912pF, total=19.977pF
      net violations : underSlew={88,0.317ns} average 0.191ns std.dev 0.073ns
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.240),top(nil), margined worst slew is leaf(0.353),trunk(0.240),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.240),top(nil), margined worst slew is leaf(0.353),trunk(0.240),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.069, max=1.183, avg=1.150, sd=0.021], skew [0.114 vs 0.105*, 98.6% {1.102, 1.154, 1.183}] (wid=0.242 ws=0.106) (gid=1.020 gs=0.107)
    Clock network insertion delays are now [1.069ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 142 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
      net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.088, max=1.183, avg=1.150, sd=0.021], skew [0.095 vs 0.105, 98.4% {1.102, 1.154, 1.183}] (wid=0.248 ws=0.106) (gid=1.014 gs=0.107)
    Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=46, i=0, cg=0, l=40, total=86
          cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
          wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
          capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
          net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
      net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
    Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=46, i=0, cg=0, l=40, total=86
    cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
    wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
    capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
    net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
  Clock tree state after Approximately balancing fragments:
    clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
    clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.088, max=1.183, avg=1.150, sd=0.021], skew [0.095 vs 0.105, 98.4% {1.102, 1.154, 1.183}] (wid=0.248 ws=0.106) (gid=1.014 gs=0.107)
  Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
      net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.088, max=1.183, avg=1.150, sd=0.021], skew [0.095 vs 0.105, 98.4% {1.102, 1.154, 1.183}] (wid=0.248 ws=0.106) (gid=1.014 gs=0.107)
    Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=46, i=0, cg=0, l=40, total=86
          cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
          wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
          capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
          net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
      net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
    Clock tree state after 'Approximately balancing step':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.088, max=1.183, avg=1.150, sd=0.021], skew [0.095 vs 0.105, 98.4% {1.102, 1.154, 1.183}] (wid=0.248 ws=0.106) (gid=1.014 gs=0.107)
    Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
      net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.088, max=1.183, avg=1.150, sd=0.021], skew [0.095 vs 0.105, 98.4% {1.102, 1.154, 1.183}] (wid=0.248 ws=0.106) (gid=1.014 gs=0.107)
    Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.065pF, gate=10.908pF, total=19.974pF
      net violations : underSlew={88,0.317ns} average 0.189ns std.dev 0.073ns
    Clock tree state after 'Approximately balancing paths':
      clock_tree clock: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.353),trunk(0.260),top(nil), margined worst slew is leaf(0.353),trunk(0.260),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.088, max=1.183, avg=1.150, sd=0.021], skew [0.095 vs 0.105, 98.4% {1.102, 1.154, 1.183}] (wid=0.248 ws=0.106) (gid=1.014 gs=0.107)
    Clock network insertion delays are now [1.088ns, 1.183ns] average 1.150ns std.dev 0.021ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'top' of instances=107666 and nets=15659 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1310.625M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts    : b=46, i=0, cg=0, l=40, total=86
    cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
    wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
    capacitance    : wire=9.014pF, gate=10.908pF, total=19.922pF
    net violations : underSlew={88,0.317ns} average 0.190ns std.dev 0.073ns
  Clock tree state After congestion update:
    clock_tree clock: worst slew is leaf(0.354),trunk(0.259),top(nil), margined worst slew is leaf(0.354),trunk(0.259),top(nil)
    clock_tree clock<1>: worst slew is leaf(0.354),trunk(0.259),top(nil), margined worst slew is leaf(0.354),trunk(0.259),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.087, max=1.183, avg=1.148, sd=0.021], skew [0.096 vs 0.105, 98.5% {1.101, 1.153, 1.183}] (wid=0.247 ws=0.105) (gid=1.013 gs=0.106)
  Clock network insertion delays are now [1.087ns, 1.183ns] average 1.148ns std.dev 0.021ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=2499.487um^2, i=0.000um^2, cg=0.000um^2, l=1042.222um^2, total=3541.709um^2
      wire lengths   : top=0.000um, trunk=15817.430um, leaf=47046.947um, total=62864.377um
      capacitance    : wire=9.014pF, gate=10.908pF, total=19.922pF
      net violations : underSlew={88,0.317ns} average 0.190ns std.dev 0.073ns
    Clock tree state after 'Improving clock skew':
      clock_tree clock: worst slew is leaf(0.354),trunk(0.259),top(nil), margined worst slew is leaf(0.354),trunk(0.259),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.354),trunk(0.259),top(nil), margined worst slew is leaf(0.354),trunk(0.259),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.087, max=1.183, avg=1.148, sd=0.021], skew [0.096 vs 0.105, 98.5% {1.101, 1.153, 1.183}] (wid=0.247 ws=0.105) (gid=1.013 gs=0.106)
    Clock network insertion delays are now [1.087ns, 1.183ns] average 1.148ns std.dev 0.021ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=10.908pF fall=10.863pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Iteration 1: gate capacitance is (rise=10.582pF fall=10.537pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 2: unable to make further power recovery in this step.
    Iteration 2: gate capacitance is (rise=10.569pF fall=10.524pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=1853.863um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2840.746um^2
      wire lengths   : top=0.000um, trunk=15820.783um, leaf=47049.563um, total=62870.346um
      capacitance    : wire=9.015pF, gate=10.569pF, total=19.584pF
      net violations : underSlew={88,0.316ns} average 0.167ns std.dev 0.072ns
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clock: worst slew is leaf(0.370),trunk(0.243),top(nil), margined worst slew is leaf(0.370),trunk(0.243),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.370),trunk(0.243),top(nil), margined worst slew is leaf(0.370),trunk(0.243),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.100, max=1.203, avg=1.169, sd=0.021], skew [0.103 vs 0.105, 98% {1.118, 1.170, 1.203}] (wid=0.243 ws=0.105) (gid=1.036 gs=0.121)
    Clock network insertion delays are now [1.100ns, 1.203ns] average 1.169ns std.dev 0.021ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clock/default_emulate_constraint_mode,WC: 11837.2 -> 12033}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
      wire lengths   : top=0.000um, trunk=15834.106um, leaf=47049.563um, total=62883.669um
      capacitance    : wire=9.017pF, gate=10.579pF, total=19.595pF
      net violations : underSlew={88,0.316ns} average 0.167ns std.dev 0.072ns
    Clock tree state after improving insertion delay:
      clock_tree clock: worst slew is leaf(0.370),trunk(0.247),top(nil), margined worst slew is leaf(0.370),trunk(0.247),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.370),trunk(0.247),top(nil), margined worst slew is leaf(0.370),trunk(0.247),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.078, max=1.182, avg=1.147, sd=0.021], skew [0.103 vs 0.105, 98% {1.096, 1.149, 1.182}] (wid=0.262 ws=0.105) (gid=0.996 gs=0.121)
    Clock network insertion delays are now [1.078ns, 1.182ns] average 1.147ns std.dev 0.021ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
      wire lengths   : top=0.000um, trunk=15834.106um, leaf=47049.563um, total=62883.669um
      capacitance    : wire=9.017pF, gate=10.579pF, total=19.595pF
      net violations : underSlew={88,0.316ns} average 0.167ns std.dev 0.072ns
    Clock tree state after 'Improving insertion delay':
      clock_tree clock: worst slew is leaf(0.370),trunk(0.247),top(nil), margined worst slew is leaf(0.370),trunk(0.247),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.370),trunk(0.247),top(nil), margined worst slew is leaf(0.370),trunk(0.247),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=1.078, max=1.182, avg=1.147, sd=0.021], skew [0.103 vs 0.105, 98% {1.096, 1.149, 1.182}] (wid=0.262 ws=0.105) (gid=0.996 gs=0.121)
    Clock network insertion delays are now [1.078ns, 1.182ns] average 1.147ns std.dev 0.021ns
  Improving insertion delay done.
  Total capacitance is (rise=19.595pF fall=19.550pF), of which (rise=9.017pF fall=9.017pF) is wire, and (rise=10.579pF fall=10.534pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:45 mem=1367.9M) ***
Total net length = 9.682e+05 (4.102e+05 5.579e+05) (ext = 6.610e-01)
Density distribution unevenness ratio = 96.265%
Move report: Detail placement moves 16 insts, mean move: 2.99 um, max move: 4.88 um
	Max move on inst (RISCV_STEEL_INST/branch_decision_instance_lt_720_14/g2261): (1494.99, 2217.96) --> (1494.99, 2213.08)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1367.9MB
Summary Report:
Instances move: 16 (out of 5091 movable)
Mean displacement: 2.99 um
Max displacement: 4.88 um (Instance: RISCV_STEEL_INST/branch_decision_instance_lt_720_14/g2261) (1494.99, 2217.96) -> (1494.99, 2213.08)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INX1
	Violation at original loc: Placement Blockage Violation
Total net length = 9.682e+05 (4.102e+05 5.579e+05) (ext = 6.610e-01)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1367.9MB
*** Finished refinePlace (0:03:45 mem=1367.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:46 mem=1367.9M) ***
Total net length = 9.683e+05 (4.103e+05 5.580e+05) (ext = 6.610e-01)
Density distribution unevenness ratio = 95.091%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1367.9MB
Summary Report:
Instances move: 0 (out of 6829 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 9.683e+05 (4.103e+05 5.580e+05) (ext = 6.610e-01)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1367.9MB
*** Finished refinePlace (0:03:46 mem=1367.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

CCOPT: Starting clock implementation routing.
Net route status summary:
  Clock:        88 (unrouted=84, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:  7355 (unrouted=238, trialRouted=7114, noStatus=3, routed=0, fixed=0)
(Not counting 8216 nets with <2 term connections)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'top' of instances=107666 and nets=15659 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1377.398M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.

CCOPT: Preparing to route 88 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 88 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"

  set_multi_cpu_usage -localCpu 8; # current non-default setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 19 22:18:38 2023
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN boot_address[0] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[10] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[11] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[12] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[13] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[14] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[15] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[16] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[17] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[18] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[19] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[1] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[20] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[21] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[22] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[23] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[24] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[25] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[26] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[27] in CELL_VIEW top,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 4.500.
#Voltage range [0.000 - 0.000] has 6 nets.
#Voltage range [0.000 - 4.500] has 15653 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1003.00 (MB), peak = 1265.97 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 19 22:18:43 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 19 22:18:44 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5354        1980      148995    28.56%
#  Metal 2        V        3481        1240      148995    25.50%
#  Metal 3        H        5363        1971      148995    37.24%
#  Metal 4        V        3489        1232      148995    25.50%
#  Metal 5        H        5366        1968      148995    26.92%
#  Metal 6        V        1743         617      148995    25.56%
#  --------------------------------------------------------------
#  Total                  24798      26.53%  893970    28.21%
#
#  88 nets (0.56%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1017.26 (MB), peak = 1265.97 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.95 (MB), peak = 1265.97 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1137.92 (MB), peak = 1265.97 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 8418 (skipped).
#Total number of selected nets for routing = 87.
#Total number of unselected nets (but routable) for routing = 7154 (skipped).
#Total number of nets in the design = 15659.
#
#7154 skipped nets do not have any wires.
#87 routable nets have only global wires.
#87 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87               0  
#------------------------------------------------
#        Total                 87               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87            7154  
#------------------------------------------------
#        Total                 87            7154  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3     38(0.04%)     84(0.08%)     12(0.01%)   (0.12%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     38(0.01%)     84(0.01%)     12(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.04% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 64458 um.
#Total half perimeter of net bounding box = 44487 um.
#Total wire length on LAYER MET1 = 123 um.
#Total wire length on LAYER MET2 = 1134 um.
#Total wire length on LAYER MET3 = 30410 um.
#Total wire length on LAYER MET4 = 23058 um.
#Total wire length on LAYER MET5 = 9648 um.
#Total wire length on LAYER METTP = 85 um.
#Total number of vias = 6921
#Up-Via Summary (total 6921):
#           
#-----------------------
#  Metal 1         1844
#  Metal 2         1686
#  Metal 3         2232
#  Metal 4         1153
#  Metal 5            6
#-----------------------
#                  6921 
#
#Total number of involved priority nets 87
#Maximum src to sink distance for priority net 1820.6
#Average of max src_to_sink distance for priority net 505.3
#Average of ave src_to_sink distance for priority net 370.0
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.12%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1138.17 (MB), peak = 1265.97 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.43 (MB), peak = 1265.97 (MB)
#Start Track Assignment.
#Done with 2239 horizontal wires in 4 hboxes and 1129 vertical wires in 3 hboxes.
#Done with 207 horizontal wires in 4 hboxes and 96 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 70372 um.
#Total half perimeter of net bounding box = 44487 um.
#Total wire length on LAYER MET1 = 3162 um.
#Total wire length on LAYER MET2 = 1150 um.
#Total wire length on LAYER MET3 = 32202 um.
#Total wire length on LAYER MET4 = 22936 um.
#Total wire length on LAYER MET5 = 10836 um.
#Total wire length on LAYER METTP = 85 um.
#Total number of vias = 6921
#Up-Via Summary (total 6921):
#           
#-----------------------
#  Metal 1         1844
#  Metal 2         1686
#  Metal 3         2232
#  Metal 4         1153
#  Metal 5            6
#-----------------------
#                  6921 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1038.84 (MB), peak = 1265.97 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:06
#Increased memory = 49.05 (MB)
#Total memory = 1038.84 (MB)
#Peak memory = 1265.97 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    elapsed time = 00:00:00, memory = 1158.90 (MB)
#    completing 20% with 2 violations
#    elapsed time = 00:00:01, memory = 1258.87 (MB)
#    completing 30% with 2 violations
#    elapsed time = 00:00:01, memory = 1258.74 (MB)
#    completing 40% with 2 violations
#    elapsed time = 00:00:01, memory = 1313.10 (MB)
#    completing 50% with 2 violations
#    elapsed time = 00:00:01, memory = 1313.34 (MB)
#    completing 60% with 2 violations
#    elapsed time = 00:00:01, memory = 1312.27 (MB)
#    completing 70% with 1 violations
#    elapsed time = 00:00:02, memory = 1310.65 (MB)
#    completing 80% with 1 violations
#    elapsed time = 00:00:02, memory = 1307.31 (MB)
#    completing 90% with 0 violations
#    elapsed time = 00:00:02, memory = 1314.50 (MB)
#    completing 100% with 0 violations
#    elapsed time = 00:00:03, memory = 1313.91 (MB)
# ECO: 1.3% of the total area was rechecked for DRC, and 3.4% required routing.
#    number of violations = 0
#cpu time = 00:00:20, elapsed time = 00:00:03, memory = 1312.14 (MB), peak = 1316.36 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.79 (MB), peak = 1316.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 65462 um.
#Total half perimeter of net bounding box = 44487 um.
#Total wire length on LAYER MET1 = 106 um.
#Total wire length on LAYER MET2 = 3006 um.
#Total wire length on LAYER MET3 = 33865 um.
#Total wire length on LAYER MET4 = 22799 um.
#Total wire length on LAYER MET5 = 5686 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6993
#Up-Via Summary (total 6993):
#           
#-----------------------
#  Metal 1         1830
#  Metal 2         1754
#  Metal 3         2326
#  Metal 4         1083
#-----------------------
#                  6993 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:04
#Increased memory = -4.54 (MB)
#Total memory = 1034.30 (MB)
#Peak memory = 1316.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:04
#Increased memory = -4.54 (MB)
#Total memory = 1034.30 (MB)
#Peak memory = 1316.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:12
#Increased memory = 89.10 (MB)
#Total memory = 993.89 (MB)
#Peak memory = 1316.36 (MB)
#Number of warnings = 83
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 22:18:51 2023
#
Checking guided vs. routed lengths for 88 nets...

    
    Guided max path lengths
    =======================
    
    ----------------------------------------
    From (um)    To (um)     Number of paths
    ----------------------------------------
       0.000      200.000          20
     200.000      400.000           5
     400.000      600.000          44
     600.000      800.000           8
     800.000     1000.000           2
    1000.000     1200.000           5
    1200.000     1400.000           3
    1400.000     1600.000           0
    1600.000     1800.000           0
    1800.000     2000.000           1
    ----------------------------------------
    
    Deviation of routing from guided max path lengths
    =================================================
    
    -------------------------------------
    From (%)    To (%)    Number of paths
    -------------------------------------
    below        0.000          11
      0.000     10.000          67
     10.000     20.000           7
     20.000     30.000           0
     30.000     40.000           0
     40.000     50.000           2
     50.000     60.000           1
    -------------------------------------
    

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net RISCV_STEEL_INST/CTS_323 (94 terminals)
    Guided length:  max path =   299.826um, total =  1376.174um
    Routed length:  max path =   456.340um, total =  1471.825um
    Deviation:      max path =    52.202%,  total =     6.951%

    Net RISCV_STEEL_INST/CTS_325 (101 terminals)
    Guided length:  max path =   289.442um, total =  1334.573um
    Routed length:  max path =   420.360um, total =  1484.780um
    Deviation:      max path =    45.231%,  total =    11.255%

    Net RISCV_STEEL_INST/CTS_287 (2 terminals)
    Guided length:  max path =   131.825um, total =   131.825um
    Routed length:  max path =   156.830um, total =   156.830um
    Deviation:      max path =    18.968%,  total =    18.968%

    Net RISCV_STEEL_INST/CTS_326 (78 terminals)
    Guided length:  max path =   351.662um, total =  1519.222um
    Routed length:  max path =   400.550um, total =  1620.270um
    Deviation:      max path =    13.902%,  total =     6.651%

    Net RISCV_STEEL_INST/CTS_299 (33 terminals)
    Guided length:  max path =  1080.248um, total =  1736.752um
    Routed length:  max path =  1200.850um, total =  1736.850um
    Deviation:      max path =    11.164%,  total =     0.006%

    Net RISCV_STEEL_INST/CTS_273 (2 terminals)
    Guided length:  max path =   440.475um, total =   440.475um
    Routed length:  max path =   486.820um, total =   488.170um
    Deviation:      max path =    10.522%,  total =    10.828%

    Net RISCV_STEEL_INST/CTS_316 (33 terminals)
    Guided length:  max path =   507.563um, total =   868.516um
    Routed length:  max path =   558.460um, total =   928.655um
    Deviation:      max path =    10.028%,  total =     6.924%

    Net RISCV_STEEL_INST/CTS_256 (65 terminals)
    Guided length:  max path =   545.832um, total =  1097.123um
    Routed length:  max path =   600.010um, total =  1158.405um
    Deviation:      max path =     9.926%,  total =     5.586%

    Net RISCV_STEEL_INST/CTS_276 (33 terminals)
    Guided length:  max path =   544.857um, total =   817.738um
    Routed length:  max path =   551.200um, total =   898.305um
    Deviation:      max path =     1.164%,  total =     9.852%

    Net RISCV_STEEL_INST/CTS_304 (2 terminals)
    Guided length:  max path =   467.885um, total =   467.885um
    Routed length:  max path =   507.460um, total =   508.810um
    Deviation:      max path =     8.458%,  total =     8.747%

Set FIXED routing status on 87 net(s)
Set FIXED placed status on 86 instance(s)
Net route status summary:
  Clock:        88 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=87)
  Non-clock:  7355 (unrouted=7355, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 8216 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=22720 numPGBlocks=58342 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 87  numPreroutedWires = 4793
[NR-eagl] Read numTotalNets=7443  numIgnoredNets=87
[NR-eagl] EstWL : 177809

[NR-eagl] Usage: 177819 = (82485 H, 95334 V) = (1.29% H, 1.49% V) = (4.025e+05um H, 4.652e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 177834 = (82489 H, 95345 V) = (1.29% H, 1.49% V) = (4.025e+05um H, 4.653e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 177844 = (82500 H, 95344 V) = (1.29% H, 1.49% V) = (4.026e+05um H, 4.653e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 177844 = (82500 H, 95344 V) = (1.29% H, 1.49% V) = (4.026e+05um H, 4.653e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 220527 = (82506 H, 138021 V) = (1.29% H, 2.16% V) = (4.026e+05um H, 6.735e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.82% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.17% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.82% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.02
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 1.063900e+02um, number of vias: 26650
[NR-eagl] Layer2(MET2)(V) length: 2.785741e+05um, number of vias: 35490
[NR-eagl] Layer3(MET3)(H) length: 2.568612e+05um, number of vias: 9120
[NR-eagl] Layer4(MET4)(V) length: 3.251635e+05um, number of vias: 6275
[NR-eagl] Layer5(MET5)(H) length: 1.894801e+05um, number of vias: 628
[NR-eagl] Layer6(METTP)(V) length: 1.016269e+05um, number of vias: 0
[NR-eagl] Total length: 1.151812e+06um, number of vias: 78163
End of congRepair (cpu=0:00:02.0, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'top' of instances=107666 and nets=15659 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1446.707M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ----------------------------------------------------------------------------
    Metric                              Pre-Route    Post-Route    Correlation**
    ----------------------------------------------------------------------------
    Gate Delay Mean (ns)                    0.164       -0.044        -0.186
    Gate Delay Median (ns)                  0.177       -0.041           -
    Gate Delay Std. Dev. (ns)               0.027        0.006           -
    Total Wire Length Mean (um)           331.227      342.019         0.999
    Total Wire Length Median (um)         419.607      435.410           -
    Total Wire Length Std. Dev. (um)      325.517      330.161           -
    Transition Time* Mean (ns)              0.145        0.008         0.074
    Transition Time* Median (ns)            0.171        0.004           -
    Transition Time* Std. Dev. (ns)         0.059        0.024           -
    Wire Capacitance Mean (pF)              0.045        0.046         0.999
    Wire Capacitance Median (pF)            0.059        0.060           -
    Wire Capacitance Std. Dev. (pF)         0.040        0.040           -
    Wire Delay* Mean (fs)                7647          570             0.873
    Wire Delay* Median (fs)              8100            0               -
    Wire Delay* Std. Dev. (fs)          10565         3736               -
    Wire Length* Mean (um)                331.227      342.019         0.999
    Wire Length* Median (um)              419.607      435.410           -
    Wire Length* Std. Dev. (um)           325.517      330.161           -
    Wire Resistance* Mean (Ohm)           133.459      215.545         0.911
    Wire Resistance* Median (Ohm)         162.335      295.249           -
    Wire Resistance* Std. Dev. (Ohm)      100.815      159.444           -
    Wire Skew Mean (fs)                     0            0             1.000
    Wire Skew Median (fs)                   0            0               -
    Wire Skew Std. Dev. (fs)                0            0               -
    ----------------------------------------------------------------------------
    
    * Measured source-to-sink; ** Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ---------------------------------------------------------------------
    Route Fanin Pin                                        Difference (%)
    ---------------------------------------------------------------------
    RISCV_STEEL_INST/CTS_ccl_BUF_CLOCK_NODE_UID_A84db/A        63.268
    ---------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route    Res.           Cap.          RC
                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -------------------------------------------------------------------------------------------------
    M1                               0.000um      32.720um       0.410         0.249         0.102
    M2                               0.000um     193.370um       0.302         0.249         0.075
    M3                           10864.145um    8086.050um       0.302         0.253         0.076
    M4                            3378.620um    3625.230um       0.302         0.249         0.075
    M5                               0.000um    2769.460um       0.302         0.247         0.075
    Preferred Layer Adherence      100.000%       79.632%          -             -             -
    -------------------------------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA1_Y        5.962    0.046    0.272    false
    M2-M3    VIA2_small    5.962    0.038    0.228    false
    M2-M3    VIA2_south    5.962    0.069    0.410    true
    M3-M4    VIA3_small    5.962    0.038    0.228    false
    M3-M4    VIA3_west     5.962    0.069    0.410    true
    M4-M5    VIA4_small    5.962    0.038    0.226    false
    M4-M5    VIA4_south    5.962    0.068    0.407    true
    M5-M6    VIATP_X       1.987    0.069    0.137    false
    --------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                  (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                      Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA1_X        5.962    0.046    0.272    1692        100%       R        101         77%        R          -          -         -
    M1-M2    VIA1_Y        5.962    0.046    0.272       7          0%       E         30         23%        E          -          -         -
    M2-M3    VIA2_small    5.962    0.038    0.228    1633        100%       ER       121        100%        ER         -          -         -
    M3-M4    VIA3_small    5.962    0.038    0.228    1935        100%       ER       391        100%        ER         -          -         -
    M4-M5    VIA4_small    5.962    0.038    0.226     757        100%       ER       326        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    Consider setting the following to improve routing correlation:
    	set_ccopt_property generate_nanoroute_vias true
    	set_ccopt_property override_vias {{VIA1_X VIA2_small VIA3_small VIA4_small}}
    
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
      wire lengths   : top=0.000um, trunk=16343.951um, leaf=49118.490um, total=65462.441um
      capacitance    : wire=9.177pF, gate=10.579pF, total=19.756pF
      net violations : underSlew={88,0.369ns} average 0.367ns std.dev 0.017ns
    Clock tree state after routing clock trees:
      clock_tree clock: worst slew is leaf(0.004),trunk(0.160),top(nil), margined worst slew is leaf(0.004),trunk(0.160),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.004),trunk(0.033),top(nil), margined worst slew is leaf(0.004),trunk(0.033),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.390, avg=0.378, sd=0.011], skew [0.039 vs 0.105, 100% {0.351, 0.386, 0.390}] (wid=0.024 ws=0.000) (gid=0.365 gs=0.039)
    Clock network insertion delays are now [0.351ns, 0.390ns] average 0.378ns std.dev 0.011ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=1982.34 CPU=0:00:03.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:01.0  mem= 1982.3M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clock' is not routed.
      Currently running CTS, using active skew data
      Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=46, i=0, cg=0, l=40, total=86
        cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
        wire lengths   : top=0.000um, trunk=16343.951um, leaf=49118.490um, total=65462.441um
        capacitance    : wire=9.177pF, gate=10.579pF, total=19.756pF
        net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={88,0.369ns} average 0.306ns std.dev 0.074ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 88, tested: 88, violation detected: 1, cannot run: 1, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=46, i=0, cg=0, l=40, total=86
          cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
          wire lengths   : top=0.000um, trunk=16343.951um, leaf=49118.490um, total=65462.441um
          capacitance    : wire=9.177pF, gate=10.579pF, total=19.756pF
          net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={88,0.369ns} average 0.306ns std.dev 0.074ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clock: worst slew is leaf(0.262),trunk(0.309),top(nil), margined worst slew is leaf(0.262),trunk(0.309),top(nil)
          clock_tree clock<1>: worst slew is leaf(0.262),trunk(0.309),top(nil), margined worst slew is leaf(0.262),trunk(0.309),top(nil)
          skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.738, max=0.904, avg=0.831, sd=0.030], skew [0.166 vs 0.105*, 87.2% {0.775, 0.827, 0.880}] (wid=0.525 ws=0.128) (gid=0.405 gs=0.070)
        Clock network insertion delays are now [0.738ns, 0.904ns] average 0.831ns std.dev 0.030ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global causes: DRV fixing with buffering is disabled
      
      Top 5 overslews:
      
      ---------------------------------
      Node    Net    Overslew    Causes
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Reconnecting optimized routes... **WARN: (IMPCCOPT-1304):	Net clock unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.

      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'top' of instances=107666 and nets=15659 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1449.695M)

      Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
      Clock DAG stats PostConditioning final:
        cell counts    : b=46, i=0, cg=0, l=40, total=86
        cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
        wire lengths   : top=0.000um, trunk=16343.951um, leaf=49118.490um, total=65462.441um
        capacitance    : wire=9.177pF, gate=10.579pF, total=19.756pF
        net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={88,0.369ns} average 0.306ns std.dev 0.074ns
    PostConditioning done.
Net route status summary:
  Clock:        88 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=87)
  Non-clock:  7355 (unrouted=201, trialRouted=7154, noStatus=0, routed=0, fixed=0)
(Not counting 8216 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=46, i=0, cg=0, l=40, total=86
      cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
      wire lengths   : top=0.000um, trunk=16343.951um, leaf=49118.490um, total=65462.441um
      capacitance    : wire=9.177pF, gate=10.579pF, total=19.756pF
      net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={88,0.369ns} average 0.306ns std.dev 0.074ns
    Clock tree state after post-conditioning:
      clock_tree clock: worst slew is leaf(0.262),trunk(0.309),top(nil), margined worst slew is leaf(0.262),trunk(0.309),top(nil)
      clock_tree clock<1>: worst slew is leaf(0.262),trunk(0.309),top(nil), margined worst slew is leaf(0.262),trunk(0.309),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.738, max=0.904, avg=0.831, sd=0.030], skew [0.166 vs 0.105*, 87.2% {0.775, 0.827, 0.880}] (wid=0.525 ws=0.128) (gid=0.405 gs=0.070)
    Clock network insertion delays are now [0.738ns, 0.904ns] average 0.831ns std.dev 0.030ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         46      1872.310
  Inverters        0         0.000
  Clock Gates      0         0.000
  Clock Logic     40       986.882
  All             86      2859.192
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     16343.951
  Leaf      49118.490
  Total     65462.441
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------
  Type     Capacitance
  --------------------
  Wire        9.177
  Gate       10.579
  Total      19.756
  --------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------
  Type         Count    Max viol    Average    Std. Dev.
  ------------------------------------------------------
  overCap        1      2.751pF     2.751pF     0.000pF
  underSlew     88      0.369ns     0.306ns     0.074ns
  ------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  ----------------------------------------------------------
  Clock Tree             Worst Trunk Slew    Worst Leaf Slew
  ----------------------------------------------------------
  clock_tree clock            0.309               0.262
  clock_tree clock<1>         0.309               0.262
  ----------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.738     0.904     0.166    0.105*           0.128           0.072           0.831        0.030     87.2% {0.775, 0.827, 0.880}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                               Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.738    RISCV_STEEL_INST/csr_file_instance_mcause_cause_code_reg[0]/C
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.904    RISCV_STEEL_INST/integer_file_instance_Q_reg[25][15]/C
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.738ns, 0.904ns] average 0.831ns std.dev 0.030ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2003.42 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2003.4M) ***
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -rise -0.831389 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -rise -0.831389 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.831389 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.831389 [get_pins 
clock]
	Current asserted source latency: 0
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -fall -0.103773 [get_pins 
clock]
	Executing: set_clock_latency -source -early -max -fall -0.103773 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.103773 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.103773 [get_pins 
clock]
Setting all clocks to propagated mode.
Resetting all latency settings from fanout cone of clock 'clock'
default_emulate_constraint_mode
Clock DAG stats after update timingGraph:
  cell counts    : b=46, i=0, cg=0, l=40, total=86
  cell areas     : b=1872.310um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=2859.192um^2
  wire lengths   : top=0.000um, trunk=16343.951um, leaf=49118.490um, total=65462.441um
  capacitance    : wire=9.177pF, gate=10.579pF, total=19.756pF
  net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={88,0.369ns} average 0.306ns std.dev 0.074ns
Clock tree state after update timingGraph:
  clock_tree clock: worst slew is leaf(0.262),trunk(0.309),top(nil), margined worst slew is leaf(0.262),trunk(0.309),top(nil)
  clock_tree clock<1>: worst slew is leaf(0.262),trunk(0.309),top(nil), margined worst slew is leaf(0.262),trunk(0.309),top(nil)
  skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.738, max=0.904, avg=0.831, sd=0.030], skew [0.166 vs 0.105*, 87.2% {0.775, 0.827, 0.880}] (wid=0.525 ws=0.128) (gid=0.405 gs=0.070)
Clock network insertion delays are now [0.738ns, 0.904ns] average 0.831ns std.dev 0.030ns
Logging CTS constraint violations... 
  Clock tree clock has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (297.000,35.000), in power domain auto-default. Achieved capacitance of 2.751pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.105ns for skew group clock/default_emulate_constraint_mode in half corner default_emulate_delay_corner:setup.late. Achieved skew of 0.166ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1455.7M, totSessionCpu=0:04:58 **
Added -handlePreroute to trialRouteMode
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
'set_default_switching_activity' finished successfully.
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1455.7M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2077.25 CPU=0:00:03.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:00.0  mem= 2077.2M) ***
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:02.0 totSessionCpu=0:05:05 mem=2077.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1692   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.413   |     15 (15)      |
|   max_tran     |     2 (242)      |   -2.192   |     2 (242)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.934%
------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:04, mem = 1595.1M, totSessionCpu=0:05:06 **
** INFO : this run is activating low effort ccoptDesign flow
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 7031

Instance distribution across the VT partitions:

 LVT : inst = 3870 (55.0%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 3870 (55.0%)

 SVT : inst = 2959 (42.1%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 2959 (42.1%)

 HVT : inst = 0 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)

Reporting took 0 sec
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 1595.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1595.2M) ***
*** Starting optimizing excluded clock nets MEM= 1595.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1595.2M) ***
**INFO: Num dontuse cells 538, Num usable cells 747
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 538, Num usable cells 747
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 101 top-level, potential tri-state nets excluded from IPO operation.
Info: 202 io nets excluded
Info: 87 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15   |   276   |    62   |     62  |     0   |     0   |     0   |     0   | 2.36 |          0|          0|          0|   1.93  |            |           |
|     2   |     2   |     7   |      7  |     0   |     0   |     0   |     0   | 2.36 |         76|         38|          5|   1.95  |   0:00:21.0|    2328.0M|
|     1   |     1   |     1   |      1  |     0   |     0   |     0   |     0   | 2.36 |         32|          8|          5|   1.95  |   0:00:03.0|    2328.0M|
|     1   |     1   |     1   |      1  |     0   |     0   |     0   |     0   | 2.36 |          1|          0|          0|   1.95  |   0:00:01.0|    2328.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:40.5 real=0:00:26.0 mem=2328.0M) ***

*** Starting refinePlace (0:06:22 mem=2328.0M) ***
Total net length = 9.861e+05 (4.186e+05 5.675e+05) (ext = 0.000e+00)
Density distribution unevenness ratio = 94.806%
Density distribution unevenness ratio = 94.790%
Move report: Detail placement moves 123 insts, mean move: 2.26 um, max move: 11.34 um
	Max move on inst (RISCV_STEEL_INST/csr_file_instance_mepc_reg[0]): (1001.07, 2139.88) --> (989.73, 2139.88)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2356.5MB
Summary Report:
Instances move: 123 (out of 6898 movable)
Mean displacement: 2.26 um
Max displacement: 11.34 um (Instance: RISCV_STEEL_INST/csr_file_instance_mepc_reg[0]) (1001.07, 2139.88) -> (989.73, 2139.88)
	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
Total net length = 9.861e+05 (4.186e+05 5.675e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2356.5MB
*** Finished refinePlace (0:06:23 mem=2356.5M) ***
*** maximum move = 11.34 um ***
*** Finished re-routing un-routed nets (2356.5M) ***

*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=2356.5M) ***
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=1.26min real=1.00min mem=1631.5M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.005  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1692   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.413   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.955%
Routing Overflow: 0.01% H and 0.82% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:27, real = 0:01:07, mem = 1631.5M, totSessionCpu=0:06:25 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 538, Num usable cells 747
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 538, Num usable cells 747

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1627.4M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.005  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1692   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.413   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.955%
Routing Overflow: 0.01% H and 0.82% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:28, real = 0:01:08, mem = 1627.4M, totSessionCpu=0:06:26 **
**INFO: Num dontuse cells 538, Num usable cells 747
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 538, Num usable cells 747

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1627.4M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.005  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1692   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.413   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.955%
Routing Overflow: 0.01% H and 0.82% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:29, real = 0:01:09, mem = 1627.4M, totSessionCpu=0:06:27 **
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 101 top-level, potential tri-state nets excluded from IPO operation.
Info: 202 io nets excluded
Info: 87 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=22720 numPGBlocks=58342 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 87  numPreroutedWires = 4793
[NR-eagl] Read numTotalNets=7598  numIgnoredNets=87
[NR-eagl] EstWL : 182431

[NR-eagl] Usage: 182440 = (83510 H, 98930 V) = (1.31% H, 1.55% V) = (4.075e+05um H, 4.828e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 182453 = (83512 H, 98941 V) = (1.31% H, 1.55% V) = (4.075e+05um H, 4.828e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 182466 = (83523 H, 98943 V) = (1.31% H, 1.55% V) = (4.076e+05um H, 4.828e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 182464 = (83523 H, 98941 V) = (1.31% H, 1.55% V) = (4.076e+05um H, 4.828e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 221972 = (83529 H, 138443 V) = (1.31% H, 2.17% V) = (4.076e+05um H, 6.756e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.82% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.17% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.82% V

[NR-eagl] Layer1(MET1)(F) length: 1.063900e+02um, number of vias: 26960
[NR-eagl] Layer2(MET2)(V) length: 3.002005e+05um, number of vias: 35798
[NR-eagl] Layer3(MET3)(H) length: 2.702524e+05um, number of vias: 9211
[NR-eagl] Layer4(MET4)(V) length: 3.141312e+05um, number of vias: 6353
[NR-eagl] Layer5(MET5)(H) length: 1.810922e+05um, number of vias: 619
[NR-eagl] Layer6(METTP)(V) length: 9.301065e+04um, number of vias: 0
[NR-eagl] Total length: 1.158793e+06um, number of vias: 78941
[NR-eagl] End Peak syMemory usage = 1548.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.10 seconds
Extraction called for design 'top' of instances=107821 and nets=7854 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1548.770M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2101.78 CPU=0:00:03.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:00.0  mem= 2101.8M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.927  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1692   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.412   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.955%
------------------------------------------------------------
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 101 top-level, potential tri-state nets excluded from IPO operation.
Info: 202 io nets excluded
Info: 87 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    4.50V	    vdd
    0.00V	    VDD

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
default_emulate_view
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    4.50V	    vdd
    0.00V	    VDD


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1320.30MB/1320.30MB)

Begin Processing Timing Window Data for Power Calculation

clock(100MHz) CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1320.45MB/1320.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1320.49MB/1320.49MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Starting Levelizing
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 10%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 10%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 20%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 20%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 30%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 30%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 40%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 40%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 50%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 50%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 60%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 60%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 70%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 70%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 80%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 80%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 90%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 90%

Finished Levelizing
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Finished Levelizing
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Starting Activity Propagation
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Starting Activity Propagation
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 10%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 10%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 20%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 20%

Finished Activity Propagation
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Finished Activity Propagation
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1321.76MB/1321.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Starting Calculating power
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.

** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.

POWER LEVEL         CELL                              INSTANCE
RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_i
RAIL_VDDO           BD8P                              IOPADS_INST/PAD_instruction_address0_o
RAIL_VDDO           VDDORPADP                         IOPADS_INST/PAD_vdd_E
RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_E
RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
RAIL_VDDR           CORNERP                           IOPADS_INST/PAD_corner_ll
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 10%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 10%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 20%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 20%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 30%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 30%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 40%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 40%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 50%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 50%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 60%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 60%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 70%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 70%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 80%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 80%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 90%
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT): 90%

Finished Calculating power
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)

Finished Calculating power
2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1339.39MB/1339.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1339.39MB/1339.39MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1339.41MB/1339.41MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 22:20:59 (2023-Mar-20 01:20:59 GMT)
*
*----------------------------------------------------------------------------------------
*		Rail:        vdd 	Voltage:        4.5
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        vdd 	Voltage:        4.5
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00163995
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00163995
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0008989       53.17
Macro                          1.133e-06     0.06704


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0008989       53.17
IO                             1.043e-05      0.6169
Combinational                  0.0006787       40.15
Macro                          1.133e-06     0.06704
IO                             1.043e-05      0.6169
Combinational                  0.0006787       40.15
Clock (Combinational)          5.075e-05       3.001
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00164         100
-----------------------------------------------------------------------------------------
Clock (Combinational)          5.075e-05       3.001
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00164         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       4.5   0.001629       99.31


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       4.5   0.001629       99.31
Default                   4.5  1.126e-05      0.6867
Default                   4.5  1.126e-05      0.6867


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          5.083e-05         3.1


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          5.083e-05         3.1
-----------------------------------------------------------------------------------------
Total                          5.083e-05         3.1
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          5.083e-05         3.1
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Highest Leakage Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Highest Leakage Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Total Cap: 	2.72521e-10 F
* 		Total instances in design: 107821
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 100625
-----------------------------------------------------------------------------------------
 
* 		Total Cap: 	2.72521e-10 F
* 		Total instances in design: 107821
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 100625
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00163995 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 212 cells ( 0.196622%) , 1.12622e-05 mW ( 0.686742% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 107609 cells ( 99.803378%) , 0.00162869 mW ( 99.313258% ) 
Total leakage power = 0.00163995 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 212 cells ( 0.196622%) , 1.12622e-05 mW ( 0.686742% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 107609 cells ( 99.803378%) , 0.00162869 mW ( 99.313258% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1348.97MB/1348.97MB)

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1348.97MB/1348.97MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             3.927  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.95%|        -|   0.000|   0.000|   0:00:00.0| 2372.0M|
|     1.95%|        0|   0.000|   0.000|   0:00:20.0| 2386.0M|
|     1.95%|        0|   0.000|   0.000|   0:00:00.0| 2386.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.95
** Finished Core Leakage Power Optimization (cpu = 0:00:39.7) (real = 0:00:39.0) **
*** Finished Leakage Power Optimization (cpu=0:00:40, real=0:00:39, mem=1671.93M, totSessionCpu=0:07:38).
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 101 top-level, potential tri-state nets excluded from IPO operation.
Info: 202 io nets excluded
Info: 87 nets with fixed/cover wires excluded.
Info: 88 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |     5   |     5   |      5  |     0   |     0   |     0   |     0   | 3.93 |          0|          0|          0|   1.95  |            |           |
|     0   |     0   |     2   |      2  |     0   |     0   |     0   |     0   | 3.93 |          7|          0|          0|   1.96  |   0:00:00.0|    2412.8M|
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 3.93 |          1|          0|          0|   1.96  |   0:00:00.0|    2413.8M|
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 3.93 |          0|          0|          0|   1.96  |   0:00:00.0|    2413.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:01.0 mem=2413.9M) ***

*** Starting refinePlace (0:07:44 mem=2413.9M) ***
Total net length = 9.899e+05 (4.188e+05 5.711e+05) (ext = 0.000e+00)
Move report: Detail placement moves 2 insts, mean move: 2.52 um, max move: 2.52 um
	Max move on inst (RISCV_STEEL_INST/FE_OFC175_data_in_I_26_): (1168.02, 2237.48) --> (1170.54, 2237.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2413.9MB
Summary Report:
Instances move: 2 (out of 6906 movable)
Mean displacement: 2.52 um
Max displacement: 2.52 um (Instance: RISCV_STEEL_INST/FE_OFC175_data_in_I_26_) (1168.02, 2237.48) -> (1170.54, 2237.48)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUX0
Total net length = 9.899e+05 (4.188e+05 5.711e+05) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2413.9MB
*** Finished refinePlace (0:07:44 mem=2413.9M) ***
*** maximum move = 2.52 um ***
*** Finished re-routing un-routed nets (2413.9M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2413.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.656%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**INFO : Latch borrow mode reset to max_borrow
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    4.50V	    vdd
    0.00V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.39MB/1217.39MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.72MB/1217.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.77MB/1217.77MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 10%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 20%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 30%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 40%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 50%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 60%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 70%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 80%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 90%

Finished Levelizing
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)

Starting Activity Propagation
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 10%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 20%

Finished Activity Propagation
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1218.17MB/1218.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
CORNERP                                   internal power, 
GNDORPADP                                 internal power, 
VDDORPADP                                 internal power, 
VDDPADP                                   internal power, 



Starting Calculating power
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_i
RAIL_VDDO           BD8P                              IOPADS_INST/PAD_instruction_address0_o
RAIL_VDDO           VDDORPADP                         IOPADS_INST/PAD_vdd_E
RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_E
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 10%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 20%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 30%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 40%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 50%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 60%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 70%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 80%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 90%

Finished Calculating power
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1225.46MB/1225.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1225.46MB/1225.46MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1225.49MB/1225.49MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        vdd 	Voltage:        4.5
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00164147
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0008989       53.12
Macro                          1.133e-06     0.06697
IO                             1.043e-05      0.6164
Combinational                  0.0006803        40.2
Clock (Combinational)          5.075e-05       2.999
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.001641         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       4.5    0.00163       99.31
Default                   4.5  1.126e-05      0.6861


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          5.083e-05       3.097
-----------------------------------------------------------------------------------------
Total                          5.083e-05       3.097
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Highest Leakage Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Total Cap: 	2.72536e-10 F
* 		Total instances in design: 107829
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 100625
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00164147 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 212 cells ( 0.196608%) , 1.12622e-05 mW ( 0.686104% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 107617 cells ( 99.803392%) , 0.00163021 mW ( 99.313896% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1226.03MB/1226.03MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view


Starting Levelizing
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 10%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 20%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 30%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 40%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 50%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 60%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 70%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 80%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 90%

Finished Levelizing
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)

Starting Activity Propagation
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 10%
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT): 20%

Finished Activity Propagation
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)

Starting Calculating power
2023-Mar-19 22:21:46 (2023-Mar-20 01:21:46 GMT)
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 10%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 20%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 30%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 40%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 50%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 60%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 70%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 80%
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT): 90%

Finished Calculating power
2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 22:21:47 (2023-Mar-20 01:21:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        vdd 	Voltage:        4.5
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00164147
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0008989       53.12
Macro                          1.133e-06     0.06697
IO                             1.043e-05      0.6164
Combinational                  0.0006803        40.2
Clock (Combinational)          5.075e-05       2.999
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.001641         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       4.5    0.00163       99.31
Default                   4.5  1.126e-05      0.6861


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          5.083e-05       3.097
-----------------------------------------------------------------------------------------
Total                          5.083e-05       3.097
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Highest Leakage Power: RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L4_1 (BUX16): 	  1.86e-06
* 		Total Cap: 	2.72536e-10 F
* 		Total instances in design: 107829
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 100625
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00164147 mW
Cell usage statistics:  
Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 212 cells ( 0.196608%) , 1.12622e-05 mW ( 0.686104% ) 
Library D_CELLS_MOSST_typ_1_80V_25C , 107617 cells ( 99.803392%) , 0.00163021 mW ( 99.313896% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1226.03MB/1226.03MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:02:50, real = 0:02:24, mem = 1718.8M, totSessionCpu=0:07:48 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.758  |  5.316  |  5.088  |  2.758  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1692   |  1584   |   40    |  1589   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.412   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.956%
Routing Overflow: 0.01% H and 0.82% V
------------------------------------------------------------
**opt_design ... cpu = 0:02:52, real = 0:02:25, mem = 1716.8M, totSessionCpu=0:07:50 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             2.758  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   opt_design_postcts
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_ccopt_clock_trees
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_ccopt_skew_groups
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        205.46            273             0.000             2.758  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1041        4  The cts_source_output_max_transition_tim...
WARNING   IMPCCOPT-1304        1  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-2187        6  The number of clock cells allowed for ce...
WARNING   IMPCCOPT-1182        6  The cts_clock_gating_cells property has ...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 41 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:05:25, real = 0:04:33, mem = 1667.0M, totSessionCpu=0:07:53 **
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 22:21:52 2023
#  Design:            top
#  Command:           report_timing
###############################################################
Path 1: MET (2.758 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) data_in[25]
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.104              0.000
      Net Latency:+          0.104 (P)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.042
            Slack:=          2.758

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  data_in[25]                                                    -      data_in[25]  R     (arrival)       1  0.160   0.000    0.200  
  IOPADS_INST/PAD_data_in25_i/Y                                  -      PAD->Y       R     ICP             1  0.160   3.013    3.213  
  FE_OFC21_data_in_I_25_/Q                                       -      A->Q         R     BUX0            3  2.391  -0.050    3.163  
  RISCV_STEEL_INST/g4595/Q                                       -      B->Q         F     NA2X1           1  0.014  -0.052    3.111  
  RISCV_STEEL_INST/g4558/Q                                       -      B->Q         R     NA3X1           1  0.004  -0.044    3.067  
  RISCV_STEEL_INST/g4514/Q                                       -      E->Q         F     AN221X1         1  0.004  -0.133    2.934  
  RISCV_STEEL_INST/g4494/Q                                       -      B->Q         R     NA2X2          33  0.004  -0.021    2.913  
  RISCV_STEEL_INST/integer_file_instance_g30229/Q                -      A->Q         F     NA2X1           1  0.062  -0.074    2.839  
  RISCV_STEEL_INST/integer_file_instance_g29918/Q                -      C->Q         R     NA3X2           7  0.004  -0.050    2.789  
  RISCV_STEEL_INST/g32675/Q                                      -      B->Q         R     EN3X1           1  0.017  -0.091    2.698  
  RISCV_STEEL_INST/g967/Q                                        -      IN1->Q       R     MU2X1           9  0.004  -0.118    2.580  
  RISCV_STEEL_INST/g965/Q                                        -      B->Q         R     AND2X1          4  0.006  -0.079    2.501  
  RISCV_STEEL_INST/csr_file_instance_g4047/Q                     -      A->Q         R     OR5X1           3  0.004  -0.095    2.406  
  RISCV_STEEL_INST/csr_file_instance_g4053/Q                     -      AN->Q        R     NO2I1X1         3  0.004  -0.068    2.338  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      A->Q         R     OR2X1           2  0.004  -0.050    2.287  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7/Q       -      A->Q         R     OR2X1           1  0.004  -0.045    2.242  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D  -      D            R     DLLQX1          1  0.004   0.000    2.242  
#-----------------------------------------------------------------------------------------------------------------------------------
Path 1: MET (2.758 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) data_in[25]
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.104              0.000
      Net Latency:+          0.104 (P)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.042
            Slack:=          2.758

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  data_in[25]                                                    -      data_in[25]  R     (arrival)       1  0.160   0.000    0.200  
  IOPADS_INST/PAD_data_in25_i/Y                                  -      PAD->Y       R     ICP             1  0.160   3.013    3.213  
  FE_OFC21_data_in_I_25_/Q                                       -      A->Q         R     BUX0            3  2.391  -0.050    3.163  
  RISCV_STEEL_INST/g4595/Q                                       -      B->Q         F     NA2X1           1  0.014  -0.052    3.111  
  RISCV_STEEL_INST/g4558/Q                                       -      B->Q         R     NA3X1           1  0.004  -0.044    3.067  
  RISCV_STEEL_INST/g4514/Q                                       -      E->Q         F     AN221X1         1  0.004  -0.133    2.934  
  RISCV_STEEL_INST/g4494/Q                                       -      B->Q         R     NA2X2          33  0.004  -0.021    2.913  
  RISCV_STEEL_INST/integer_file_instance_g30229/Q                -      A->Q         F     NA2X1           1  0.062  -0.074    2.839  
  RISCV_STEEL_INST/integer_file_instance_g29918/Q                -      C->Q         R     NA3X2           7  0.004  -0.050    2.789  
  RISCV_STEEL_INST/g32675/Q                                      -      B->Q         R     EN3X1           1  0.017  -0.091    2.698  
  RISCV_STEEL_INST/g967/Q                                        -      IN1->Q       R     MU2X1           9  0.004  -0.118    2.580  
  RISCV_STEEL_INST/g965/Q                                        -      B->Q         R     AND2X1          4  0.006  -0.079    2.501  
  RISCV_STEEL_INST/csr_file_instance_g4047/Q                     -      A->Q         R     OR5X1           3  0.004  -0.095    2.406  
  RISCV_STEEL_INST/csr_file_instance_g4053/Q                     -      AN->Q        R     NO2I1X1         3  0.004  -0.068    2.338  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      A->Q         R     OR2X1           2  0.004  -0.050    2.287  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7/Q       -      A->Q         R     OR2X1           1  0.004  -0.045    2.242  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D  -      D            R     DLLQX1          1  0.004   0.000    2.242  
#-----------------------------------------------------------------------------------------------------------------------------------


#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.36 (MB), peak = 1389.27 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1758.6M, init mem=1758.6M)
*info: Placed = 107617         (Fixed = 100711)
*info: Unplaced = 0           
Placement Density:1.96%(180901/9248671)
Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.3; mem=1758.6M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (87) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1758.6M) ***

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Sun Mar 19 22:21:53 2023
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/program_counter_stage3_reg[0] connects to NET RISCV_STEEL_INST/CTS_326 at location ( 993.825 2147.810 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_326 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/csr_file_instance_mcycle_reg[50] connects to NET RISCV_STEEL_INST/CTS_324 at location ( 1326.465 1932.480 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_324 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/writeback_mux_selector_stage3_reg[2] connects to NET RISCV_STEEL_INST/CTS_323 at location ( 1148.175 2239.920 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_323 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/csr_file_instance_minstret_reg[46] connects to NET RISCV_STEEL_INST/CTS_256 at location ( 1248.345 2039.840 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_256 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/csr_file_instance_mepc_reg[0] connects to NET RISCV_STEEL_INST/CTS_254 at location ( 1007.055 2142.320 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/csr_file_instance_mepc_reg[6] connects to NET RISCV_STEEL_INST/CTS_254 at location ( 1025.325 2142.320 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_254 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/csr_file_instance_mscratch_reg[1] connects to NET RISCV_STEEL_INST/CTS_250 at location ( 1064.385 2074.000 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_250 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST RISCV_STEEL_INST/csr_file_instance_mtvec_reg[31] connects to NET RISCV_STEEL_INST/CTS_246 at location ( 1326.465 2093.520 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET RISCV_STEEL_INST/CTS_246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-733) PIN boot_address[0] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[10] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[11] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[12] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[13] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[14] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[15] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[16] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[17] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[18] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[19] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[1] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[20] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[21] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[22] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[23] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[24] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[25] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[26] in CELL_VIEW top,init does not have physical port.
#WARNING (NRDB-733) PIN boot_address[27] in CELL_VIEW top,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 4.500.
#Voltage range [0.000 - 0.000] has 6 nets.
#Voltage range [0.000 - 4.500] has 7855 nets.
#Voltage range [4.500 - 4.500] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1301.38 (MB), peak = 1400.52 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 1324.760 2093.430 ) on MET1 for NET RISCV_STEEL_INST/CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 1053.230 2073.910 ) on MET1 for NET RISCV_STEEL_INST/CTS_250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 1014.170 2142.230 ) on MET1 for NET RISCV_STEEL_INST/CTS_254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 995.525 2142.230 ) on MET1 for NET RISCV_STEEL_INST/CTS_254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 1246.010 2039.925 ) on MET1 for NET RISCV_STEEL_INST/CTS_256. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 1150.250 2239.830 ) on MET1 for NET RISCV_STEEL_INST/CTS_323. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 1324.760 1932.565 ) on MET1 for NET RISCV_STEEL_INST/CTS_324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 991.400 2147.800 ) on MET1 for NET RISCV_STEEL_INST/CTS_326. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#7 routed nets are extracted.
#    7 (0.09%) extracted nets are partially routed.
#80 routed nets are imported.
#7317 (93.07%) nets are without wires.
#458 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 7862.
#
#Number of eco nets is 7
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 19 22:21:56 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 19 22:21:57 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5354        1980      148995    28.57%
#  Metal 2        V        3481        1240      148995    25.50%
#  Metal 3        H        5363        1971      148995    37.24%
#  Metal 4        V        3489        1232      148995    25.50%
#  Metal 5        H        5366        1968      148995    26.92%
#  Metal 6        V        1743         617      148995    25.56%
#  --------------------------------------------------------------
#  Total                  24798      26.53%  893970    28.22%
#
#  88 nets (1.12%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1314.79 (MB), peak = 1400.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1448.39 (MB), peak = 1448.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1452.49 (MB), peak = 1458.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 458 (skipped).
#Total number of routable nets = 7404.
#Total number of nets in the design = 7862.
#
#7324 routable nets have only global wires.
#80 routable nets have only detail routed wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#80 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7            7317  
#------------------------------------------------
#        Total                  7            7317  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87            7317  
#------------------------------------------------
#        Total                 87            7317  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3    210(0.20%)    244(0.23%)     17(0.02%)   (0.44%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    210(0.03%)    244(0.04%)     17(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.15% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 1003161 um.
#Total half perimeter of net bounding box = 905468 um.
#Total wire length on LAYER MET1 = 154623 um.
#Total wire length on LAYER MET2 = 368533 um.
#Total wire length on LAYER MET3 = 150009 um.
#Total wire length on LAYER MET4 = 177931 um.
#Total wire length on LAYER MET5 = 145686 um.
#Total wire length on LAYER METTP = 6379 um.
#Total number of vias = 60279
#Up-Via Summary (total 60279):
#           
#-----------------------
#  Metal 1        28399
#  Metal 2        17149
#  Metal 3         8665
#  Metal 4         5975
#  Metal 5           91
#-----------------------
#                 60279 
#
#Max overcon = 6 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.44%.
#cpu time = 00:00:16, elapsed time = 00:00:15, memory = 1452.49 (MB), peak = 1458.02 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1322.11 (MB), peak = 1458.02 (MB)
#Start Track Assignment.
#Done with 13758 horizontal wires in 4 hboxes and 15395 vertical wires in 3 hboxes.
#Done with 3216 horizontal wires in 4 hboxes and 3600 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 1031098 um.
#Total half perimeter of net bounding box = 905468 um.
#Total wire length on LAYER MET1 = 171395 um.
#Total wire length on LAYER MET2 = 369182 um.
#Total wire length on LAYER MET3 = 156051 um.
#Total wire length on LAYER MET4 = 178741 um.
#Total wire length on LAYER MET5 = 149304 um.
#Total wire length on LAYER METTP = 6425 um.
#Total number of vias = 60277
#Up-Via Summary (total 60277):
#           
#-----------------------
#  Metal 1        28398
#  Metal 2        17148
#  Metal 3         8665
#  Metal 4         5975
#  Metal 5           91
#-----------------------
#                 60277 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1343.71 (MB), peak = 1458.02 (MB)
#
#
#globalRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:23
#Increased memory = -18.15 (MB)
#Total memory = 1280.00 (MB)
#Peak memory = 1458.02 (MB)
#Number of warnings = 65
#Total number of warnings = 148
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Sun Mar 19 22:22:16 2023
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         26.84             25                                      route_design
#routeDesign: cpu time = 00:00:26, elapsed time = 00:00:25, memory = 1198.50 (MB), peak = 1458.02 (MB)
*** Message Summary: 0 warning(s), 0 error(s)


detailRoute

#Start detailRoute on Sun Mar 19 22:22:17 2023
#
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 4.500.
#Voltage range [0.000 - 0.000] has 6 nets.
#Voltage range [0.000 - 4.500] has 7855 nets.
#Voltage range [4.500 - 4.500] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1213.26 (MB), peak = 1458.02 (MB)
#Merging special wires using 8 threads...
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 15 violations
#    elapsed time = 00:00:02, memory = 1513.55 (MB)
#    completing 20% with 22 violations
#    elapsed time = 00:00:03, memory = 1510.69 (MB)
#    completing 30% with 11 violations
#    elapsed time = 00:00:04, memory = 1557.89 (MB)
#    completing 40% with 19 violations
#    elapsed time = 00:00:05, memory = 1547.30 (MB)
#    completing 50% with 45 violations
#    elapsed time = 00:00:06, memory = 1519.45 (MB)
#    completing 60% with 40 violations
#    elapsed time = 00:00:07, memory = 1546.71 (MB)
#    completing 70% with 34 violations
#    elapsed time = 00:00:09, memory = 1556.98 (MB)
#    completing 80% with 34 violations
#    elapsed time = 00:00:10, memory = 1545.27 (MB)
#    completing 90% with 42 violations
#    elapsed time = 00:00:11, memory = 1549.62 (MB)
#    completing 100% with 28 violations
#    elapsed time = 00:00:13, memory = 1552.25 (MB)
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          8        9        0       17
#	MET2          0       10        1       11
#	Totals        8       19        1       28
#217 out of 107829 instances need to be verified(marked ipoed).
#0.6% of the total area is being checked for drcs
#0.6% of the total area was checked
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          8        9        0       17
#	MET2          0       10        1       11
#	Totals        8       19        1       28
#cpu time = 00:01:41, elapsed time = 00:00:13, memory = 1554.75 (MB), peak = 1562.52 (MB)
#start 1st optimization iteration ...
#    number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          8        3        0       11
#	MET2          2        7        1       10
#	Totals       10       10        1       21
#    number of process antenna violations = 313
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1294.56 (MB), peak = 1562.52 (MB)
#start 2nd optimization iteration ...
#    number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          2        2        0        4
#	MET2          3        7        1       11
#	Totals        5        9        1       15
#    number of process antenna violations = 313
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1295.09 (MB), peak = 1562.52 (MB)
#start 3rd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         WreExt   Totals
#	MET1          0        0
#	MET2          3        3
#	Totals        3        3
#    number of process antenna violations = 313
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1300.40 (MB), peak = 1562.52 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 155
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.68 (MB), peak = 1562.52 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.68 (MB), peak = 1562.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 982864 um.
#Total half perimeter of net bounding box = 905468 um.
#Total wire length on LAYER MET1 = 177381 um.
#Total wire length on LAYER MET2 = 362974 um.
#Total wire length on LAYER MET3 = 157862 um.
#Total wire length on LAYER MET4 = 160450 um.
#Total wire length on LAYER MET5 = 118078 um.
#Total wire length on LAYER METTP = 6118 um.
#Total number of vias = 63940
#Up-Via Summary (total 63940):
#           
#-----------------------
#  Metal 1        29459
#  Metal 2        21623
#  Metal 3         7967
#  Metal 4         4761
#  Metal 5          130
#-----------------------
#                 63940 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:47
#Elapsed time = 00:00:16
#Increased memory = 14.00 (MB)
#Total memory = 1223.32 (MB)
#Peak memory = 1562.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1224.42 (MB), peak = 1562.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 982963 um.
#Total half perimeter of net bounding box = 905468 um.
#Total wire length on LAYER MET1 = 177381 um.
#Total wire length on LAYER MET2 = 362902 um.
#Total wire length on LAYER MET3 = 157917 um.
#Total wire length on LAYER MET4 = 160408 um.
#Total wire length on LAYER MET5 = 118103 um.
#Total wire length on LAYER METTP = 6252 um.
#Total number of vias = 64232
#Up-Via Summary (total 64232):
#           
#-----------------------
#  Metal 1        29463
#  Metal 2        21787
#  Metal 3         7979
#  Metal 4         4833
#  Metal 5          170
#-----------------------
#                 64232 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#detailRoute statistics:
#Cpu time = 00:01:50
#Elapsed time = 00:00:18
#Increased memory = -8.38 (MB)
#Total memory = 1190.12 (MB)
#Peak memory = 1562.52 (MB)
#Number of warnings = 0
#Total number of warnings = 148
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sun Mar 19 22:22:36 2023
#

globalDetailRoute

#Start globalDetailRoute on Sun Mar 19 22:22:36 2023
#
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 4.500.
#Voltage range [0.000 - 0.000] has 6 nets.
#Voltage range [0.000 - 4.500] has 7855 nets.
#Voltage range [4.500 - 4.500] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1214.21 (MB), peak = 1562.52 (MB)
#Merging special wires using 8 threads...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.55 (MB)
#Total memory = 1218.66 (MB)
#Peak memory = 1562.52 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.88 (MB), peak = 1562.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 982963 um.
#Total half perimeter of net bounding box = 905468 um.
#Total wire length on LAYER MET1 = 177381 um.
#Total wire length on LAYER MET2 = 362902 um.
#Total wire length on LAYER MET3 = 157917 um.
#Total wire length on LAYER MET4 = 160408 um.
#Total wire length on LAYER MET5 = 118103 um.
#Total wire length on LAYER METTP = 6252 um.
#Total number of vias = 64232
#Up-Via Summary (total 64232):
#           
#-----------------------
#  Metal 1        29463
#  Metal 2        21787
#  Metal 3         7979
#  Metal 4         4833
#  Metal 5          170
#-----------------------
#                 64232 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.72 (MB)
#Total memory = 1219.38 (MB)
#Peak memory = 1562.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.47 (MB), peak = 1562.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 982963 um.
#Total half perimeter of net bounding box = 905468 um.
#Total wire length on LAYER MET1 = 177381 um.
#Total wire length on LAYER MET2 = 362902 um.
#Total wire length on LAYER MET3 = 157917 um.
#Total wire length on LAYER MET4 = 160408 um.
#Total wire length on LAYER MET5 = 118103 um.
#Total wire length on LAYER METTP = 6252 um.
#Total number of vias = 64232
#Up-Via Summary (total 64232):
#           
#-----------------------
#  Metal 1        29463
#  Metal 2        21787
#  Metal 3         7979
#  Metal 4         4833
#  Metal 5          170
#-----------------------
#                 64232 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.48 (MB)
#Total memory = 1220.14 (MB)
#Peak memory = 1562.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.28 (MB)
#Total memory = 1189.84 (MB)
#Peak memory = 1562.52 (MB)
#Number of warnings = 1
#Total number of warnings = 149
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 22:22:41 2023
#
Begin checking placement ... (start mem=1650.6M, init mem=1650.6M)
*info: Recommended don't use cell = 0           
*info: Placed = 107617         (Fixed = 100711)
*info: Unplaced = 0           
Placement Density:1.96%(180901/9248671)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1650.6M)
############################################################################
# Innovus Netlist Design Rule Check
# Sun Mar 19 22:22:42 2023

############################################################################
Design: top

------ Design Summary:
Total Standard Cell Number   (cells) : 107617
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 212
Total Standard Cell Area     ( um^2) : 490262.27
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 3471556.00

------ Design Statistics:

Number of Instances            : 107829
Number of Nets                 : 7862
Average number of Pins per Net : 3.49
Maximum number of Pins in Net  : 101

------ I/O Port summary

Number of Primary I/O Ports    : 202
Number of Input Ports          : 101
Number of Output Ports         : 101
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 0

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 4
**WARN: (IMPDB-2148):	TieLo term 'A' of Io instance 'IOPADS_INST/PAD_data_rw_address1_o' is tied to net 'data_rw_address_O[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'A' of Io instance 'IOPADS_INST/PAD_data_rw_address0_o' is tied to net 'data_rw_address_O[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 2
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_g4221' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'E' of  instance 'RISCV_STEEL_INST/csr_file_instance_g4047' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'C' of  instance 'RISCV_STEEL_INST/g4872' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/g4836' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'RISCV_STEEL_INST/instruction_csr_address_stage3_reg[8]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'RISCV_STEEL_INST/instruction_csr_address_stage3_reg[6]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'RISCV_STEEL_INST/instruction_csr_address_stage3_reg[4]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_interrupt_request_software_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_interrupt_request_timer_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_interrupt_request_external_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in31_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in30_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in29_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in28_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in27_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in26_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in25_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in24_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in23_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in22_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in21_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in20_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in19_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in18_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in17_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in16_i.
**WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in15_i.
**WARN: (EMS-27):	Message (IMPDB-2137) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of Input/InOut Floating Pins            : 249
Number of Output Floating Pins                 : 101
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 64
Number of Output Floating nets (No FanOut)     : 183
Number of High Fanout nets (>50)               : 10
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

# Number of cells of input netlist marked dont_use = 100837.

Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

WARNING (IMPFP-9999): DIE's corner: (2974.000 , 4474.000)is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
WARNING (IMPFP-9999): CORE's corner: (2703.770 , 4199.240)is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/top.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2139       100837  Input netlist has a cell %s which is mar...
WARNING   IMPDB-2136         249  %s term '%s' of %s instance '%s' does no...
WARNING   IMPDB-2137         101  Floating %s term %s of %sinst %s.        
WARNING   IMPDB-2148           2  %sterm '%s' of %sinstance '%s' is tied t...
*** Message Summary: 101189 warning(s), 0 error(s)

###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 22:22:42 2023
#  Design:            top
#  Command:           report_timing
###############################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'top' of instances=107829 and nets=7862 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1650.566M)
Calculate delays in Single mode...
End delay calculation. (MEM=2176.02 CPU=0:00:03.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:01.0  mem= 2176.0M) ***
Path 1: MET (4.472 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.104              0.000
      Net Latency:+          0.104 (P)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.328
            Slack:=          4.472

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   0.822    1.022  
  RISCV_STEEL_INST/FE_OFC41_reset_I/Q                            -      A->Q    F     INX0            8  0.309  -0.287    0.736  
  RISCV_STEEL_INST/FE_OFC43_reset_I/Q                            -      A->Q    R     INX0           20  0.020  -0.105    0.631  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      B->Q    R     OR2X1           2  0.027  -0.057    0.574  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.046    0.528  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.528  
#------------------------------------------------------------------------------------------------------------------------------
Path 1: MET (4.472 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.104              0.000
      Net Latency:+          0.104 (P)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.328
            Slack:=          4.472

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   0.822    1.022  
  RISCV_STEEL_INST/FE_OFC41_reset_I/Q                            -      A->Q    F     INX0            8  0.309  -0.287    0.736  
  RISCV_STEEL_INST/FE_OFC43_reset_I/Q                            -      A->Q    R     INX0           20  0.020  -0.105    0.631  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      B->Q    R     OR2X1           2  0.027  -0.057    0.574  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.046    0.528  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.528  
#------------------------------------------------------------------------------------------------------------------------------


 *** Starting Verify DRC (MEM: 2176.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Sub-Area : 7 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 1 of 70  Thread : 3
 VERIFY DRC ...... Sub-Area : 5 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 3 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 21 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 17 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 15 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 19 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 29 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 2 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 6 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 4 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 28 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 16 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 18 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 36 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 42 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 13 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 45 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 8 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 10 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 22 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 35 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 12 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 14 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 43 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 9 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 33 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 46 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 48 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 11 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 20 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 44 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 57 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 34 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 49 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 53 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 66 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 62 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 64 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 51 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 26 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 65 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 69 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 60 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 50 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 55 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 31 of 70  Thread : 3
 VERIFY DRC ...... Sub-Area : 27 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 70 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 67 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 54 of 70  Thread : 4
 VERIFY DRC ...... Sub-Area : 56 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 52 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 23 of 70  Thread : 3
 VERIFY DRC ...... Sub-Area : 68 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 37 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 25 of 70  Thread : 2
 VERIFY DRC ...... Sub-Area : 58 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 63 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 40 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 61 of 70  Thread : 5
 VERIFY DRC ...... Sub-Area : 30 of 70  Thread : 7
 VERIFY DRC ...... Sub-Area : 59 of 70  Thread : 0
 VERIFY DRC ...... Sub-Area : 41 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 47 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 32 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 24 of 70  Thread : 1
 VERIFY DRC ...... Sub-Area : 38 of 70  Thread : 6
 VERIFY DRC ...... Sub-Area : 39 of 70  Thread : 6

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:14.6  ELAPSED TIME: 4.00  MEM: 528.0M) ***

couldn't read file "physical/5_fillers_reports.tc": no such file or directory
[DEV]innovus 2> gui_fit
gui_pan_page -1 0
gui_fit
git add .
[DEV]innovus 3> exit

*** Memory Usage v#1 (Current mem = 1919.395M, initial mem = 170.848M) ***
*** Message Summary: 103698 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=0:12:26, real=0:17:46, mem=1919.4M) ---
