// Seed: 2730275417
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_3;
  reg   id_4;
  logic id_5;
  defparam id_6.id_7 = id_4, id_8.id_9 = 1, id_10.id_11 = id_5, id_12.id_13 = 1, id_14.id_15 = id_6,
      id_16.id_17 = 1;
  assign id_16 = 1;
  integer id_18;
  logic   id_19;
  type_31(
      id_9, 1, id_2
  );
  assign id_16 = ~id_9;
  function id_20(input logic id_21);
    begin
      id_11 = id_5;
      {1 - id_5, id_4, id_7} <= 1;
    end
  endfunction
  logic id_22;
  wire  id_23;
  logic id_24;
  type_1 id_25 (
      .id_0(id_23[1]),
      .id_1(id_22),
      .id_2(1),
      .id_3(1 >> id_2),
      .id_4((1'd0)),
      .id_5(1),
      .id_6(id_8 == id_16),
      .id_7(1)
  );
endmodule
