#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 24 13:34:23 2018
# Process ID: 18357
# Current directory: /home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1
# Command line: vivado -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: /home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/soc_lite_top.vds
# Journal file: /home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18370 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.887 ; gain = 63.988 ; free physical = 7711 ; free virtual = 26592
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/TOP/soc_lite_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mips_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/pc_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ahb_bus_if' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ahb_bus_if.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ahb_bus_if' (3#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ahb_bus_if.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/if_id.v:24]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (4#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/if_id.v:24]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id' (5#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/id.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (7#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex' (8#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (9#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex_mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:23]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:237]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:263]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:345]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:368]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:391]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:447]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:473]
INFO: [Synth 8-6155] done synthesizing module 'mem' (10#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (11#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/hilo_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (12#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/hilo_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (13#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/div.v:23]
INFO: [Synth 8-226] default block is never used [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/div.v:53]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/div.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/div.v:71]
INFO: [Synth 8-6155] done synthesizing module 'div' (14#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'LLbit' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/LLbit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LLbit' (15#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/LLbit.v:23]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/cp0_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (16#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/cp0_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (17#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mips_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'sramlike_to_ahb' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/AMBA/sramlike_to_ahb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sramlike_to_ahb' (18#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/AMBA/sramlike_to_ahb.v:38]
INFO: [Synth 8-6157] synthesizing module 'ahblite_axi_bridge_0' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/ahblite_axi_bridge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ahblite_axi_bridge_0' (19#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/ahblite_axi_bridge_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:254]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:212]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:213]
WARNING: [Synth 8-6014] Unused sequential element buf_burst_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:214]
WARNING: [Synth 8-6014] Unused sequential element buf_lock_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:215]
WARNING: [Synth 8-6014] Unused sequential element buf_cache_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:216]
WARNING: [Synth 8-6014] Unused sequential element buf_prot_reg was removed.  [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:217]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (20#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/CONFREG/confreg.v:43]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (21#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (22#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (23#1) [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/TOP/soc_lite_top.v:34]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awlock
WARNING: [Synth 8-3331] design confreg has unconnected port s_awcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_awprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wid[3]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wid[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wid[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wid[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wstrb[3]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wstrb[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wstrb[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_wstrb[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arlock
WARNING: [Synth 8-3331] design confreg has unconnected port s_arcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port s_arprot[0]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[31]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[30]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[29]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[28]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[27]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[26]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[25]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[24]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[23]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[22]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[21]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[20]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[19]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[18]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[17]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[16]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[15]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[14]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[13]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[12]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[11]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[10]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[9]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[8]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[7]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[6]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[5]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[4]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[3]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[2]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[1]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wdata[0]
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port if_wr
WARNING: [Synth 8-3331] design sramlike_to_ahb has unconnected port hresp
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[31]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[30]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[29]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[28]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[27]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[26]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[25]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[24]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[23]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[22]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[21]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.496 ; gain = 128.598 ; free physical = 7698 ; free virtual = 26581
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.496 ; gain = 128.598 ; free physical = 7704 ; free virtual = 26588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.496 ; gain = 128.598 ; free physical = 7704 ; free virtual = 26588
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/xilinx_ip/ahblite_axi_bridge_0/ahblite_axi_bridge_0/ahblite_axi_bridge_0_in_context.xdc] for cell 'ahblite_to_axi'
Finished Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/xilinx_ip/ahblite_axi_bridge_0/ahblite_axi_bridge_0/ahblite_axi_bridge_0_in_context.xdc] for cell 'ahblite_to_axi'
Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/soc_lite.xdc:5]
Finished Parsing XDC File [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/soc_lite.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.434 ; gain = 0.000 ; free physical = 7345 ; free virtual = 26264
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1773.434 ; gain = 517.535 ; free physical = 7446 ; free virtual = 26365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1773.434 ; gain = 517.535 ; free physical = 7446 ; free virtual = 26365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/clk_pll/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-18357-LV-1701/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ahblite_to_axi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1773.434 ; gain = 517.535 ; free physical = 7445 ; free virtual = 26364
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ahb_bus_if'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reg2_read_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "reg1_read_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "aluop_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "alusel_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "next_inst_in_delayslot_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "excepttype_is_break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "excepttype_is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signed_div_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arithmeticres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hilo_temp_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stallreq_for_madd_msub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:299]
INFO: [Synth 8-5544] ROM "mem_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "excepttype_is_ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "excepttype_is_adel0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LLbit_value_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "excepttype_is_ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "excepttype_is_adel0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LLbit_value_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "excepttype_is_ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "epc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "badvaddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5546] ROM "cr00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr05" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr06" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr07" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cr00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr05" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr06" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr07" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "btn_key_tmp13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ahb_bus_if'
WARNING: [Synth 8-327] inferring latch for variable 'cpu_data_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ahb_bus_if.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/id.v:1058]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/id.v:1083]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:497]
WARNING: [Synth 8-327] inferring latch for variable 'moveres_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:458]
WARNING: [Synth 8-327] inferring latch for variable 'arithmeticres_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:505]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:495]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:496]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ex.v:474]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/mem.v:204]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/rtl/MIPS/ctrl.v:44]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                  iSTATE |                              101 |                              001
                 iSTATE0 |                              100 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1773.434 ; gain = 517.535 ; free physical = 7429 ; free virtual = 26349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 9     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 104   
	   3 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 4     
	  15 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 2     
	   7 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	  28 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	  15 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  28 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   9 Input      2 Bit        Muxes := 2     
	  33 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 124   
	   3 Input      1 Bit        Muxes := 22    
	  28 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ahb_bus_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  11 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  28 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  33 Input      2 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 5     
	  33 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 48    
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 5     
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module LLbit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 3     
	   7 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
Module sramlike_to_ahb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "reg1_read_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg2_read_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "aluop_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alusel_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "instvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cp0_reg_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arithmeticres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "moveres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arithmeticres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[2]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[2]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[1]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[1]' (FDSE) to 'mips_top0/cp0_reg0/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[1]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[0]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[0]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[0]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[3]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[3]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[4]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[4]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[5]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[5]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[6]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[6]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mips_top0/cp0_reg0/\cause_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[7]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[7]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[7]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[8]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[8]' (FDSE) to 'mips_top0/cp0_reg0/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[9]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[9]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[10]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[10]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[11]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[11]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[12]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[12]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[13]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[13]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[14]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[14]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[15]' (FDSE) to 'mips_top0/cp0_reg0/prid_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[15]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[16]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[16]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[16]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[17]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[17]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[17]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[18]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[18]' (FDSE) to 'mips_top0/cp0_reg0/prid_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[18]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[19]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[19]' (FDSE) to 'mips_top0/cp0_reg0/prid_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[19]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[20]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[20]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[20]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[21]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[21]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[21]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[22]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mips_top0/cp0_reg0/\prid_o_reg[22] )
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[23]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[23]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[24]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[24]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[24]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[25]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[25]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[25]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[26]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[26]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[26]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[27]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[27]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[27]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[28]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[28]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[28]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[29]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[29]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[29]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[30]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/prid_o_reg[30]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[30]' (FDRE) to 'mips_top0/cp0_reg0/config_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/config_o_reg[31]' (FDRE) to 'mips_top0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mips_top0/cp0_reg0/\prid_o_reg[31] )
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[14]' (FDR) to 'mips_top0/cp0_reg0/cause_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[15]' (FDR) to 'mips_top0/cp0_reg0/cause_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[13]' (FDR) to 'mips_top0/cp0_reg0/cause_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[12]' (FDR) to 'mips_top0/cp0_reg0/cause_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips_top0/cp0_reg0/cause_o_reg[11]' (FDR) to 'mips_top0/cp0_reg0/cause_o_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sramlike_to_ahb/mem_3bytes_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sramlike_to_ahb/mem_3bytes_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'mips_top0/mem0/cp0_cause_reg[14]' (LDC) to 'mips_top0/mem0/cp0_cause_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips_top0/mem0/cp0_cause_reg[15]' (LDC) to 'mips_top0/mem0/cp0_cause_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips_top0/mem0/cp0_cause_reg[13]' (LDC) to 'mips_top0/mem0/cp0_cause_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips_top0/mem0/cp0_cause_reg[12]' (LDC) to 'mips_top0/mem0/cp0_cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips_top0/mem0/cp0_cause_reg[11]' (LDC) to 'mips_top0/mem0/cp0_cause_reg[10]'
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[31]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[30]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[29]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[28]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[27]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[26]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[25]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[24]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[23]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[22]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[21]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[20]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[19]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[18]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[17]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[16]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[15]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[14]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[7]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[6]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[5]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[4]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[3]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[2]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[1]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[0]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[31]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[30]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[29]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[28]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[27]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[26]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[25]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[24]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[23]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[22]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[21]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[20]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[19]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[18]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[17]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[16]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[7]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[6]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[5]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[4]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[3]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[2]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[1]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[0]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cause_o_reg[6]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (timer_int_o_reg) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (prid_o_reg[22]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (prid_o_reg[31]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[31]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[30]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[29]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[28]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[27]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[26]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[25]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[24]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[23]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[22]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[21]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[20]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[19]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[18]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[17]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_inst_reg[16]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[31]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[30]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[29]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[28]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[27]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[26]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[25]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[24]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[23]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[22]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[21]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[20]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[19]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[18]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[17]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[16]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[15]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[14]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[12]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[11]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[7]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[6]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[5]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[4]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[3]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[2]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[1]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_excepttype_reg[0]) is unused and will be removed from module mips_top.
WARNING: [Synth 8-3332] Sequential element (sramlike_to_ahb/mem_3bytes_size_reg[1]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (sramlike_to_ahb/mem_3bytes_addr_reg[0]) is unused and will be removed from module soc_lite_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mips_top0/ex0/cnt_o_reg[0]' (LDC) to 'mips_top0/ex0/stallreq_for_madd_msub_reg'
INFO: [Synth 8-3886] merging instance 'mips_top0/inst_ahb_bus_if/ben_reg[0]' (FDRE) to 'mips_top0/inst_ahb_bus_if/ben_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_top0/inst_ahb_bus_if/ben_reg[1]' (FDRE) to 'mips_top0/inst_ahb_bus_if/ben_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips_top0/inst_ahb_bus_if/ben_reg[2]' (FDRE) to 'mips_top0/inst_ahb_bus_if/ben_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1773.434 ; gain = 517.535 ; free physical = 7384 ; free virtual = 26314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+-----------+----------------------+---------------+
|Module Name        | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+------------+-----------+----------------------+---------------+
|mips_top0/regfile1 | regs_reg   | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pll/clk_out1' to pin 'clk_pll/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 1773.434 ; gain = 517.535 ; free physical = 7214 ; free virtual = 26163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:19 . Memory (MB): peak = 1832.918 ; gain = 577.020 ; free physical = 7158 ; free virtual = 26104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------+------------+-----------+----------------------+---------------+
|Module Name        | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+------------+-----------+----------------------+---------------+
|mips_top0/regfile1 | regs_reg   | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7154 ; free virtual = 26098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7154 ; free virtual = 26099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7155 ; free virtual = 26100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7155 ; free virtual = 26100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7155 ; free virtual = 26100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7155 ; free virtual = 26100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7155 ; free virtual = 26100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |clk_pll              |         1|
|2     |ahblite_axi_bridge_0 |         1|
|3     |inst_ram             |         1|
|4     |data_ram             |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |ahblite_axi_bridge_0 |     1|
|2     |clk_pll              |     1|
|3     |data_ram             |     1|
|4     |inst_ram             |     1|
|5     |BUFG                 |    11|
|6     |CARRY4               |   233|
|7     |DSP48E1              |     4|
|8     |LUT1                 |   210|
|9     |LUT2                 |   626|
|10    |LUT3                 |   437|
|11    |LUT4                 |   339|
|12    |LUT5                 |   853|
|13    |LUT6                 |  2038|
|14    |MUXF7                |    46|
|15    |RAM32M               |    12|
|16    |FDRE                 |  2020|
|17    |FDSE                 |    20|
|18    |LD                   |    69|
|19    |LDC                  |   357|
|20    |IBUF                 |    15|
|21    |OBUF                 |    39|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  7584|
|2     |  confreg           |confreg         |  1091|
|3     |  mips_top0         |mips_top        |  5953|
|4     |    id0             |id              |   109|
|5     |    ctrl0           |ctrl            |    32|
|6     |    LLbit0          |LLbit           |     1|
|7     |    cp0_reg0        |cp0_reg         |   232|
|8     |    data_ahb_bus_if |ahb_bus_if      |   367|
|9     |    div0            |div             |   445|
|10    |    ex0             |ex              |   369|
|11    |    ex_mem0         |ex_mem          |  1005|
|12    |    hilo_reg0       |hilo_reg        |    64|
|13    |    id_ex0          |id_ex           |  1905|
|14    |    if_id0          |if_id           |   603|
|15    |    inst_ahb_bus_if |ahb_bus_if_0    |   187|
|16    |    mem0            |mem             |   136|
|17    |    mem_wb0         |mem_wb          |   397|
|18    |    pc_reg0         |pc_reg          |    89|
|19    |    regfile1        |regfile         |    12|
|20    |  sramlike_to_ahb   |sramlike_to_ahb |   210|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 1890.934 ; gain = 635.035 ; free physical = 7155 ; free virtual = 26100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1890.934 ; gain = 246.098 ; free physical = 7216 ; free virtual = 26161
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 1890.941 ; gain = 635.035 ; free physical = 7216 ; free virtual = 26161
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 736 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 438 instances were transformed.
  LD => LDCE: 69 instances
  LDC => LDCE: 357 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1922.949 ; gain = 734.531 ; free physical = 7264 ; free virtual = 26201
INFO: [Common 17-1381] The checkpoint '/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1946.961 ; gain = 0.000 ; free physical = 7264 ; free virtual = 26202
INFO: [Common 17-206] Exiting Vivado at Tue Jul 24 13:35:59 2018...
