module counter_4bit(input clk , rst ,
				output reg [3:0]q);
		
	//reg [3:0] q;
	
	always @(posedge clk)
		begin 
			if(!rst)
				q<=4'd0;
			else
				q <= q + 1;
		end
	endmodule
