ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"wizchip_conf.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.wizchip_cris_enter,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	wizchip_cris_enter
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	wizchip_cris_enter:
  28              	.LFB0:
  29              		.file 1 "ioLIB/wizchip_conf.c"
   1:ioLIB/wizchip_conf.c **** //****************************************************************************/ 
   2:ioLIB/wizchip_conf.c **** //!
   3:ioLIB/wizchip_conf.c **** //! \file wizchip_conf.c
   4:ioLIB/wizchip_conf.c **** //! \brief WIZCHIP Config Header File.
   5:ioLIB/wizchip_conf.c **** //! \version 1.0.1
   6:ioLIB/wizchip_conf.c **** //! \date 2013/10/21
   7:ioLIB/wizchip_conf.c **** //! \par  Revision history
   8:ioLIB/wizchip_conf.c **** //!       <2015/02/05> Notice
   9:ioLIB/wizchip_conf.c **** //!        The version history is not updated after this point.
  10:ioLIB/wizchip_conf.c **** //!        Download the latest version directly from GitHub. Please visit the our GitHub repository
  11:ioLIB/wizchip_conf.c **** //!        >> https://github.com/Wiznet/ioLibrary_Driver
  12:ioLIB/wizchip_conf.c **** //!       <2014/05/01> V1.0.1  Refer to M20140501
  13:ioLIB/wizchip_conf.c **** //!        1. Explicit type casting in wizchip_bus_readdata() & wizchip_bus_writedata()
  14:ioLIB/wizchip_conf.c **** //            Issued by Mathias ClauBen.
  15:ioLIB/wizchip_conf.c **** //!           uint32_t type converts into ptrdiff_t first. And then recoverting it into uint8_t*
  16:ioLIB/wizchip_conf.c **** //!           For remove the warning when pointer type size is not 32bit.
  17:ioLIB/wizchip_conf.c **** //!           If ptrdiff_t doesn't support in your complier, You should must replace ptrdiff_t into
  18:ioLIB/wizchip_conf.c **** //!       <2013/10/21> 1st Release
  19:ioLIB/wizchip_conf.c **** //! \author MidnightCow
  20:ioLIB/wizchip_conf.c **** //! \copyright
  21:ioLIB/wizchip_conf.c **** //!
  22:ioLIB/wizchip_conf.c **** //! Copyright (c)  2013, WIZnet Co., LTD.
  23:ioLIB/wizchip_conf.c **** //! All rights reserved.
  24:ioLIB/wizchip_conf.c **** //! 
  25:ioLIB/wizchip_conf.c **** //! Redistribution and use in source and binary forms, with or without 
  26:ioLIB/wizchip_conf.c **** //! modification, are permitted provided that the following conditions 
  27:ioLIB/wizchip_conf.c **** //! are met: 
  28:ioLIB/wizchip_conf.c **** //! 
  29:ioLIB/wizchip_conf.c **** //!     * Redistributions of source code must retain the above copyright 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 2


  30:ioLIB/wizchip_conf.c **** //! notice, this list of conditions and the following disclaimer. 
  31:ioLIB/wizchip_conf.c **** //!     * Redistributions in binary form must reproduce the above copyright
  32:ioLIB/wizchip_conf.c **** //! notice, this list of conditions and the following disclaimer in the
  33:ioLIB/wizchip_conf.c **** //! documentation and/or other materials provided with the distribution. 
  34:ioLIB/wizchip_conf.c **** //!     * Neither the name of the <ORGANIZATION> nor the names of its 
  35:ioLIB/wizchip_conf.c **** //! contributors may be used to endorse or promote products derived 
  36:ioLIB/wizchip_conf.c **** //! from this software without specific prior written permission. 
  37:ioLIB/wizchip_conf.c **** //! 
  38:ioLIB/wizchip_conf.c **** //! THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:ioLIB/wizchip_conf.c **** //! AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
  40:ioLIB/wizchip_conf.c **** //! IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  41:ioLIB/wizchip_conf.c **** //! ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 
  42:ioLIB/wizchip_conf.c **** //! LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
  43:ioLIB/wizchip_conf.c **** //! CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
  44:ioLIB/wizchip_conf.c **** //! SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  45:ioLIB/wizchip_conf.c **** //! INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
  46:ioLIB/wizchip_conf.c **** //! CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  47:ioLIB/wizchip_conf.c **** //! ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 
  48:ioLIB/wizchip_conf.c **** //! THE POSSIBILITY OF SUCH DAMAGE.
  49:ioLIB/wizchip_conf.c **** //
  50:ioLIB/wizchip_conf.c **** //*****************************************************************************/
  51:ioLIB/wizchip_conf.c **** //A20140501 : for use the type - ptrdiff_t
  52:ioLIB/wizchip_conf.c **** #include <stddef.h>
  53:ioLIB/wizchip_conf.c **** //
  54:ioLIB/wizchip_conf.c **** 
  55:ioLIB/wizchip_conf.c **** #include "wizchip_conf.h"
  56:ioLIB/wizchip_conf.c **** 
  57:ioLIB/wizchip_conf.c **** /////////////
  58:ioLIB/wizchip_conf.c **** //M20150401 : Remove ; in the default callback function such as wizchip_cris_enter(), wizchip_cs_se
  59:ioLIB/wizchip_conf.c **** /////////////
  60:ioLIB/wizchip_conf.c **** 
  61:ioLIB/wizchip_conf.c **** /**
  62:ioLIB/wizchip_conf.c ****  * @brief Default function to enable interrupt.
  63:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
  64:ioLIB/wizchip_conf.c ****  * null function is called.
  65:ioLIB/wizchip_conf.c ****  */
  66:ioLIB/wizchip_conf.c **** //void 	  wizchip_cris_enter(void)           {};
  67:ioLIB/wizchip_conf.c **** void 	  wizchip_cris_enter(void)           {}
  30              		.loc 1 67 44 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 67 45 view .LVU1
  36 0000 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE0:
  40 0002 00BF     		.section	.text.wizchip_bus_readdata,"ax",%progbits
  41              		.align	1
  42              		.p2align 2,,3
  43              		.global	wizchip_bus_readdata
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  48              	wizchip_bus_readdata:
  49              	.LVL0:
  50              	.LFB4:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 3


  68:ioLIB/wizchip_conf.c **** 
  69:ioLIB/wizchip_conf.c **** /**
  70:ioLIB/wizchip_conf.c ****  * @brief Default function to disable interrupt.
  71:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
  72:ioLIB/wizchip_conf.c ****  * null function is called.
  73:ioLIB/wizchip_conf.c ****  */
  74:ioLIB/wizchip_conf.c **** //void 	  wizchip_cris_exit(void)          {};
  75:ioLIB/wizchip_conf.c **** void 	  wizchip_cris_exit(void)          {}
  76:ioLIB/wizchip_conf.c **** 
  77:ioLIB/wizchip_conf.c **** /**
  78:ioLIB/wizchip_conf.c ****  * @brief Default function to select chip.
  79:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
  80:ioLIB/wizchip_conf.c ****  * null function is called.
  81:ioLIB/wizchip_conf.c ****  */
  82:ioLIB/wizchip_conf.c **** //void 	wizchip_cs_select(void)            {};
  83:ioLIB/wizchip_conf.c **** void 	wizchip_cs_select(void)            {}
  84:ioLIB/wizchip_conf.c **** 
  85:ioLIB/wizchip_conf.c **** /**
  86:ioLIB/wizchip_conf.c ****  * @brief Default function to deselect chip.
  87:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
  88:ioLIB/wizchip_conf.c ****  * null function is called.
  89:ioLIB/wizchip_conf.c ****  */
  90:ioLIB/wizchip_conf.c **** //void 	wizchip_cs_deselect(void)          {};
  91:ioLIB/wizchip_conf.c **** void 	wizchip_cs_deselect(void)          {}
  92:ioLIB/wizchip_conf.c **** 
  93:ioLIB/wizchip_conf.c **** /**
  94:ioLIB/wizchip_conf.c ****  * @brief Default function to read in direct or indirect interface.
  95:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
  96:ioLIB/wizchip_conf.c ****  * null function is called.
  97:ioLIB/wizchip_conf.c ****  */
  98:ioLIB/wizchip_conf.c ****  //M20150601 : Rename the function for integrating with W5300
  99:ioLIB/wizchip_conf.c **** //uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrS
 100:ioLIB/wizchip_conf.c **** iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrS
  51              		.loc 1 100 49 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56              		.loc 1 100 51 view .LVU3
  57              		.loc 1 100 58 is_stmt 0 view .LVU4
  58 0000 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  59              	.LVL1:
  60              		.loc 1 100 106 view .LVU5
  61 0002 7047     		bx	lr
  62              		.cfi_endproc
  63              	.LFE4:
  65              		.section	.text.wizchip_bus_writedata,"ax",%progbits
  66              		.align	1
  67              		.p2align 2,,3
  68              		.global	wizchip_bus_writedata
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	wizchip_bus_writedata:
  74              	.LVL2:
  75              	.LFB5:
 101:ioLIB/wizchip_conf.c **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 4


 102:ioLIB/wizchip_conf.c **** /**
 103:ioLIB/wizchip_conf.c ****  * @brief Default function to write in direct or indirect interface.
 104:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
 105:ioLIB/wizchip_conf.c ****  * null function is called.
 106:ioLIB/wizchip_conf.c ****  */
 107:ioLIB/wizchip_conf.c **** //M20150601 : Rename the function for integrating with W5300
 108:ioLIB/wizchip_conf.c **** //void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)Add
 109:ioLIB/wizchip_conf.c **** void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)Add
  76              		.loc 1 109 61 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              		.loc 1 109 63 view .LVU7
  82              		.loc 1 109 107 is_stmt 0 view .LVU8
  83 0000 0170     		strb	r1, [r0]
  84              		.loc 1 109 113 view .LVU9
  85 0002 7047     		bx	lr
  86              		.cfi_endproc
  87              	.LFE5:
  89              		.section	.text.wizchip_spi_readbyte,"ax",%progbits
  90              		.align	1
  91              		.p2align 2,,3
  92              		.global	wizchip_spi_readbyte
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	wizchip_spi_readbyte:
  98              	.LFB6:
 110:ioLIB/wizchip_conf.c **** 
 111:ioLIB/wizchip_conf.c **** /**
 112:ioLIB/wizchip_conf.c ****  * @brief Default function to read in SPI interface.
 113:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
 114:ioLIB/wizchip_conf.c ****  * null function is called.
 115:ioLIB/wizchip_conf.c ****  */
 116:ioLIB/wizchip_conf.c **** //uint8_t wizchip_spi_readbyte(void)        {return 0;};
 117:ioLIB/wizchip_conf.c **** uint8_t wizchip_spi_readbyte(void)        {return 0;}
  99              		.loc 1 117 43 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              		.loc 1 117 44 view .LVU11
 105              		.loc 1 117 53 is_stmt 0 view .LVU12
 106 0000 0020     		movs	r0, #0
 107 0002 7047     		bx	lr
 108              		.cfi_endproc
 109              	.LFE6:
 111              		.section	.text.wizchip_spi_writebyte,"ax",%progbits
 112              		.align	1
 113              		.p2align 2,,3
 114              		.global	wizchip_spi_writebyte
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	wizchip_spi_writebyte:
 120              	.LVL3:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 5


 121              	.LFB7:
 118:ioLIB/wizchip_conf.c **** 
 119:ioLIB/wizchip_conf.c **** /**
 120:ioLIB/wizchip_conf.c ****  * @brief Default function to write in SPI interface.
 121:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
 122:ioLIB/wizchip_conf.c ****  * null function is called.
 123:ioLIB/wizchip_conf.c ****  */
 124:ioLIB/wizchip_conf.c **** //void 	wizchip_spi_writebyte(uint8_t wb) {};
 125:ioLIB/wizchip_conf.c **** void 	wizchip_spi_writebyte(uint8_t wb) {}
 122              		.loc 1 125 41 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              		.loc 1 125 42 view .LVU14
 128 0000 7047     		bx	lr
 129              		.cfi_endproc
 130              	.LFE7:
 132 0002 00BF     		.section	.text.wizchip_spi_readburst,"ax",%progbits
 133              		.align	1
 134              		.p2align 2,,3
 135              		.global	wizchip_spi_readburst
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	wizchip_spi_readburst:
 141              	.LVL4:
 142              	.LFB8:
 126:ioLIB/wizchip_conf.c **** 
 127:ioLIB/wizchip_conf.c **** /**
 128:ioLIB/wizchip_conf.c ****  * @brief Default function to burst read in SPI interface.
 129:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
 130:ioLIB/wizchip_conf.c ****  * null function is called.
 131:ioLIB/wizchip_conf.c ****  */
 132:ioLIB/wizchip_conf.c **** //void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
 133:ioLIB/wizchip_conf.c **** void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 143              		.loc 1 133 59 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 148              		.loc 1 133 60 view .LVU16
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE8:
 153 0002 00BF     		.section	.text.wizchip_spi_writeburst,"ax",%progbits
 154              		.align	1
 155              		.p2align 2,,3
 156              		.global	wizchip_spi_writeburst
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	wizchip_spi_writeburst:
 162              	.LFB44:
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 6


 166              		@ link register save eliminated.
 167 0000 7047     		bx	lr
 168              		.cfi_endproc
 169              	.LFE44:
 171 0002 00BF     		.section	.text.wizchip_cris_exit,"ax",%progbits
 172              		.align	1
 173              		.p2align 2,,3
 174              		.global	wizchip_cris_exit
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	wizchip_cris_exit:
 180              	.LFB38:
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185 0000 7047     		bx	lr
 186              		.cfi_endproc
 187              	.LFE38:
 189 0002 00BF     		.section	.text.wizchip_cs_select,"ax",%progbits
 190              		.align	1
 191              		.p2align 2,,3
 192              		.global	wizchip_cs_select
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	wizchip_cs_select:
 198              	.LFB40:
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203 0000 7047     		bx	lr
 204              		.cfi_endproc
 205              	.LFE40:
 207 0002 00BF     		.section	.text.wizchip_cs_deselect,"ax",%progbits
 208              		.align	1
 209              		.p2align 2,,3
 210              		.global	wizchip_cs_deselect
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	wizchip_cs_deselect:
 216              	.LFB42:
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 221 0000 7047     		bx	lr
 222              		.cfi_endproc
 223              	.LFE42:
 225 0002 00BF     		.section	.text.reg_wizchip_cris_cbfunc,"ax",%progbits
 226              		.align	1
 227              		.p2align 2,,3
 228              		.global	reg_wizchip_cris_cbfunc
 229              		.syntax unified
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 7


 230              		.thumb
 231              		.thumb_func
 233              	reg_wizchip_cris_cbfunc:
 234              	.LVL5:
 235              	.LFB10:
 134:ioLIB/wizchip_conf.c **** 
 135:ioLIB/wizchip_conf.c **** /**
 136:ioLIB/wizchip_conf.c ****  * @brief Default function to burst write in SPI interface.
 137:ioLIB/wizchip_conf.c ****  * @note This function help not to access wrong address. If you do not describe this function or re
 138:ioLIB/wizchip_conf.c ****  * null function is called.
 139:ioLIB/wizchip_conf.c ****  */
 140:ioLIB/wizchip_conf.c **** //void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
 141:ioLIB/wizchip_conf.c **** void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 142:ioLIB/wizchip_conf.c **** 
 143:ioLIB/wizchip_conf.c **** /**
 144:ioLIB/wizchip_conf.c ****  * @\ref _WIZCHIP instance
 145:ioLIB/wizchip_conf.c ****  */
 146:ioLIB/wizchip_conf.c **** //
 147:ioLIB/wizchip_conf.c **** //M20150401 : For a compiler didnot support a member of structure
 148:ioLIB/wizchip_conf.c **** //            Replace the assignment of struct members with the assingment of array
 149:ioLIB/wizchip_conf.c **** //
 150:ioLIB/wizchip_conf.c **** /*
 151:ioLIB/wizchip_conf.c **** _WIZCHIP  WIZCHIP =
 152:ioLIB/wizchip_conf.c ****       {
 153:ioLIB/wizchip_conf.c ****       .id                  = _WIZCHIP_ID_,
 154:ioLIB/wizchip_conf.c ****       .if_mode             = _WIZCHIP_IO_MODE_,
 155:ioLIB/wizchip_conf.c ****       .CRIS._enter         = wizchip_cris_enter,
 156:ioLIB/wizchip_conf.c ****       .CRIS._exit          = wizchip_cris_exit,
 157:ioLIB/wizchip_conf.c ****       .CS._select          = wizchip_cs_select,
 158:ioLIB/wizchip_conf.c ****       .CS._deselect        = wizchip_cs_deselect,
 159:ioLIB/wizchip_conf.c ****       .IF.BUS._read_byte   = wizchip_bus_readbyte,
 160:ioLIB/wizchip_conf.c ****       .IF.BUS._write_byte  = wizchip_bus_writebyte
 161:ioLIB/wizchip_conf.c **** //    .IF.SPI._read_byte   = wizchip_spi_readbyte,
 162:ioLIB/wizchip_conf.c **** //    .IF.SPI._write_byte  = wizchip_spi_writebyte
 163:ioLIB/wizchip_conf.c ****       };
 164:ioLIB/wizchip_conf.c **** */      
 165:ioLIB/wizchip_conf.c **** _WIZCHIP  WIZCHIP =
 166:ioLIB/wizchip_conf.c **** {
 167:ioLIB/wizchip_conf.c ****     _WIZCHIP_IO_MODE_,
 168:ioLIB/wizchip_conf.c ****     _WIZCHIP_ID_ ,
 169:ioLIB/wizchip_conf.c ****     {
 170:ioLIB/wizchip_conf.c ****         wizchip_cris_enter,
 171:ioLIB/wizchip_conf.c ****         wizchip_cris_exit
 172:ioLIB/wizchip_conf.c ****     },
 173:ioLIB/wizchip_conf.c ****     {
 174:ioLIB/wizchip_conf.c ****         wizchip_cs_select,
 175:ioLIB/wizchip_conf.c ****         wizchip_cs_deselect
 176:ioLIB/wizchip_conf.c ****     },
 177:ioLIB/wizchip_conf.c ****     {
 178:ioLIB/wizchip_conf.c ****         {
 179:ioLIB/wizchip_conf.c ****             //M20150601 : Rename the function 
 180:ioLIB/wizchip_conf.c ****             //wizchip_bus_readbyte,
 181:ioLIB/wizchip_conf.c ****             //wizchip_bus_writebyte
 182:ioLIB/wizchip_conf.c ****             wizchip_bus_readdata,
 183:ioLIB/wizchip_conf.c ****             wizchip_bus_writedata
 184:ioLIB/wizchip_conf.c ****         },
 185:ioLIB/wizchip_conf.c **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 8


 186:ioLIB/wizchip_conf.c ****     }
 187:ioLIB/wizchip_conf.c **** };
 188:ioLIB/wizchip_conf.c **** 
 189:ioLIB/wizchip_conf.c **** 
 190:ioLIB/wizchip_conf.c **** static uint8_t    _DNS_[4];      // DNS server ip address
 191:ioLIB/wizchip_conf.c **** static dhcp_mode  _DHCP_;        // DHCP mode
 192:ioLIB/wizchip_conf.c **** 
 193:ioLIB/wizchip_conf.c **** void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
 194:ioLIB/wizchip_conf.c **** {
 236              		.loc 1 194 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 195:ioLIB/wizchip_conf.c ****    if(!cris_en || !cris_ex)
 241              		.loc 1 195 4 view .LVU18
 242              		.loc 1 195 6 is_stmt 0 view .LVU19
 243 0000 20B1     		cbz	r0, .L14
 244              		.loc 1 195 16 discriminator 1 view .LVU20
 245 0002 19B1     		cbz	r1, .L14
 246 0004 044B     		ldr	r3, .L15
 247 0006 C3E90301 		strd	r0, r1, [r3, #12]
 196:ioLIB/wizchip_conf.c ****    {
 197:ioLIB/wizchip_conf.c ****       WIZCHIP.CRIS._enter = wizchip_cris_enter;
 198:ioLIB/wizchip_conf.c ****       WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 199:ioLIB/wizchip_conf.c ****    }
 200:ioLIB/wizchip_conf.c ****    else
 201:ioLIB/wizchip_conf.c ****    {
 202:ioLIB/wizchip_conf.c ****       WIZCHIP.CRIS._enter = cris_en;
 203:ioLIB/wizchip_conf.c ****       WIZCHIP.CRIS._exit  = cris_ex;
 204:ioLIB/wizchip_conf.c ****    }
 205:ioLIB/wizchip_conf.c **** }
 248              		.loc 1 205 1 view .LVU21
 249 000a 7047     		bx	lr
 250              	.L14:
 198:ioLIB/wizchip_conf.c ****    }
 251              		.loc 1 198 27 view .LVU22
 252 000c 0349     		ldr	r1, .L15+4
 253              	.LVL6:
 197:ioLIB/wizchip_conf.c ****       WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 254              		.loc 1 197 27 view .LVU23
 255 000e 0448     		ldr	r0, .L15+8
 256              	.LVL7:
 197:ioLIB/wizchip_conf.c ****       WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 257              		.loc 1 197 27 view .LVU24
 258 0010 014B     		ldr	r3, .L15
 259 0012 C3E90301 		strd	r0, r1, [r3, #12]
 260              		.loc 1 205 1 view .LVU25
 261 0016 7047     		bx	lr
 262              	.L16:
 263              		.align	2
 264              	.L15:
 265 0018 00000000 		.word	.LANCHOR0
 266 001c 00000000 		.word	wizchip_cris_exit
 267 0020 00000000 		.word	wizchip_cris_enter
 268              		.cfi_endproc
 269              	.LFE10:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 9


 271              		.section	.text.reg_wizchip_cs_cbfunc,"ax",%progbits
 272              		.align	1
 273              		.p2align 2,,3
 274              		.global	reg_wizchip_cs_cbfunc
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	reg_wizchip_cs_cbfunc:
 280              	.LVL8:
 281              	.LFB11:
 206:ioLIB/wizchip_conf.c **** 
 207:ioLIB/wizchip_conf.c **** void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
 208:ioLIB/wizchip_conf.c **** {
 282              		.loc 1 208 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 209:ioLIB/wizchip_conf.c ****    if(!cs_sel || !cs_desel)
 287              		.loc 1 209 4 view .LVU27
 288              		.loc 1 209 6 is_stmt 0 view .LVU28
 289 0000 20B1     		cbz	r0, .L19
 290              		.loc 1 209 15 discriminator 1 view .LVU29
 291 0002 19B1     		cbz	r1, .L19
 292 0004 044B     		ldr	r3, .L20
 293 0006 C3E90501 		strd	r0, r1, [r3, #20]
 210:ioLIB/wizchip_conf.c ****    {
 211:ioLIB/wizchip_conf.c ****       WIZCHIP.CS._select   = wizchip_cs_select;
 212:ioLIB/wizchip_conf.c ****       WIZCHIP.CS._deselect = wizchip_cs_deselect;
 213:ioLIB/wizchip_conf.c ****    }
 214:ioLIB/wizchip_conf.c ****    else
 215:ioLIB/wizchip_conf.c ****    {
 216:ioLIB/wizchip_conf.c ****       WIZCHIP.CS._select   = cs_sel;
 217:ioLIB/wizchip_conf.c ****       WIZCHIP.CS._deselect = cs_desel;
 218:ioLIB/wizchip_conf.c ****    }
 219:ioLIB/wizchip_conf.c **** }
 294              		.loc 1 219 1 view .LVU30
 295 000a 7047     		bx	lr
 296              	.L19:
 212:ioLIB/wizchip_conf.c ****    }
 297              		.loc 1 212 28 view .LVU31
 298 000c 0349     		ldr	r1, .L20+4
 299              	.LVL9:
 211:ioLIB/wizchip_conf.c ****       WIZCHIP.CS._deselect = wizchip_cs_deselect;
 300              		.loc 1 211 28 view .LVU32
 301 000e 0448     		ldr	r0, .L20+8
 302              	.LVL10:
 211:ioLIB/wizchip_conf.c ****       WIZCHIP.CS._deselect = wizchip_cs_deselect;
 303              		.loc 1 211 28 view .LVU33
 304 0010 014B     		ldr	r3, .L20
 305 0012 C3E90501 		strd	r0, r1, [r3, #20]
 306              		.loc 1 219 1 view .LVU34
 307 0016 7047     		bx	lr
 308              	.L21:
 309              		.align	2
 310              	.L20:
 311 0018 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 10


 312 001c 00000000 		.word	wizchip_cs_deselect
 313 0020 00000000 		.word	wizchip_cs_select
 314              		.cfi_endproc
 315              	.LFE11:
 317              		.section	.text.reg_wizchip_bus_cbfunc,"ax",%progbits
 318              		.align	1
 319              		.p2align 2,,3
 320              		.global	reg_wizchip_bus_cbfunc
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	reg_wizchip_bus_cbfunc:
 326              	.LVL11:
 327              	.LFB12:
 220:ioLIB/wizchip_conf.c **** 
 221:ioLIB/wizchip_conf.c **** //M20150515 : For integrating with W5300
 222:ioLIB/wizchip_conf.c **** //void reg_wizchip_bus_cbfunc(uint8_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, uint8_
 223:ioLIB/wizchip_conf.c **** void reg_wizchip_bus_cbfunc(iodata_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, iodata_
 224:ioLIB/wizchip_conf.c **** {
 328              		.loc 1 224 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		@ link register save eliminated.
 225:ioLIB/wizchip_conf.c ****    while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_BUS_));
 333              		.loc 1 225 4 view .LVU36
 334              		.loc 1 225 19 is_stmt 0 view .LVU37
 335 0000 074B     		ldr	r3, .L27
 336 0002 1A88     		ldrh	r2, [r3]
 337 0004 D205     		lsls	r2, r2, #23
 338 0006 00D4     		bmi	.L23
 339              	.L24:
 340              		.loc 1 225 53 is_stmt 1 discriminator 1 view .LVU38
 341              		.loc 1 225 9 discriminator 1 view .LVU39
 342              		.loc 1 225 53 discriminator 1 view .LVU40
 343              		.loc 1 225 9 discriminator 1 view .LVU41
 344 0008 FEE7     		b	.L24
 345              	.L23:
 346              		.loc 1 225 53 view .LVU42
 347              		.loc 1 225 9 view .LVU43
 226:ioLIB/wizchip_conf.c ****    //M20150601 : Rename call back function for integrating with W5300
 227:ioLIB/wizchip_conf.c ****    /*
 228:ioLIB/wizchip_conf.c ****    if(!bus_rb || !bus_wb)
 229:ioLIB/wizchip_conf.c ****    {
 230:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._read_byte   = wizchip_bus_readbyte;
 231:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._write_byte  = wizchip_bus_writebyte;
 232:ioLIB/wizchip_conf.c ****    }
 233:ioLIB/wizchip_conf.c ****    else
 234:ioLIB/wizchip_conf.c ****    {
 235:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._read_byte   = bus_rb;
 236:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._write_byte  = bus_wb;
 237:ioLIB/wizchip_conf.c ****    }
 238:ioLIB/wizchip_conf.c ****    */
 239:ioLIB/wizchip_conf.c ****    if(!bus_rb || !bus_wb)
 348              		.loc 1 239 4 view .LVU44
 349              		.loc 1 239 6 is_stmt 0 view .LVU45
 350 000a 18B1     		cbz	r0, .L26
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 11


 351              		.loc 1 239 15 discriminator 1 view .LVU46
 352 000c 11B1     		cbz	r1, .L26
 353 000e C3E90701 		strd	r0, r1, [r3, #28]
 240:ioLIB/wizchip_conf.c ****    {
 241:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._read_data   = wizchip_bus_readdata;
 242:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._write_data  = wizchip_bus_writedata;
 243:ioLIB/wizchip_conf.c ****    }
 244:ioLIB/wizchip_conf.c ****    else
 245:ioLIB/wizchip_conf.c ****    {
 246:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._read_data   = bus_rb;
 247:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._write_data  = bus_wb;
 248:ioLIB/wizchip_conf.c ****    }
 249:ioLIB/wizchip_conf.c **** }
 354              		.loc 1 249 1 view .LVU47
 355 0012 7047     		bx	lr
 356              	.L26:
 242:ioLIB/wizchip_conf.c ****    }
 357              		.loc 1 242 35 view .LVU48
 358 0014 0349     		ldr	r1, .L27+4
 359              	.LVL12:
 241:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._write_data  = wizchip_bus_writedata;
 360              		.loc 1 241 35 view .LVU49
 361 0016 0448     		ldr	r0, .L27+8
 362              	.LVL13:
 241:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.BUS._write_data  = wizchip_bus_writedata;
 363              		.loc 1 241 35 view .LVU50
 364 0018 C3E90701 		strd	r0, r1, [r3, #28]
 365              		.loc 1 249 1 view .LVU51
 366 001c 7047     		bx	lr
 367              	.L28:
 368 001e 00BF     		.align	2
 369              	.L27:
 370 0020 00000000 		.word	.LANCHOR0
 371 0024 00000000 		.word	wizchip_bus_writedata
 372 0028 00000000 		.word	wizchip_bus_readdata
 373              		.cfi_endproc
 374              	.LFE12:
 376              		.section	.text.reg_wizchip_spi_cbfunc,"ax",%progbits
 377              		.align	1
 378              		.p2align 2,,3
 379              		.global	reg_wizchip_spi_cbfunc
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	reg_wizchip_spi_cbfunc:
 385              	.LVL14:
 386              	.LFB13:
 250:ioLIB/wizchip_conf.c **** 
 251:ioLIB/wizchip_conf.c **** void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
 252:ioLIB/wizchip_conf.c **** {
 387              		.loc 1 252 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		@ link register save eliminated.
 253:ioLIB/wizchip_conf.c ****    while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 392              		.loc 1 253 4 view .LVU53
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 12


 393              		.loc 1 253 19 is_stmt 0 view .LVU54
 394 0000 074B     		ldr	r3, .L34
 395 0002 1A88     		ldrh	r2, [r3]
 396 0004 9205     		lsls	r2, r2, #22
 397 0006 00D4     		bmi	.L30
 398              	.L31:
 399              		.loc 1 253 53 is_stmt 1 discriminator 1 view .LVU55
 400              		.loc 1 253 9 discriminator 1 view .LVU56
 401              		.loc 1 253 53 discriminator 1 view .LVU57
 402              		.loc 1 253 9 discriminator 1 view .LVU58
 403 0008 FEE7     		b	.L31
 404              	.L30:
 405              		.loc 1 253 53 view .LVU59
 406              		.loc 1 253 9 view .LVU60
 254:ioLIB/wizchip_conf.c ****    
 255:ioLIB/wizchip_conf.c ****    if(!spi_rb || !spi_wb)
 407              		.loc 1 255 4 view .LVU61
 408              		.loc 1 255 6 is_stmt 0 view .LVU62
 409 000a 18B1     		cbz	r0, .L33
 410              		.loc 1 255 15 discriminator 1 view .LVU63
 411 000c 11B1     		cbz	r1, .L33
 412 000e C3E90701 		strd	r0, r1, [r3, #28]
 256:ioLIB/wizchip_conf.c ****    {
 257:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 258:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 259:ioLIB/wizchip_conf.c ****    }
 260:ioLIB/wizchip_conf.c ****    else
 261:ioLIB/wizchip_conf.c ****    {
 262:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._read_byte   = spi_rb;
 263:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_byte  = spi_wb;
 264:ioLIB/wizchip_conf.c ****    }
 265:ioLIB/wizchip_conf.c **** }
 413              		.loc 1 265 1 view .LVU64
 414 0012 7047     		bx	lr
 415              	.L33:
 258:ioLIB/wizchip_conf.c ****    }
 416              		.loc 1 258 35 view .LVU65
 417 0014 0349     		ldr	r1, .L34+4
 418              	.LVL15:
 257:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 419              		.loc 1 257 35 view .LVU66
 420 0016 0448     		ldr	r0, .L34+8
 421              	.LVL16:
 257:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 422              		.loc 1 257 35 view .LVU67
 423 0018 C3E90701 		strd	r0, r1, [r3, #28]
 424              		.loc 1 265 1 view .LVU68
 425 001c 7047     		bx	lr
 426              	.L35:
 427 001e 00BF     		.align	2
 428              	.L34:
 429 0020 00000000 		.word	.LANCHOR0
 430 0024 00000000 		.word	wizchip_spi_writebyte
 431 0028 00000000 		.word	wizchip_spi_readbyte
 432              		.cfi_endproc
 433              	.LFE13:
 435              		.section	.text.reg_wizchip_spiburst_cbfunc,"ax",%progbits
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 13


 436              		.align	1
 437              		.p2align 2,,3
 438              		.global	reg_wizchip_spiburst_cbfunc
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	reg_wizchip_spiburst_cbfunc:
 444              	.LVL17:
 445              	.LFB14:
 266:ioLIB/wizchip_conf.c **** 
 267:ioLIB/wizchip_conf.c **** // 20140626 Eric Added for SPI burst operations
 268:ioLIB/wizchip_conf.c **** void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_
 269:ioLIB/wizchip_conf.c **** {
 446              		.loc 1 269 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 270:ioLIB/wizchip_conf.c ****    while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 451              		.loc 1 270 4 view .LVU70
 452              		.loc 1 270 19 is_stmt 0 view .LVU71
 453 0000 074B     		ldr	r3, .L41
 454 0002 1A88     		ldrh	r2, [r3]
 455 0004 9205     		lsls	r2, r2, #22
 456 0006 00D4     		bmi	.L37
 457              	.L38:
 458              		.loc 1 270 53 is_stmt 1 discriminator 1 view .LVU72
 459              		.loc 1 270 9 discriminator 1 view .LVU73
 460              		.loc 1 270 53 discriminator 1 view .LVU74
 461              		.loc 1 270 9 discriminator 1 view .LVU75
 462 0008 FEE7     		b	.L38
 463              	.L37:
 464              		.loc 1 270 53 view .LVU76
 465              		.loc 1 270 9 view .LVU77
 271:ioLIB/wizchip_conf.c **** 
 272:ioLIB/wizchip_conf.c ****    if(!spi_rb || !spi_wb)
 466              		.loc 1 272 4 view .LVU78
 467              		.loc 1 272 6 is_stmt 0 view .LVU79
 468 000a 18B1     		cbz	r0, .L40
 469              		.loc 1 272 15 discriminator 1 view .LVU80
 470 000c 11B1     		cbz	r1, .L40
 471 000e C3E90901 		strd	r0, r1, [r3, #36]
 273:ioLIB/wizchip_conf.c ****    {
 274:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 275:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 276:ioLIB/wizchip_conf.c ****    }
 277:ioLIB/wizchip_conf.c ****    else
 278:ioLIB/wizchip_conf.c ****    {
 279:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._read_burst   = spi_rb;
 280:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_burst  = spi_wb;
 281:ioLIB/wizchip_conf.c ****    }
 282:ioLIB/wizchip_conf.c **** }
 472              		.loc 1 282 1 view .LVU81
 473 0012 7047     		bx	lr
 474              	.L40:
 275:ioLIB/wizchip_conf.c ****    }
 475              		.loc 1 275 36 view .LVU82
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 14


 476 0014 0349     		ldr	r1, .L41+4
 477              	.LVL18:
 274:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 478              		.loc 1 274 36 view .LVU83
 479 0016 0448     		ldr	r0, .L41+8
 480              	.LVL19:
 274:ioLIB/wizchip_conf.c ****       WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 481              		.loc 1 274 36 view .LVU84
 482 0018 C3E90901 		strd	r0, r1, [r3, #36]
 483              		.loc 1 282 1 view .LVU85
 484 001c 7047     		bx	lr
 485              	.L42:
 486 001e 00BF     		.align	2
 487              	.L41:
 488 0020 00000000 		.word	.LANCHOR0
 489 0024 00000000 		.word	wizchip_spi_writeburst
 490 0028 00000000 		.word	wizchip_spi_readburst
 491              		.cfi_endproc
 492              	.LFE14:
 494              		.section	.text.ctlnetwork,"ax",%progbits
 495              		.align	1
 496              		.p2align 2,,3
 497              		.global	ctlnetwork
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	ctlnetwork:
 503              	.LVL20:
 504              	.LFB16:
 283:ioLIB/wizchip_conf.c **** 
 284:ioLIB/wizchip_conf.c **** int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
 285:ioLIB/wizchip_conf.c **** {
 286:ioLIB/wizchip_conf.c **** #if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
 287:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 288:ioLIB/wizchip_conf.c **** #endif
 289:ioLIB/wizchip_conf.c ****    uint8_t* ptmp[2] = {0,0};
 290:ioLIB/wizchip_conf.c ****    switch(cwtype)
 291:ioLIB/wizchip_conf.c ****    {
 292:ioLIB/wizchip_conf.c ****       case CW_RESET_WIZCHIP:
 293:ioLIB/wizchip_conf.c ****          wizchip_sw_reset();
 294:ioLIB/wizchip_conf.c ****          break;
 295:ioLIB/wizchip_conf.c ****       case CW_INIT_WIZCHIP:
 296:ioLIB/wizchip_conf.c ****          if(arg != 0) 
 297:ioLIB/wizchip_conf.c ****          {
 298:ioLIB/wizchip_conf.c ****             ptmp[0] = (uint8_t*)arg;
 299:ioLIB/wizchip_conf.c ****             ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 300:ioLIB/wizchip_conf.c ****          }
 301:ioLIB/wizchip_conf.c ****          return wizchip_init(ptmp[0], ptmp[1]);
 302:ioLIB/wizchip_conf.c ****       case CW_CLR_INTERRUPT:
 303:ioLIB/wizchip_conf.c ****          wizchip_clrinterrupt(*((intr_kind*)arg));
 304:ioLIB/wizchip_conf.c ****          break;
 305:ioLIB/wizchip_conf.c ****       case CW_GET_INTERRUPT:
 306:ioLIB/wizchip_conf.c ****         *((intr_kind*)arg) = wizchip_getinterrupt();
 307:ioLIB/wizchip_conf.c ****          break;
 308:ioLIB/wizchip_conf.c ****       case CW_SET_INTRMASK:
 309:ioLIB/wizchip_conf.c ****          wizchip_setinterruptmask(*((intr_kind*)arg));
 310:ioLIB/wizchip_conf.c ****          break;         
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 15


 311:ioLIB/wizchip_conf.c ****       case CW_GET_INTRMASK:
 312:ioLIB/wizchip_conf.c ****          *((intr_kind*)arg) = wizchip_getinterruptmask();
 313:ioLIB/wizchip_conf.c ****          break;
 314:ioLIB/wizchip_conf.c ****    //M20150601 : This can be supported by W5200, W5500
 315:ioLIB/wizchip_conf.c ****    //#if _WIZCHIP_ > W5100
 316:ioLIB/wizchip_conf.c ****    #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
 317:ioLIB/wizchip_conf.c ****       case CW_SET_INTRTIME:
 318:ioLIB/wizchip_conf.c ****          setINTLEVEL(*(uint16_t*)arg);
 319:ioLIB/wizchip_conf.c ****          break;
 320:ioLIB/wizchip_conf.c ****       case CW_GET_INTRTIME:
 321:ioLIB/wizchip_conf.c ****          *(uint16_t*)arg = getINTLEVEL();
 322:ioLIB/wizchip_conf.c ****          break;
 323:ioLIB/wizchip_conf.c ****    #endif
 324:ioLIB/wizchip_conf.c ****       case CW_GET_ID:
 325:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 326:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 327:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 328:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 329:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 330:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 331:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[6] = 0;
 332:ioLIB/wizchip_conf.c ****          break;
 333:ioLIB/wizchip_conf.c ****    #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
 334:ioLIB/wizchip_conf.c ****       case CW_RESET_PHY:
 335:ioLIB/wizchip_conf.c ****          wizphy_reset();
 336:ioLIB/wizchip_conf.c ****          break;
 337:ioLIB/wizchip_conf.c ****       case CW_SET_PHYCONF:
 338:ioLIB/wizchip_conf.c ****          wizphy_setphyconf((wiz_PhyConf*)arg);
 339:ioLIB/wizchip_conf.c ****          break;
 340:ioLIB/wizchip_conf.c ****       case CW_GET_PHYCONF:
 341:ioLIB/wizchip_conf.c ****          wizphy_getphyconf((wiz_PhyConf*)arg);
 342:ioLIB/wizchip_conf.c ****          break;
 343:ioLIB/wizchip_conf.c ****       case CW_GET_PHYSTATUS:
 344:ioLIB/wizchip_conf.c ****          break;
 345:ioLIB/wizchip_conf.c ****       case CW_SET_PHYPOWMODE:
 346:ioLIB/wizchip_conf.c ****          return wizphy_setphypmode(*(uint8_t*)arg);
 347:ioLIB/wizchip_conf.c ****    #endif
 348:ioLIB/wizchip_conf.c ****    #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
 349:ioLIB/wizchip_conf.c ****       case CW_GET_PHYPOWMODE:
 350:ioLIB/wizchip_conf.c ****          tmp = wizphy_getphypmode();
 351:ioLIB/wizchip_conf.c ****          if((int8_t)tmp == -1) return -1;
 352:ioLIB/wizchip_conf.c ****          *(uint8_t*)arg = tmp;
 353:ioLIB/wizchip_conf.c ****          break;
 354:ioLIB/wizchip_conf.c ****       case CW_GET_PHYLINK:
 355:ioLIB/wizchip_conf.c ****          tmp = wizphy_getphylink();
 356:ioLIB/wizchip_conf.c ****          if((int8_t)tmp == -1) return -1;
 357:ioLIB/wizchip_conf.c ****          *(uint8_t*)arg = tmp;
 358:ioLIB/wizchip_conf.c ****          break;
 359:ioLIB/wizchip_conf.c ****    #endif      
 360:ioLIB/wizchip_conf.c ****       default:
 361:ioLIB/wizchip_conf.c ****          return -1;
 362:ioLIB/wizchip_conf.c ****    }
 363:ioLIB/wizchip_conf.c ****    return 0;
 364:ioLIB/wizchip_conf.c **** }
 365:ioLIB/wizchip_conf.c **** 
 366:ioLIB/wizchip_conf.c **** 
 367:ioLIB/wizchip_conf.c **** int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 16


 368:ioLIB/wizchip_conf.c **** {
 505              		.loc 1 368 1 is_stmt 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 0
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 369:ioLIB/wizchip_conf.c ****    
 370:ioLIB/wizchip_conf.c ****    switch(cntype)
 509              		.loc 1 370 4 view .LVU87
 368:ioLIB/wizchip_conf.c ****    
 510              		.loc 1 368 1 is_stmt 0 view .LVU88
 511 0000 38B5     		push	{r3, r4, r5, lr}
 512              	.LCFI0:
 513              		.cfi_def_cfa_offset 16
 514              		.cfi_offset 3, -16
 515              		.cfi_offset 4, -12
 516              		.cfi_offset 5, -8
 517              		.cfi_offset 14, -4
 368:ioLIB/wizchip_conf.c ****    
 518              		.loc 1 368 1 view .LVU89
 519 0002 0C46     		mov	r4, r1
 520              		.loc 1 370 4 view .LVU90
 521 0004 0528     		cmp	r0, #5
 522 0006 00F28780 		bhi	.L53
 523 000a DFE800F0 		tbb	[pc, r0]
 524              	.L46:
 525 000e 16       		.byte	(.L51-.L46)/2
 526 000f 38       		.byte	(.L50-.L46)/2
 527 0010 5F       		.byte	(.L49-.L46)/2
 528 0011 6D       		.byte	(.L48-.L46)/2
 529 0012 73       		.byte	(.L47-.L46)/2
 530 0013 03       		.byte	(.L45-.L46)/2
 531              		.p2align 1
 532              	.L45:
 371:ioLIB/wizchip_conf.c ****    {
 372:ioLIB/wizchip_conf.c ****       case CN_SET_NETINFO:
 373:ioLIB/wizchip_conf.c ****          wizchip_setnetinfo((wiz_NetInfo*)arg);
 374:ioLIB/wizchip_conf.c ****          break;
 375:ioLIB/wizchip_conf.c ****       case CN_GET_NETINFO:
 376:ioLIB/wizchip_conf.c ****          wizchip_getnetinfo((wiz_NetInfo*)arg);
 377:ioLIB/wizchip_conf.c ****          break;
 378:ioLIB/wizchip_conf.c ****       case CN_SET_NETMODE:
 379:ioLIB/wizchip_conf.c ****          return wizchip_setnetmode(*(netmode_type*)arg);
 380:ioLIB/wizchip_conf.c ****       case CN_GET_NETMODE:
 381:ioLIB/wizchip_conf.c ****          *(netmode_type*)arg = wizchip_getnetmode();
 382:ioLIB/wizchip_conf.c ****          break;
 383:ioLIB/wizchip_conf.c ****       case CN_SET_TIMEOUT:
 384:ioLIB/wizchip_conf.c ****          wizchip_settimeout((wiz_NetTimeout*)arg);
 385:ioLIB/wizchip_conf.c ****          break;
 386:ioLIB/wizchip_conf.c ****       case CN_GET_TIMEOUT:
 387:ioLIB/wizchip_conf.c ****          wizchip_gettimeout((wiz_NetTimeout*)arg);
 533              		.loc 1 387 10 is_stmt 1 view .LVU91
 534              	.LVL21:
 535              	.LBB20:
 536              	.LBI20:
 388:ioLIB/wizchip_conf.c ****          break;
 389:ioLIB/wizchip_conf.c ****       default:
 390:ioLIB/wizchip_conf.c ****          return -1;
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 17


 391:ioLIB/wizchip_conf.c ****    }
 392:ioLIB/wizchip_conf.c ****    return 0;
 393:ioLIB/wizchip_conf.c **** }
 394:ioLIB/wizchip_conf.c **** 
 395:ioLIB/wizchip_conf.c **** void wizchip_sw_reset(void)
 396:ioLIB/wizchip_conf.c **** {
 397:ioLIB/wizchip_conf.c ****    uint8_t gw[4], sn[4], sip[4];
 398:ioLIB/wizchip_conf.c ****    uint8_t mac[6];
 399:ioLIB/wizchip_conf.c **** //A20150601
 400:ioLIB/wizchip_conf.c **** #if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
 401:ioLIB/wizchip_conf.c ****    uint16_t mr = (uint16_t)getMR();
 402:ioLIB/wizchip_conf.c ****    setMR(mr | MR_IND);
 403:ioLIB/wizchip_conf.c **** #endif
 404:ioLIB/wizchip_conf.c **** //
 405:ioLIB/wizchip_conf.c ****    getSHAR(mac);
 406:ioLIB/wizchip_conf.c ****    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 407:ioLIB/wizchip_conf.c ****    setMR(MR_RST);
 408:ioLIB/wizchip_conf.c ****    getMR(); // for delay
 409:ioLIB/wizchip_conf.c **** //A2015051 : For indirect bus mode 
 410:ioLIB/wizchip_conf.c **** #if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
 411:ioLIB/wizchip_conf.c ****    setMR(mr | MR_IND);
 412:ioLIB/wizchip_conf.c **** #endif
 413:ioLIB/wizchip_conf.c **** //
 414:ioLIB/wizchip_conf.c ****    setSHAR(mac);
 415:ioLIB/wizchip_conf.c ****    setGAR(gw);
 416:ioLIB/wizchip_conf.c ****    setSUBR(sn);
 417:ioLIB/wizchip_conf.c ****    setSIPR(sip);
 418:ioLIB/wizchip_conf.c **** }
 419:ioLIB/wizchip_conf.c **** 
 420:ioLIB/wizchip_conf.c **** int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
 421:ioLIB/wizchip_conf.c **** {
 422:ioLIB/wizchip_conf.c ****    int8_t i;
 423:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 424:ioLIB/wizchip_conf.c ****    int8_t j;
 425:ioLIB/wizchip_conf.c **** #endif
 426:ioLIB/wizchip_conf.c ****    int8_t tmp = 0;
 427:ioLIB/wizchip_conf.c ****    wizchip_sw_reset();
 428:ioLIB/wizchip_conf.c ****    if(txsize)
 429:ioLIB/wizchip_conf.c ****    {
 430:ioLIB/wizchip_conf.c ****       tmp = 0;
 431:ioLIB/wizchip_conf.c **** //M20150601 : For integrating with W5300
 432:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5300
 433:ioLIB/wizchip_conf.c **** 		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 434:ioLIB/wizchip_conf.c **** 		{
 435:ioLIB/wizchip_conf.c **** 			if(txsize[i] > 64) return -1;   //No use 64KB even if W5300 support max 64KB memory allocation
 436:ioLIB/wizchip_conf.c **** 			tmp += txsize[i];
 437:ioLIB/wizchip_conf.c **** 			if(tmp > 128) return -1;
 438:ioLIB/wizchip_conf.c **** 		}
 439:ioLIB/wizchip_conf.c **** 		if(tmp % 8) return -1;
 440:ioLIB/wizchip_conf.c **** #else
 441:ioLIB/wizchip_conf.c **** 		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 442:ioLIB/wizchip_conf.c **** 		{
 443:ioLIB/wizchip_conf.c **** 			tmp += txsize[i];
 444:ioLIB/wizchip_conf.c **** 
 445:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 446:ioLIB/wizchip_conf.c **** 			if(tmp > 8) return -1;
 447:ioLIB/wizchip_conf.c **** #else
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 18


 448:ioLIB/wizchip_conf.c **** 			if(tmp > 16) return -1;
 449:ioLIB/wizchip_conf.c **** #endif
 450:ioLIB/wizchip_conf.c **** 		}
 451:ioLIB/wizchip_conf.c **** #endif
 452:ioLIB/wizchip_conf.c **** 		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 453:ioLIB/wizchip_conf.c **** 		{
 454:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
 455:ioLIB/wizchip_conf.c **** 			j = 0;
 456:ioLIB/wizchip_conf.c **** 			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
 457:ioLIB/wizchip_conf.c **** 			setSn_TXBUF_SIZE(i, j);
 458:ioLIB/wizchip_conf.c **** #else
 459:ioLIB/wizchip_conf.c **** 			setSn_TXBUF_SIZE(i, txsize[i]);
 460:ioLIB/wizchip_conf.c **** #endif
 461:ioLIB/wizchip_conf.c **** 		}	
 462:ioLIB/wizchip_conf.c ****    }
 463:ioLIB/wizchip_conf.c **** 
 464:ioLIB/wizchip_conf.c ****    if(rxsize)
 465:ioLIB/wizchip_conf.c ****    {
 466:ioLIB/wizchip_conf.c ****       tmp = 0;
 467:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5300
 468:ioLIB/wizchip_conf.c ****       for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 469:ioLIB/wizchip_conf.c **** 		{
 470:ioLIB/wizchip_conf.c **** 			if(rxsize[i] > 64) return -1;   //No use 64KB even if W5300 support max 64KB memory allocation
 471:ioLIB/wizchip_conf.c **** 			tmp += rxsize[i];
 472:ioLIB/wizchip_conf.c **** 			if(tmp > 128) return -1;
 473:ioLIB/wizchip_conf.c **** 		}
 474:ioLIB/wizchip_conf.c **** 		if(tmp % 8) return -1;
 475:ioLIB/wizchip_conf.c **** #else
 476:ioLIB/wizchip_conf.c **** 		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 477:ioLIB/wizchip_conf.c **** 		{
 478:ioLIB/wizchip_conf.c **** 			tmp += rxsize[i];
 479:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 480:ioLIB/wizchip_conf.c **** 			if(tmp > 8) return -1;
 481:ioLIB/wizchip_conf.c **** #else
 482:ioLIB/wizchip_conf.c **** 			if(tmp > 16) return -1;
 483:ioLIB/wizchip_conf.c **** #endif
 484:ioLIB/wizchip_conf.c **** 		}
 485:ioLIB/wizchip_conf.c **** #endif
 486:ioLIB/wizchip_conf.c **** 		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 487:ioLIB/wizchip_conf.c **** 		{
 488:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	// add condition for w5100
 489:ioLIB/wizchip_conf.c **** 			j = 0;
 490:ioLIB/wizchip_conf.c **** 			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
 491:ioLIB/wizchip_conf.c **** 			setSn_RXBUF_SIZE(i, j);
 492:ioLIB/wizchip_conf.c **** #else
 493:ioLIB/wizchip_conf.c **** 			setSn_RXBUF_SIZE(i, rxsize[i]);
 494:ioLIB/wizchip_conf.c **** #endif
 495:ioLIB/wizchip_conf.c **** 		}
 496:ioLIB/wizchip_conf.c ****    }
 497:ioLIB/wizchip_conf.c ****    return 0;
 498:ioLIB/wizchip_conf.c **** }
 499:ioLIB/wizchip_conf.c **** 
 500:ioLIB/wizchip_conf.c **** void wizchip_clrinterrupt(intr_kind intr)
 501:ioLIB/wizchip_conf.c **** {
 502:ioLIB/wizchip_conf.c ****    uint8_t ir  = (uint8_t)intr;
 503:ioLIB/wizchip_conf.c ****    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 504:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 19


 505:ioLIB/wizchip_conf.c ****    ir |= (1<<4); // IK_WOL
 506:ioLIB/wizchip_conf.c **** #endif
 507:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5200
 508:ioLIB/wizchip_conf.c ****    ir |= (1 << 6);
 509:ioLIB/wizchip_conf.c **** #endif
 510:ioLIB/wizchip_conf.c ****    
 511:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 512:ioLIB/wizchip_conf.c ****    sir &= 0x0F;
 513:ioLIB/wizchip_conf.c **** #endif
 514:ioLIB/wizchip_conf.c **** 
 515:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ <= W5100S
 516:ioLIB/wizchip_conf.c ****    ir |= sir;
 517:ioLIB/wizchip_conf.c ****    setIR(ir);
 518:ioLIB/wizchip_conf.c **** //A20150601 : For integrating with W5300
 519:ioLIB/wizchip_conf.c **** #elif _WIZCHIP_ == W5300
 520:ioLIB/wizchip_conf.c ****    setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
 521:ioLIB/wizchip_conf.c **** #else
 522:ioLIB/wizchip_conf.c ****    setIR(ir);
 523:ioLIB/wizchip_conf.c **** //M20200227 : For clear
 524:ioLIB/wizchip_conf.c ****    //setSIR(sir);
 525:ioLIB/wizchip_conf.c ****    for(ir=0; ir<8; ir++){
 526:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 527:ioLIB/wizchip_conf.c ****    }
 528:ioLIB/wizchip_conf.c **** 
 529:ioLIB/wizchip_conf.c **** #endif   
 530:ioLIB/wizchip_conf.c **** }
 531:ioLIB/wizchip_conf.c **** 
 532:ioLIB/wizchip_conf.c **** intr_kind wizchip_getinterrupt(void)
 533:ioLIB/wizchip_conf.c **** {
 534:ioLIB/wizchip_conf.c ****    uint8_t ir  = 0;
 535:ioLIB/wizchip_conf.c ****    uint8_t sir = 0;
 536:ioLIB/wizchip_conf.c ****    uint16_t ret = 0;
 537:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ <= W5100S
 538:ioLIB/wizchip_conf.c ****    ir = getIR();
 539:ioLIB/wizchip_conf.c ****    sir = ir & 0x0F;
 540:ioLIB/wizchip_conf.c **** //A20150601 : For integrating with W5300
 541:ioLIB/wizchip_conf.c **** #elif _WIZCHIP_  == W5300
 542:ioLIB/wizchip_conf.c ****    ret = getIR();
 543:ioLIB/wizchip_conf.c ****    ir = (uint8_t)(ret >> 8);
 544:ioLIB/wizchip_conf.c ****    sir = (uint8_t)ret;
 545:ioLIB/wizchip_conf.c **** #else
 546:ioLIB/wizchip_conf.c ****    ir  = getIR();
 547:ioLIB/wizchip_conf.c ****    sir = getSIR();
 548:ioLIB/wizchip_conf.c **** #endif         
 549:ioLIB/wizchip_conf.c **** 
 550:ioLIB/wizchip_conf.c **** //M20150601 : For Integrating with W5300
 551:ioLIB/wizchip_conf.c **** //#if _WIZCHIP_ < W5500
 552:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 553:ioLIB/wizchip_conf.c ****    ir &= ~(1<<4); // IK_WOL
 554:ioLIB/wizchip_conf.c **** #endif
 555:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5200
 556:ioLIB/wizchip_conf.c ****    ir &= ~(1 << 6);
 557:ioLIB/wizchip_conf.c **** #endif
 558:ioLIB/wizchip_conf.c ****   ret = sir;
 559:ioLIB/wizchip_conf.c ****   ret = (ret << 8) + ir;
 560:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 561:ioLIB/wizchip_conf.c **** }
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 20


 562:ioLIB/wizchip_conf.c **** 
 563:ioLIB/wizchip_conf.c **** void wizchip_setinterruptmask(intr_kind intr)
 564:ioLIB/wizchip_conf.c **** {
 565:ioLIB/wizchip_conf.c ****    uint8_t imr  = (uint8_t)intr;
 566:ioLIB/wizchip_conf.c ****    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 567:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 568:ioLIB/wizchip_conf.c ****    imr &= ~(1<<4); // IK_WOL
 569:ioLIB/wizchip_conf.c **** #endif
 570:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5200
 571:ioLIB/wizchip_conf.c ****    imr &= ~(1 << 6);
 572:ioLIB/wizchip_conf.c **** #endif
 573:ioLIB/wizchip_conf.c ****    
 574:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 575:ioLIB/wizchip_conf.c ****    simr &= 0x0F;
 576:ioLIB/wizchip_conf.c ****    imr |= simr;
 577:ioLIB/wizchip_conf.c ****    setIMR(imr);
 578:ioLIB/wizchip_conf.c **** //A20150601 : For integrating with W5300
 579:ioLIB/wizchip_conf.c **** #elif _WIZCHIP_ == W5300
 580:ioLIB/wizchip_conf.c ****    setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
 581:ioLIB/wizchip_conf.c **** #else
 582:ioLIB/wizchip_conf.c ****    setIMR(imr);
 583:ioLIB/wizchip_conf.c ****    setSIMR(simr);
 584:ioLIB/wizchip_conf.c **** #endif   
 585:ioLIB/wizchip_conf.c **** }
 586:ioLIB/wizchip_conf.c **** 
 587:ioLIB/wizchip_conf.c **** intr_kind wizchip_getinterruptmask(void)
 588:ioLIB/wizchip_conf.c **** {
 589:ioLIB/wizchip_conf.c ****    uint8_t imr  = 0;
 590:ioLIB/wizchip_conf.c ****    uint8_t simr = 0;
 591:ioLIB/wizchip_conf.c ****    uint16_t ret = 0;
 592:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 593:ioLIB/wizchip_conf.c ****    imr  = getIMR();
 594:ioLIB/wizchip_conf.c ****    simr = imr & 0x0F;
 595:ioLIB/wizchip_conf.c **** //A20150601 : For integrating with W5300
 596:ioLIB/wizchip_conf.c **** #elif _WIZCHIP_ == W5300
 597:ioLIB/wizchip_conf.c ****    ret = getIMR();
 598:ioLIB/wizchip_conf.c ****    imr = (uint8_t)(ret >> 8);
 599:ioLIB/wizchip_conf.c ****    simr = (uint8_t)ret;
 600:ioLIB/wizchip_conf.c **** #else
 601:ioLIB/wizchip_conf.c ****    imr  = getIMR();
 602:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 603:ioLIB/wizchip_conf.c **** #endif         
 604:ioLIB/wizchip_conf.c **** 
 605:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 606:ioLIB/wizchip_conf.c ****    imr &= ~(1<<4); // IK_WOL
 607:ioLIB/wizchip_conf.c **** #endif
 608:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5200
 609:ioLIB/wizchip_conf.c ****    imr &= ~(1 << 6);  // IK_DEST_UNREACH
 610:ioLIB/wizchip_conf.c **** #endif
 611:ioLIB/wizchip_conf.c ****   ret = simr;
 612:ioLIB/wizchip_conf.c ****   ret = (ret << 8) + imr;
 613:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 614:ioLIB/wizchip_conf.c **** }
 615:ioLIB/wizchip_conf.c **** 
 616:ioLIB/wizchip_conf.c **** int8_t wizphy_getphylink(void)
 617:ioLIB/wizchip_conf.c **** {
 618:ioLIB/wizchip_conf.c ****    int8_t tmp = PHY_LINK_OFF;
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 21


 619:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5100S
 620:ioLIB/wizchip_conf.c ****    if(getPHYSR() & PHYSR_LNK)
 621:ioLIB/wizchip_conf.c **** 	   tmp = PHY_LINK_ON;
 622:ioLIB/wizchip_conf.c **** #elif   _WIZCHIP_ == W5200
 623:ioLIB/wizchip_conf.c ****    if(getPHYSTATUS() & PHYSTATUS_LINK)
 624:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 625:ioLIB/wizchip_conf.c **** #elif _WIZCHIP_ == W5500
 626:ioLIB/wizchip_conf.c ****    if(getPHYCFGR() & PHYCFGR_LNK_ON)
 627:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 628:ioLIB/wizchip_conf.c **** 
 629:ioLIB/wizchip_conf.c **** #else
 630:ioLIB/wizchip_conf.c ****    tmp = -1;
 631:ioLIB/wizchip_conf.c **** #endif
 632:ioLIB/wizchip_conf.c ****    return tmp;
 633:ioLIB/wizchip_conf.c **** }
 634:ioLIB/wizchip_conf.c **** 
 635:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ > W5100
 636:ioLIB/wizchip_conf.c **** 
 637:ioLIB/wizchip_conf.c **** int8_t wizphy_getphypmode(void)
 638:ioLIB/wizchip_conf.c **** {
 639:ioLIB/wizchip_conf.c ****    int8_t tmp = 0;
 640:ioLIB/wizchip_conf.c ****    #if   _WIZCHIP_ == W5200
 641:ioLIB/wizchip_conf.c ****       if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
 642:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 643:ioLIB/wizchip_conf.c ****       else          
 644:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_NORM;
 645:ioLIB/wizchip_conf.c ****    #elif _WIZCHIP_ == 5500
 646:ioLIB/wizchip_conf.c ****       if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 647:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 648:ioLIB/wizchip_conf.c ****       else 
 649:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_NORM;
 650:ioLIB/wizchip_conf.c ****    #else
 651:ioLIB/wizchip_conf.c ****       tmp = -1;
 652:ioLIB/wizchip_conf.c ****    #endif
 653:ioLIB/wizchip_conf.c ****    return tmp;
 654:ioLIB/wizchip_conf.c **** }
 655:ioLIB/wizchip_conf.c **** #endif
 656:ioLIB/wizchip_conf.c **** 
 657:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5100S
 658:ioLIB/wizchip_conf.c **** void wizphy_reset(void)
 659:ioLIB/wizchip_conf.c **** {
 660:ioLIB/wizchip_conf.c **** 	uint16_t tmp = wiz_mdio_read(PHYMDIO_BMCR);
 661:ioLIB/wizchip_conf.c **** 	tmp |= BMCR_RESET;
 662:ioLIB/wizchip_conf.c **** 	wiz_mdio_write(PHYMDIO_BMCR, tmp);
 663:ioLIB/wizchip_conf.c **** 	while(wiz_mdio_read(PHYMDIO_BMCR)&BMCR_RESET){}
 664:ioLIB/wizchip_conf.c **** }
 665:ioLIB/wizchip_conf.c **** 
 666:ioLIB/wizchip_conf.c **** void wizphy_setphyconf(wiz_PhyConf* phyconf)
 667:ioLIB/wizchip_conf.c **** {
 668:ioLIB/wizchip_conf.c ****    uint16_t tmp = wiz_mdio_read(PHYMDIO_BMCR);
 669:ioLIB/wizchip_conf.c ****    if(phyconf->mode == PHY_MODE_AUTONEGO)
 670:ioLIB/wizchip_conf.c ****       tmp |= BMCR_AUTONEGO;
 671:ioLIB/wizchip_conf.c ****    else
 672:ioLIB/wizchip_conf.c ****    {
 673:ioLIB/wizchip_conf.c **** 	  tmp &= ~BMCR_AUTONEGO;
 674:ioLIB/wizchip_conf.c ****       if(phyconf->duplex == PHY_DUPLEX_FULL)
 675:ioLIB/wizchip_conf.c ****       {
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 22


 676:ioLIB/wizchip_conf.c ****     	  tmp |= BMCR_DUP;
 677:ioLIB/wizchip_conf.c ****       }
 678:ioLIB/wizchip_conf.c ****       else
 679:ioLIB/wizchip_conf.c ****       {
 680:ioLIB/wizchip_conf.c ****     	  tmp &= ~BMCR_DUP;
 681:ioLIB/wizchip_conf.c ****       }
 682:ioLIB/wizchip_conf.c ****       if(phyconf->speed == PHY_SPEED_100)
 683:ioLIB/wizchip_conf.c ****       {
 684:ioLIB/wizchip_conf.c ****     	  tmp |= BMCR_SPEED;
 685:ioLIB/wizchip_conf.c ****       }
 686:ioLIB/wizchip_conf.c ****       else
 687:ioLIB/wizchip_conf.c ****       {
 688:ioLIB/wizchip_conf.c ****     	  tmp &= ~BMCR_SPEED;
 689:ioLIB/wizchip_conf.c ****       }
 690:ioLIB/wizchip_conf.c ****    }
 691:ioLIB/wizchip_conf.c ****    wiz_mdio_write(PHYMDIO_BMCR, tmp);
 692:ioLIB/wizchip_conf.c **** }
 693:ioLIB/wizchip_conf.c **** 
 694:ioLIB/wizchip_conf.c **** void wizphy_getphyconf(wiz_PhyConf* phyconf)
 695:ioLIB/wizchip_conf.c **** {
 696:ioLIB/wizchip_conf.c ****    uint16_t tmp = 0;
 697:ioLIB/wizchip_conf.c ****    tmp = wiz_mdio_read(PHYMDIO_BMCR);
 698:ioLIB/wizchip_conf.c ****    phyconf->by   = PHY_CONFBY_SW;
 699:ioLIB/wizchip_conf.c ****    if(tmp & BMCR_AUTONEGO)
 700:ioLIB/wizchip_conf.c ****    {
 701:ioLIB/wizchip_conf.c **** 	   phyconf->mode = PHY_MODE_AUTONEGO;
 702:ioLIB/wizchip_conf.c ****    }
 703:ioLIB/wizchip_conf.c ****    else
 704:ioLIB/wizchip_conf.c ****    {
 705:ioLIB/wizchip_conf.c **** 	   phyconf->mode = PHY_MODE_MANUAL;
 706:ioLIB/wizchip_conf.c **** 	   if(tmp&BMCR_DUP) phyconf->duplex = PHY_DUPLEX_FULL;
 707:ioLIB/wizchip_conf.c **** 	   else phyconf->duplex = PHY_DUPLEX_HALF;
 708:ioLIB/wizchip_conf.c **** 	   if(tmp&BMCR_SPEED) phyconf->speed = PHY_SPEED_100;
 709:ioLIB/wizchip_conf.c **** 	   else phyconf->speed = PHY_SPEED_10;
 710:ioLIB/wizchip_conf.c ****    }
 711:ioLIB/wizchip_conf.c **** }
 712:ioLIB/wizchip_conf.c **** 
 713:ioLIB/wizchip_conf.c **** int8_t wizphy_setphypmode(uint8_t pmode)
 714:ioLIB/wizchip_conf.c **** {
 715:ioLIB/wizchip_conf.c ****    uint16_t tmp = 0;
 716:ioLIB/wizchip_conf.c ****    tmp = wiz_mdio_read(PHYMDIO_BMCR);
 717:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 718:ioLIB/wizchip_conf.c ****    {
 719:ioLIB/wizchip_conf.c ****       tmp |= BMCR_PWDN;
 720:ioLIB/wizchip_conf.c ****    }
 721:ioLIB/wizchip_conf.c ****    else
 722:ioLIB/wizchip_conf.c ****    {
 723:ioLIB/wizchip_conf.c **** 	   tmp &= ~BMCR_PWDN;
 724:ioLIB/wizchip_conf.c ****    }
 725:ioLIB/wizchip_conf.c ****    wiz_mdio_write(PHYMDIO_BMCR, tmp);
 726:ioLIB/wizchip_conf.c ****    tmp = wiz_mdio_read(PHYMDIO_BMCR);
 727:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 728:ioLIB/wizchip_conf.c ****    {
 729:ioLIB/wizchip_conf.c ****       if(tmp & BMCR_PWDN) return 0;
 730:ioLIB/wizchip_conf.c ****    }
 731:ioLIB/wizchip_conf.c ****    else
 732:ioLIB/wizchip_conf.c ****    {
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 23


 733:ioLIB/wizchip_conf.c ****       if((tmp & BMCR_PWDN) != BMCR_PWDN) return 0;
 734:ioLIB/wizchip_conf.c ****    }
 735:ioLIB/wizchip_conf.c ****    return -1;
 736:ioLIB/wizchip_conf.c **** }
 737:ioLIB/wizchip_conf.c **** 
 738:ioLIB/wizchip_conf.c **** #endif
 739:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5500
 740:ioLIB/wizchip_conf.c **** void wizphy_reset(void)
 741:ioLIB/wizchip_conf.c **** {
 742:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
 743:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 744:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 745:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 746:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 747:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 748:ioLIB/wizchip_conf.c **** }
 749:ioLIB/wizchip_conf.c **** 
 750:ioLIB/wizchip_conf.c **** void wizphy_setphyconf(wiz_PhyConf* phyconf)
 751:ioLIB/wizchip_conf.c **** {
 752:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 753:ioLIB/wizchip_conf.c ****    if(phyconf->by == PHY_CONFBY_SW)
 754:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMD;
 755:ioLIB/wizchip_conf.c ****    else
 756:ioLIB/wizchip_conf.c ****       tmp &= ~PHYCFGR_OPMD;
 757:ioLIB/wizchip_conf.c ****    if(phyconf->mode == PHY_MODE_AUTONEGO)
 758:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_ALLA;
 759:ioLIB/wizchip_conf.c ****    else
 760:ioLIB/wizchip_conf.c ****    {
 761:ioLIB/wizchip_conf.c ****       if(phyconf->duplex == PHY_DUPLEX_FULL)
 762:ioLIB/wizchip_conf.c ****       {
 763:ioLIB/wizchip_conf.c ****          if(phyconf->speed == PHY_SPEED_100)
 764:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_100F;
 765:ioLIB/wizchip_conf.c ****          else
 766:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_10F;
 767:ioLIB/wizchip_conf.c ****       }   
 768:ioLIB/wizchip_conf.c ****       else
 769:ioLIB/wizchip_conf.c ****       {
 770:ioLIB/wizchip_conf.c ****          if(phyconf->speed == PHY_SPEED_100)
 771:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_100H;
 772:ioLIB/wizchip_conf.c ****          else
 773:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_10H;
 774:ioLIB/wizchip_conf.c ****       }
 775:ioLIB/wizchip_conf.c ****    }
 776:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 777:ioLIB/wizchip_conf.c ****    wizphy_reset();
 778:ioLIB/wizchip_conf.c **** }
 779:ioLIB/wizchip_conf.c **** 
 780:ioLIB/wizchip_conf.c **** void wizphy_getphyconf(wiz_PhyConf* phyconf)
 781:ioLIB/wizchip_conf.c **** {
 782:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 783:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 784:ioLIB/wizchip_conf.c ****    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 785:ioLIB/wizchip_conf.c ****    switch(tmp & PHYCFGR_OPMDC_ALLA)
 786:ioLIB/wizchip_conf.c ****    {
 787:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_ALLA:
 788:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_100FA: 
 789:ioLIB/wizchip_conf.c ****          phyconf->mode = PHY_MODE_AUTONEGO;
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 24


 790:ioLIB/wizchip_conf.c ****          break;
 791:ioLIB/wizchip_conf.c ****       default:
 792:ioLIB/wizchip_conf.c ****          phyconf->mode = PHY_MODE_MANUAL;
 793:ioLIB/wizchip_conf.c ****          break;
 794:ioLIB/wizchip_conf.c ****    }
 795:ioLIB/wizchip_conf.c ****    switch(tmp & PHYCFGR_OPMDC_ALLA)
 796:ioLIB/wizchip_conf.c ****    {
 797:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_100FA:
 798:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_100F:
 799:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_100H:
 800:ioLIB/wizchip_conf.c ****          phyconf->speed = PHY_SPEED_100;
 801:ioLIB/wizchip_conf.c ****          break;
 802:ioLIB/wizchip_conf.c ****       default:
 803:ioLIB/wizchip_conf.c ****          phyconf->speed = PHY_SPEED_10;
 804:ioLIB/wizchip_conf.c ****          break;
 805:ioLIB/wizchip_conf.c ****    }
 806:ioLIB/wizchip_conf.c ****    switch(tmp & PHYCFGR_OPMDC_ALLA)
 807:ioLIB/wizchip_conf.c ****    {
 808:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_100FA:
 809:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_100F:
 810:ioLIB/wizchip_conf.c ****       case PHYCFGR_OPMDC_10F:
 811:ioLIB/wizchip_conf.c ****          phyconf->duplex = PHY_DUPLEX_FULL;
 812:ioLIB/wizchip_conf.c ****          break;
 813:ioLIB/wizchip_conf.c ****       default:
 814:ioLIB/wizchip_conf.c ****          phyconf->duplex = PHY_DUPLEX_HALF;
 815:ioLIB/wizchip_conf.c ****          break;
 816:ioLIB/wizchip_conf.c ****    }
 817:ioLIB/wizchip_conf.c **** }
 818:ioLIB/wizchip_conf.c **** 
 819:ioLIB/wizchip_conf.c **** void wizphy_getphystat(wiz_PhyConf* phyconf)
 820:ioLIB/wizchip_conf.c **** {
 821:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
 822:ioLIB/wizchip_conf.c ****    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 823:ioLIB/wizchip_conf.c ****    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 824:ioLIB/wizchip_conf.c **** }
 825:ioLIB/wizchip_conf.c **** 
 826:ioLIB/wizchip_conf.c **** int8_t wizphy_setphypmode(uint8_t pmode)
 827:ioLIB/wizchip_conf.c **** {
 828:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 829:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 830:ioLIB/wizchip_conf.c ****    if((tmp & PHYCFGR_OPMD)== 0) return -1;
 831:ioLIB/wizchip_conf.c ****    tmp &= ~PHYCFGR_OPMDC_ALLA;         
 832:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 833:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_PDOWN;
 834:ioLIB/wizchip_conf.c ****    else
 835:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_ALLA;
 836:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 837:ioLIB/wizchip_conf.c ****    wizphy_reset();
 838:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 839:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 840:ioLIB/wizchip_conf.c ****    {
 841:ioLIB/wizchip_conf.c ****       if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 842:ioLIB/wizchip_conf.c ****    }
 843:ioLIB/wizchip_conf.c ****    else
 844:ioLIB/wizchip_conf.c ****    {
 845:ioLIB/wizchip_conf.c ****       if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 846:ioLIB/wizchip_conf.c ****    }
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 25


 847:ioLIB/wizchip_conf.c ****    return -1;
 848:ioLIB/wizchip_conf.c **** }
 849:ioLIB/wizchip_conf.c **** #endif
 850:ioLIB/wizchip_conf.c **** 
 851:ioLIB/wizchip_conf.c **** 
 852:ioLIB/wizchip_conf.c **** void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
 853:ioLIB/wizchip_conf.c **** {
 854:ioLIB/wizchip_conf.c ****    setSHAR(pnetinfo->mac);
 855:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 856:ioLIB/wizchip_conf.c ****    setSUBR(pnetinfo->sn);
 857:ioLIB/wizchip_conf.c ****    setSIPR(pnetinfo->ip);
 858:ioLIB/wizchip_conf.c ****    _DNS_[0] = pnetinfo->dns[0];
 859:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 860:ioLIB/wizchip_conf.c ****    _DNS_[2] = pnetinfo->dns[2];
 861:ioLIB/wizchip_conf.c ****    _DNS_[3] = pnetinfo->dns[3];
 862:ioLIB/wizchip_conf.c ****    _DHCP_   = pnetinfo->dhcp;
 863:ioLIB/wizchip_conf.c **** }
 864:ioLIB/wizchip_conf.c **** 
 865:ioLIB/wizchip_conf.c **** void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
 866:ioLIB/wizchip_conf.c **** {
 867:ioLIB/wizchip_conf.c ****    getSHAR(pnetinfo->mac);
 868:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 869:ioLIB/wizchip_conf.c ****    getSUBR(pnetinfo->sn);
 870:ioLIB/wizchip_conf.c ****    getSIPR(pnetinfo->ip);
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[0]= _DNS_[0];
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
 875:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 876:ioLIB/wizchip_conf.c **** }
 877:ioLIB/wizchip_conf.c **** 
 878:ioLIB/wizchip_conf.c **** int8_t wizchip_setnetmode(netmode_type netmode)
 879:ioLIB/wizchip_conf.c **** {
 880:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 881:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ != W5500
 882:ioLIB/wizchip_conf.c ****    if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
 883:ioLIB/wizchip_conf.c **** #else
 884:ioLIB/wizchip_conf.c ****    if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 885:ioLIB/wizchip_conf.c **** #endif      
 886:ioLIB/wizchip_conf.c ****    tmp = getMR();
 887:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 888:ioLIB/wizchip_conf.c ****    setMR(tmp);
 889:ioLIB/wizchip_conf.c ****    return 0;
 890:ioLIB/wizchip_conf.c **** }
 891:ioLIB/wizchip_conf.c **** 
 892:ioLIB/wizchip_conf.c **** netmode_type wizchip_getnetmode(void)
 893:ioLIB/wizchip_conf.c **** {
 894:ioLIB/wizchip_conf.c ****    return (netmode_type) getMR();
 895:ioLIB/wizchip_conf.c **** }
 896:ioLIB/wizchip_conf.c **** 
 897:ioLIB/wizchip_conf.c **** void wizchip_settimeout(wiz_NetTimeout* nettime)
 898:ioLIB/wizchip_conf.c **** {
 899:ioLIB/wizchip_conf.c ****    setRCR(nettime->retry_cnt);
 900:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 901:ioLIB/wizchip_conf.c **** }
 902:ioLIB/wizchip_conf.c **** 
 903:ioLIB/wizchip_conf.c **** void wizchip_gettimeout(wiz_NetTimeout* nettime)
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 26


 537              		.loc 1 903 6 view .LVU92
 538              	.LBB21:
 904:ioLIB/wizchip_conf.c **** {
 905:ioLIB/wizchip_conf.c ****    nettime->retry_cnt = getRCR();
 539              		.loc 1 905 4 view .LVU93
 540              		.loc 1 905 25 is_stmt 0 view .LVU94
 541 0014 4FF4D850 		mov	r0, #6912
 542              	.LVL22:
 543              		.loc 1 905 25 view .LVU95
 544 0018 FFF7FEFF 		bl	WIZCHIP_READ
 545              	.LVL23:
 546              		.loc 1 905 23 view .LVU96
 547 001c 2070     		strb	r0, [r4]
 906:ioLIB/wizchip_conf.c ****    nettime->time_100us = getRTR();
 548              		.loc 1 906 4 is_stmt 1 view .LVU97
 549              		.loc 1 906 26 is_stmt 0 view .LVU98
 550 001e 4FF4C850 		mov	r0, #6400
 551 0022 FFF7FEFF 		bl	WIZCHIP_READ
 552              	.LVL24:
 553 0026 0546     		mov	r5, r0
 554 0028 4FF4D050 		mov	r0, #6656
 555 002c FFF7FEFF 		bl	WIZCHIP_READ
 556              	.LVL25:
 557 0030 00EB0520 		add	r0, r0, r5, lsl #8
 558              		.loc 1 906 24 view .LVU99
 559 0034 6080     		strh	r0, [r4, #2]	@ movhi
 560              	.LBE21:
 561              	.LBE20:
 392:ioLIB/wizchip_conf.c **** }
 562              		.loc 1 392 11 view .LVU100
 563 0036 0020     		movs	r0, #0
 564              	.LVL26:
 393:ioLIB/wizchip_conf.c **** 
 565              		.loc 1 393 1 view .LVU101
 566 0038 38BD     		pop	{r3, r4, r5, pc}
 567              	.LVL27:
 568              	.L51:
 373:ioLIB/wizchip_conf.c ****          break;
 569              		.loc 1 373 10 is_stmt 1 view .LVU102
 570              	.LBB22:
 571              	.LBI22:
 852:ioLIB/wizchip_conf.c **** {
 572              		.loc 1 852 6 view .LVU103
 573              	.LBB23:
 854:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 574              		.loc 1 854 4 view .LVU104
 575 003a 0622     		movs	r2, #6
 576 003c 4FF41060 		mov	r0, #2304
 577              	.LVL28:
 854:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 578              		.loc 1 854 4 is_stmt 0 view .LVU105
 579 0040 FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 580              	.LVL29:
 855:ioLIB/wizchip_conf.c ****    setSUBR(pnetinfo->sn);
 581              		.loc 1 855 4 is_stmt 1 view .LVU106
 582 0044 04F10E01 		add	r1, r4, #14
 583 0048 0422     		movs	r2, #4
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 27


 584 004a 4FF48070 		mov	r0, #256
 585 004e FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 586              	.LVL30:
 856:ioLIB/wizchip_conf.c ****    setSIPR(pnetinfo->ip);
 587              		.loc 1 856 4 view .LVU107
 588 0052 04F10A01 		add	r1, r4, #10
 589 0056 0422     		movs	r2, #4
 590 0058 4FF4A060 		mov	r0, #1280
 591 005c FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 592              	.LVL31:
 857:ioLIB/wizchip_conf.c ****    _DNS_[0] = pnetinfo->dns[0];
 593              		.loc 1 857 4 view .LVU108
 594 0060 A11D     		adds	r1, r4, #6
 595 0062 0422     		movs	r2, #4
 596 0064 4FF47060 		mov	r0, #3840
 597 0068 FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 598              	.LVL32:
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 599              		.loc 1 858 4 view .LVU109
 859:ioLIB/wizchip_conf.c ****    _DNS_[2] = pnetinfo->dns[2];
 600              		.loc 1 859 4 view .LVU110
 860:ioLIB/wizchip_conf.c ****    _DNS_[3] = pnetinfo->dns[3];
 601              		.loc 1 860 4 view .LVU111
 861:ioLIB/wizchip_conf.c ****    _DHCP_   = pnetinfo->dhcp;
 602              		.loc 1 861 4 view .LVU112
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 603              		.loc 1 858 13 is_stmt 0 view .LVU113
 604 006c 2C49     		ldr	r1, .L55
 862:ioLIB/wizchip_conf.c **** }
 605              		.loc 1 862 13 view .LVU114
 606 006e 2D4B     		ldr	r3, .L55+4
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 607              		.loc 1 858 28 view .LVU115
 608 0070 D4F81200 		ldr	r0, [r4, #18]	@ unaligned
 862:ioLIB/wizchip_conf.c **** }
 609              		.loc 1 862 13 view .LVU116
 610 0074 A27D     		ldrb	r2, [r4, #22]	@ zero_extendqisi2
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 611              		.loc 1 858 13 view .LVU117
 612 0076 0860     		str	r0, [r1]
 862:ioLIB/wizchip_conf.c **** }
 613              		.loc 1 862 4 is_stmt 1 view .LVU118
 862:ioLIB/wizchip_conf.c **** }
 614              		.loc 1 862 13 is_stmt 0 view .LVU119
 615 0078 1A70     		strb	r2, [r3]
 616              	.LBE23:
 617              	.LBE22:
 392:ioLIB/wizchip_conf.c **** }
 618              		.loc 1 392 11 view .LVU120
 619 007a 0020     		movs	r0, #0
 620              	.LVL33:
 393:ioLIB/wizchip_conf.c **** 
 621              		.loc 1 393 1 view .LVU121
 622 007c 38BD     		pop	{r3, r4, r5, pc}
 623              	.LVL34:
 624              	.L50:
 376:ioLIB/wizchip_conf.c ****          break;
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 28


 625              		.loc 1 376 10 is_stmt 1 view .LVU122
 626              	.LBB24:
 627              	.LBI24:
 865:ioLIB/wizchip_conf.c **** {
 628              		.loc 1 865 6 view .LVU123
 629              	.LBB25:
 867:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 630              		.loc 1 867 4 view .LVU124
 631 007e 0622     		movs	r2, #6
 632 0080 4FF41060 		mov	r0, #2304
 633              	.LVL35:
 867:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 634              		.loc 1 867 4 is_stmt 0 view .LVU125
 635 0084 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 636              	.LVL36:
 868:ioLIB/wizchip_conf.c ****    getSUBR(pnetinfo->sn);
 637              		.loc 1 868 4 is_stmt 1 view .LVU126
 638 0088 04F10E01 		add	r1, r4, #14
 639 008c 0422     		movs	r2, #4
 640 008e 4FF48070 		mov	r0, #256
 641 0092 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 642              	.LVL37:
 869:ioLIB/wizchip_conf.c ****    getSIPR(pnetinfo->ip);
 643              		.loc 1 869 4 view .LVU127
 644 0096 04F10A01 		add	r1, r4, #10
 645 009a 0422     		movs	r2, #4
 646 009c 4FF4A060 		mov	r0, #1280
 647 00a0 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 648              	.LVL38:
 870:ioLIB/wizchip_conf.c ****    pnetinfo->dns[0]= _DNS_[0];
 649              		.loc 1 870 4 view .LVU128
 650 00a4 A11D     		adds	r1, r4, #6
 651 00a6 0422     		movs	r2, #4
 652 00a8 4FF47060 		mov	r0, #3840
 653 00ac FFF7FEFF 		bl	WIZCHIP_READ_BUF
 654              	.LVL39:
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 655              		.loc 1 871 4 view .LVU129
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 656              		.loc 1 871 27 is_stmt 0 view .LVU130
 657 00b0 1B4B     		ldr	r3, .L55
 875:ioLIB/wizchip_conf.c **** }
 658              		.loc 1 875 20 view .LVU131
 659 00b2 1C4A     		ldr	r2, .L55+4
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 660              		.loc 1 872 20 view .LVU132
 661 00b4 5978     		ldrb	r1, [r3, #1]	@ zero_extendqisi2
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 662              		.loc 1 871 20 view .LVU133
 663 00b6 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 875:ioLIB/wizchip_conf.c **** }
 664              		.loc 1 875 20 view .LVU134
 665 00b8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 666              		.loc 1 872 20 view .LVU135
 667 00ba E174     		strb	r1, [r4, #19]
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 29


 668              		.loc 1 873 20 view .LVU136
 669 00bc 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 670              		.loc 1 874 20 view .LVU137
 671 00be DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 672              		.loc 1 871 20 view .LVU138
 673 00c0 A074     		strb	r0, [r4, #18]
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 674              		.loc 1 872 4 is_stmt 1 view .LVU139
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
 675              		.loc 1 873 4 view .LVU140
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
 676              		.loc 1 873 20 is_stmt 0 view .LVU141
 677 00c2 2175     		strb	r1, [r4, #20]
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 678              		.loc 1 874 4 is_stmt 1 view .LVU142
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 679              		.loc 1 874 20 is_stmt 0 view .LVU143
 680 00c4 6375     		strb	r3, [r4, #21]
 875:ioLIB/wizchip_conf.c **** }
 681              		.loc 1 875 4 is_stmt 1 view .LVU144
 875:ioLIB/wizchip_conf.c **** }
 682              		.loc 1 875 20 is_stmt 0 view .LVU145
 683 00c6 A275     		strb	r2, [r4, #22]
 684              	.LBE25:
 685              	.LBE24:
 392:ioLIB/wizchip_conf.c **** }
 686              		.loc 1 392 11 view .LVU146
 687 00c8 0020     		movs	r0, #0
 688              	.LVL40:
 393:ioLIB/wizchip_conf.c **** 
 689              		.loc 1 393 1 view .LVU147
 690 00ca 38BD     		pop	{r3, r4, r5, pc}
 691              	.LVL41:
 692              	.L49:
 379:ioLIB/wizchip_conf.c ****       case CN_GET_NETMODE:
 693              		.loc 1 379 10 is_stmt 1 view .LVU148
 379:ioLIB/wizchip_conf.c ****       case CN_GET_NETMODE:
 694              		.loc 1 379 17 is_stmt 0 view .LVU149
 695 00cc 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
 696              	.LVL42:
 697              	.LBB26:
 698              	.LBI26:
 878:ioLIB/wizchip_conf.c **** {
 699              		.loc 1 878 8 is_stmt 1 view .LVU150
 700              	.LBB27:
 880:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ != W5500
 701              		.loc 1 880 4 view .LVU151
 884:ioLIB/wizchip_conf.c **** #endif      
 702              		.loc 1 884 4 view .LVU152
 884:ioLIB/wizchip_conf.c **** #endif      
 703              		.loc 1 884 6 is_stmt 0 view .LVU153
 704 00ce 35F03A04 		bics	r4, r5, #58
 705 00d2 21D1     		bne	.L53
 886:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 706              		.loc 1 886 4 is_stmt 1 view .LVU154
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 30


 886:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 707              		.loc 1 886 10 is_stmt 0 view .LVU155
 708 00d4 2046     		mov	r0, r4
 709              	.LVL43:
 886:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 710              		.loc 1 886 10 view .LVU156
 711 00d6 FFF7FEFF 		bl	WIZCHIP_READ
 712              	.LVL44:
 887:ioLIB/wizchip_conf.c ****    setMR(tmp);
 713              		.loc 1 887 4 is_stmt 1 view .LVU157
 888:ioLIB/wizchip_conf.c ****    return 0;
 714              		.loc 1 888 4 view .LVU158
 887:ioLIB/wizchip_conf.c ****    setMR(tmp);
 715              		.loc 1 887 8 is_stmt 0 view .LVU159
 716 00da 2843     		orrs	r0, r0, r5
 717              	.LVL45:
 888:ioLIB/wizchip_conf.c ****    return 0;
 718              		.loc 1 888 4 view .LVU160
 719 00dc C1B2     		uxtb	r1, r0
 720 00de 2046     		mov	r0, r4
 721 00e0 FFF7FEFF 		bl	WIZCHIP_WRITE
 722              	.LVL46:
 889:ioLIB/wizchip_conf.c **** }
 723              		.loc 1 889 4 is_stmt 1 view .LVU161
 889:ioLIB/wizchip_conf.c **** }
 724              		.loc 1 889 11 is_stmt 0 view .LVU162
 725 00e4 2046     		mov	r0, r4
 726              	.LVL47:
 889:ioLIB/wizchip_conf.c **** }
 727              		.loc 1 889 11 view .LVU163
 728              	.LBE27:
 729              	.LBE26:
 393:ioLIB/wizchip_conf.c **** 
 730              		.loc 1 393 1 view .LVU164
 731 00e6 38BD     		pop	{r3, r4, r5, pc}
 732              	.LVL48:
 733              	.L48:
 381:ioLIB/wizchip_conf.c ****          break;
 734              		.loc 1 381 10 is_stmt 1 view .LVU165
 735              	.LBB29:
 736              	.LBI29:
 892:ioLIB/wizchip_conf.c **** {
 737              		.loc 1 892 14 view .LVU166
 738              	.LBB30:
 894:ioLIB/wizchip_conf.c **** }
 739              		.loc 1 894 4 view .LVU167
 894:ioLIB/wizchip_conf.c **** }
 740              		.loc 1 894 26 is_stmt 0 view .LVU168
 741 00e8 0020     		movs	r0, #0
 742              	.LVL49:
 894:ioLIB/wizchip_conf.c **** }
 743              		.loc 1 894 26 view .LVU169
 744 00ea FFF7FEFF 		bl	WIZCHIP_READ
 745              	.LVL50:
 894:ioLIB/wizchip_conf.c **** }
 746              		.loc 1 894 26 view .LVU170
 747              	.LBE30:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 31


 748              	.LBE29:
 381:ioLIB/wizchip_conf.c ****          break;
 749              		.loc 1 381 30 view .LVU171
 750 00ee 2070     		strb	r0, [r4]
 382:ioLIB/wizchip_conf.c ****       case CN_SET_TIMEOUT:
 751              		.loc 1 382 10 is_stmt 1 view .LVU172
 392:ioLIB/wizchip_conf.c **** }
 752              		.loc 1 392 11 is_stmt 0 view .LVU173
 753 00f0 0020     		movs	r0, #0
 393:ioLIB/wizchip_conf.c **** 
 754              		.loc 1 393 1 view .LVU174
 755 00f2 38BD     		pop	{r3, r4, r5, pc}
 756              	.LVL51:
 757              	.L47:
 384:ioLIB/wizchip_conf.c ****          break;
 758              		.loc 1 384 10 is_stmt 1 view .LVU175
 759              	.LBB31:
 760              	.LBI31:
 897:ioLIB/wizchip_conf.c **** {
 761              		.loc 1 897 6 view .LVU176
 762              	.LBB32:
 899:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 763              		.loc 1 899 4 view .LVU177
 764 00f4 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 765              	.LVL52:
 899:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 766              		.loc 1 899 4 is_stmt 0 view .LVU178
 767 00f6 4FF4D850 		mov	r0, #6912
 768              	.LVL53:
 899:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 769              		.loc 1 899 4 view .LVU179
 770 00fa FFF7FEFF 		bl	WIZCHIP_WRITE
 771              	.LVL54:
 900:ioLIB/wizchip_conf.c **** }
 772              		.loc 1 900 4 is_stmt 1 view .LVU180
 773 00fe 6188     		ldrh	r1, [r4, #2]
 774 0100 4FF4C850 		mov	r0, #6400
 775 0104 090A     		lsrs	r1, r1, #8
 776 0106 FFF7FEFF 		bl	WIZCHIP_WRITE
 777              	.LVL55:
 900:ioLIB/wizchip_conf.c **** }
 778              		.loc 1 900 4 view .LVU181
 779 010a A178     		ldrb	r1, [r4, #2]	@ zero_extendqisi2
 780 010c 4FF4D050 		mov	r0, #6656
 781 0110 FFF7FEFF 		bl	WIZCHIP_WRITE
 782              	.LVL56:
 900:ioLIB/wizchip_conf.c **** }
 783              		.loc 1 900 31 view .LVU182
 784              	.LBE32:
 785              	.LBE31:
 392:ioLIB/wizchip_conf.c **** }
 786              		.loc 1 392 11 is_stmt 0 view .LVU183
 787 0114 0020     		movs	r0, #0
 788              	.LVL57:
 393:ioLIB/wizchip_conf.c **** 
 789              		.loc 1 393 1 view .LVU184
 790 0116 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 32


 791              	.LVL58:
 792              	.L53:
 793              	.LBB33:
 794              	.LBB28:
 884:ioLIB/wizchip_conf.c **** #endif      
 795              		.loc 1 884 81 view .LVU185
 796 0118 4FF0FF30 		mov	r0, #-1
 797              	.LVL59:
 884:ioLIB/wizchip_conf.c **** #endif      
 798              		.loc 1 884 81 view .LVU186
 799              	.LBE28:
 800              	.LBE33:
 393:ioLIB/wizchip_conf.c **** 
 801              		.loc 1 393 1 view .LVU187
 802 011c 38BD     		pop	{r3, r4, r5, pc}
 803              	.L56:
 804 011e 00BF     		.align	2
 805              	.L55:
 806 0120 00000000 		.word	.LANCHOR1
 807 0124 00000000 		.word	.LANCHOR2
 808              		.cfi_endproc
 809              	.LFE16:
 811              		.section	.text.wizchip_sw_reset,"ax",%progbits
 812              		.align	1
 813              		.p2align 2,,3
 814              		.global	wizchip_sw_reset
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 819              	wizchip_sw_reset:
 820              	.LFB17:
 396:ioLIB/wizchip_conf.c ****    uint8_t gw[4], sn[4], sip[4];
 821              		.loc 1 396 1 is_stmt 1 view -0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 24
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 397:ioLIB/wizchip_conf.c ****    uint8_t mac[6];
 825              		.loc 1 397 4 view .LVU189
 398:ioLIB/wizchip_conf.c **** //A20150601
 826              		.loc 1 398 4 view .LVU190
 405:ioLIB/wizchip_conf.c ****    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 827              		.loc 1 405 4 view .LVU191
 396:ioLIB/wizchip_conf.c ****    uint8_t gw[4], sn[4], sip[4];
 828              		.loc 1 396 1 is_stmt 0 view .LVU192
 829 0000 00B5     		push	{lr}
 830              	.LCFI1:
 831              		.cfi_def_cfa_offset 4
 832              		.cfi_offset 14, -4
 833 0002 87B0     		sub	sp, sp, #28
 834              	.LCFI2:
 835              		.cfi_def_cfa_offset 32
 405:ioLIB/wizchip_conf.c ****    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 836              		.loc 1 405 4 view .LVU193
 837 0004 04A9     		add	r1, sp, #16
 838 0006 0622     		movs	r2, #6
 839 0008 4FF41060 		mov	r0, #2304
 840 000c FFF7FEFF 		bl	WIZCHIP_READ_BUF
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 33


 841              	.LVL60:
 406:ioLIB/wizchip_conf.c ****    setMR(MR_RST);
 842              		.loc 1 406 4 is_stmt 1 view .LVU194
 843 0010 0422     		movs	r2, #4
 844 0012 0DEB0201 		add	r1, sp, r2
 845 0016 4FF48070 		mov	r0, #256
 846 001a FFF7FEFF 		bl	WIZCHIP_READ_BUF
 847              	.LVL61:
 406:ioLIB/wizchip_conf.c ****    setMR(MR_RST);
 848              		.loc 1 406 17 view .LVU195
 849 001e 02A9     		add	r1, sp, #8
 850 0020 0422     		movs	r2, #4
 851 0022 4FF4A060 		mov	r0, #1280
 852 0026 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 853              	.LVL62:
 406:ioLIB/wizchip_conf.c ****    setMR(MR_RST);
 854              		.loc 1 406 31 view .LVU196
 855 002a 0422     		movs	r2, #4
 856 002c 03A9     		add	r1, sp, #12
 857 002e 4FF47060 		mov	r0, #3840
 858 0032 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 859              	.LVL63:
 407:ioLIB/wizchip_conf.c ****    getMR(); // for delay
 860              		.loc 1 407 4 view .LVU197
 861 0036 8021     		movs	r1, #128
 862 0038 0020     		movs	r0, #0
 863 003a FFF7FEFF 		bl	WIZCHIP_WRITE
 864              	.LVL64:
 408:ioLIB/wizchip_conf.c **** //A2015051 : For indirect bus mode 
 865              		.loc 1 408 4 view .LVU198
 866 003e 0020     		movs	r0, #0
 867 0040 FFF7FEFF 		bl	WIZCHIP_READ
 868              	.LVL65:
 414:ioLIB/wizchip_conf.c ****    setGAR(gw);
 869              		.loc 1 414 4 view .LVU199
 870 0044 04A9     		add	r1, sp, #16
 871 0046 0622     		movs	r2, #6
 872 0048 4FF41060 		mov	r0, #2304
 873 004c FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 874              	.LVL66:
 415:ioLIB/wizchip_conf.c ****    setSUBR(sn);
 875              		.loc 1 415 4 view .LVU200
 876 0050 0422     		movs	r2, #4
 877 0052 0DEB0201 		add	r1, sp, r2
 878 0056 4FF48070 		mov	r0, #256
 879 005a FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 880              	.LVL67:
 416:ioLIB/wizchip_conf.c ****    setSIPR(sip);
 881              		.loc 1 416 4 view .LVU201
 882 005e 02A9     		add	r1, sp, #8
 883 0060 0422     		movs	r2, #4
 884 0062 4FF4A060 		mov	r0, #1280
 885 0066 FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 886              	.LVL68:
 417:ioLIB/wizchip_conf.c **** }
 887              		.loc 1 417 4 view .LVU202
 888 006a 0422     		movs	r2, #4
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 34


 889 006c 03A9     		add	r1, sp, #12
 890 006e 4FF47060 		mov	r0, #3840
 891 0072 FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 892              	.LVL69:
 418:ioLIB/wizchip_conf.c **** 
 893              		.loc 1 418 1 is_stmt 0 view .LVU203
 894 0076 07B0     		add	sp, sp, #28
 895              	.LCFI3:
 896              		.cfi_def_cfa_offset 4
 897              		@ sp needed
 898 0078 5DF804FB 		ldr	pc, [sp], #4
 899              		.cfi_endproc
 900              	.LFE17:
 902              		.section	.text.wizchip_init,"ax",%progbits
 903              		.align	1
 904              		.p2align 2,,3
 905              		.global	wizchip_init
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 910              	wizchip_init:
 911              	.LVL70:
 912              	.LFB18:
 421:ioLIB/wizchip_conf.c ****    int8_t i;
 913              		.loc 1 421 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 421:ioLIB/wizchip_conf.c ****    int8_t i;
 917              		.loc 1 421 1 is_stmt 0 view .LVU205
 918 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 919              	.LCFI4:
 920              		.cfi_def_cfa_offset 24
 921              		.cfi_offset 3, -24
 922              		.cfi_offset 4, -20
 923              		.cfi_offset 5, -16
 924              		.cfi_offset 6, -12
 925              		.cfi_offset 7, -8
 926              		.cfi_offset 14, -4
 421:ioLIB/wizchip_conf.c ****    int8_t i;
 927              		.loc 1 421 1 view .LVU206
 928 0002 0546     		mov	r5, r0
 422:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 929              		.loc 1 422 4 is_stmt 1 view .LVU207
 426:ioLIB/wizchip_conf.c ****    wizchip_sw_reset();
 930              		.loc 1 426 4 view .LVU208
 931              	.LVL71:
 427:ioLIB/wizchip_conf.c ****    if(txsize)
 932              		.loc 1 427 4 view .LVU209
 421:ioLIB/wizchip_conf.c ****    int8_t i;
 933              		.loc 1 421 1 is_stmt 0 view .LVU210
 934 0004 0C46     		mov	r4, r1
 427:ioLIB/wizchip_conf.c ****    if(txsize)
 935              		.loc 1 427 4 view .LVU211
 936 0006 FFF7FEFF 		bl	wizchip_sw_reset
 937              	.LVL72:
 428:ioLIB/wizchip_conf.c ****    {
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 35


 938              		.loc 1 428 4 is_stmt 1 view .LVU212
 428:ioLIB/wizchip_conf.c ****    {
 939              		.loc 1 428 6 is_stmt 0 view .LVU213
 940 000a 002D     		cmp	r5, #0
 941 000c 3AD0     		beq	.L60
 942              	.LVL73:
 443:ioLIB/wizchip_conf.c **** 
 943              		.loc 1 443 4 is_stmt 1 view .LVU214
 448:ioLIB/wizchip_conf.c **** #endif
 944              		.loc 1 448 6 is_stmt 0 view .LVU215
 945 000e 95F90020 		ldrsb	r2, [r5]
 443:ioLIB/wizchip_conf.c **** 
 946              		.loc 1 443 17 view .LVU216
 947 0012 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 948              	.LVL74:
 448:ioLIB/wizchip_conf.c **** #endif
 949              		.loc 1 448 4 is_stmt 1 view .LVU217
 448:ioLIB/wizchip_conf.c **** #endif
 950              		.loc 1 448 6 is_stmt 0 view .LVU218
 951 0014 102A     		cmp	r2, #16
 952 0016 74DC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 953              		.loc 1 441 39 is_stmt 1 view .LVU219
 954              	.LVL75:
 441:ioLIB/wizchip_conf.c **** 		{
 955              		.loc 1 441 15 view .LVU220
 443:ioLIB/wizchip_conf.c **** 
 956              		.loc 1 443 4 view .LVU221
 443:ioLIB/wizchip_conf.c **** 
 957              		.loc 1 443 8 is_stmt 0 view .LVU222
 958 0018 6A78     		ldrb	r2, [r5, #1]	@ zero_extendqisi2
 959 001a 1344     		add	r3, r3, r2
 960              	.LVL76:
 448:ioLIB/wizchip_conf.c **** #endif
 961              		.loc 1 448 6 view .LVU223
 962 001c 5AB2     		sxtb	r2, r3
 963 001e 102A     		cmp	r2, #16
 443:ioLIB/wizchip_conf.c **** 
 964              		.loc 1 443 8 view .LVU224
 965 0020 DBB2     		uxtb	r3, r3
 966              	.LVL77:
 448:ioLIB/wizchip_conf.c **** #endif
 967              		.loc 1 448 4 is_stmt 1 view .LVU225
 448:ioLIB/wizchip_conf.c **** #endif
 968              		.loc 1 448 6 is_stmt 0 view .LVU226
 969 0022 6EDC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 970              		.loc 1 441 39 is_stmt 1 view .LVU227
 971              	.LVL78:
 441:ioLIB/wizchip_conf.c **** 		{
 972              		.loc 1 441 15 view .LVU228
 443:ioLIB/wizchip_conf.c **** 
 973              		.loc 1 443 4 view .LVU229
 443:ioLIB/wizchip_conf.c **** 
 974              		.loc 1 443 8 is_stmt 0 view .LVU230
 975 0024 AA78     		ldrb	r2, [r5, #2]	@ zero_extendqisi2
 976 0026 1344     		add	r3, r3, r2
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 36


 977              	.LVL79:
 448:ioLIB/wizchip_conf.c **** #endif
 978              		.loc 1 448 6 view .LVU231
 979 0028 5AB2     		sxtb	r2, r3
 980 002a 102A     		cmp	r2, #16
 443:ioLIB/wizchip_conf.c **** 
 981              		.loc 1 443 8 view .LVU232
 982 002c DBB2     		uxtb	r3, r3
 983              	.LVL80:
 448:ioLIB/wizchip_conf.c **** #endif
 984              		.loc 1 448 4 is_stmt 1 view .LVU233
 448:ioLIB/wizchip_conf.c **** #endif
 985              		.loc 1 448 6 is_stmt 0 view .LVU234
 986 002e 68DC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 987              		.loc 1 441 39 is_stmt 1 view .LVU235
 988              	.LVL81:
 441:ioLIB/wizchip_conf.c **** 		{
 989              		.loc 1 441 15 view .LVU236
 443:ioLIB/wizchip_conf.c **** 
 990              		.loc 1 443 4 view .LVU237
 443:ioLIB/wizchip_conf.c **** 
 991              		.loc 1 443 8 is_stmt 0 view .LVU238
 992 0030 EA78     		ldrb	r2, [r5, #3]	@ zero_extendqisi2
 993 0032 1344     		add	r3, r3, r2
 994              	.LVL82:
 448:ioLIB/wizchip_conf.c **** #endif
 995              		.loc 1 448 6 view .LVU239
 996 0034 5AB2     		sxtb	r2, r3
 997 0036 102A     		cmp	r2, #16
 443:ioLIB/wizchip_conf.c **** 
 998              		.loc 1 443 8 view .LVU240
 999 0038 DBB2     		uxtb	r3, r3
 1000              	.LVL83:
 448:ioLIB/wizchip_conf.c **** #endif
 1001              		.loc 1 448 4 is_stmt 1 view .LVU241
 448:ioLIB/wizchip_conf.c **** #endif
 1002              		.loc 1 448 6 is_stmt 0 view .LVU242
 1003 003a 62DC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 1004              		.loc 1 441 39 is_stmt 1 view .LVU243
 1005              	.LVL84:
 441:ioLIB/wizchip_conf.c **** 		{
 1006              		.loc 1 441 15 view .LVU244
 443:ioLIB/wizchip_conf.c **** 
 1007              		.loc 1 443 4 view .LVU245
 443:ioLIB/wizchip_conf.c **** 
 1008              		.loc 1 443 8 is_stmt 0 view .LVU246
 1009 003c 2A79     		ldrb	r2, [r5, #4]	@ zero_extendqisi2
 1010 003e 1344     		add	r3, r3, r2
 1011              	.LVL85:
 448:ioLIB/wizchip_conf.c **** #endif
 1012              		.loc 1 448 6 view .LVU247
 1013 0040 5AB2     		sxtb	r2, r3
 1014 0042 102A     		cmp	r2, #16
 443:ioLIB/wizchip_conf.c **** 
 1015              		.loc 1 443 8 view .LVU248
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 37


 1016 0044 DBB2     		uxtb	r3, r3
 1017              	.LVL86:
 448:ioLIB/wizchip_conf.c **** #endif
 1018              		.loc 1 448 4 is_stmt 1 view .LVU249
 448:ioLIB/wizchip_conf.c **** #endif
 1019              		.loc 1 448 6 is_stmt 0 view .LVU250
 1020 0046 5CDC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 1021              		.loc 1 441 39 is_stmt 1 view .LVU251
 1022              	.LVL87:
 441:ioLIB/wizchip_conf.c **** 		{
 1023              		.loc 1 441 15 view .LVU252
 443:ioLIB/wizchip_conf.c **** 
 1024              		.loc 1 443 4 view .LVU253
 443:ioLIB/wizchip_conf.c **** 
 1025              		.loc 1 443 8 is_stmt 0 view .LVU254
 1026 0048 6A79     		ldrb	r2, [r5, #5]	@ zero_extendqisi2
 1027 004a 1344     		add	r3, r3, r2
 1028              	.LVL88:
 448:ioLIB/wizchip_conf.c **** #endif
 1029              		.loc 1 448 6 view .LVU255
 1030 004c 5AB2     		sxtb	r2, r3
 1031 004e 102A     		cmp	r2, #16
 443:ioLIB/wizchip_conf.c **** 
 1032              		.loc 1 443 8 view .LVU256
 1033 0050 DBB2     		uxtb	r3, r3
 1034              	.LVL89:
 448:ioLIB/wizchip_conf.c **** #endif
 1035              		.loc 1 448 4 is_stmt 1 view .LVU257
 448:ioLIB/wizchip_conf.c **** #endif
 1036              		.loc 1 448 6 is_stmt 0 view .LVU258
 1037 0052 56DC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 1038              		.loc 1 441 39 is_stmt 1 view .LVU259
 1039              	.LVL90:
 441:ioLIB/wizchip_conf.c **** 		{
 1040              		.loc 1 441 15 view .LVU260
 443:ioLIB/wizchip_conf.c **** 
 1041              		.loc 1 443 4 view .LVU261
 443:ioLIB/wizchip_conf.c **** 
 1042              		.loc 1 443 8 is_stmt 0 view .LVU262
 1043 0054 AA79     		ldrb	r2, [r5, #6]	@ zero_extendqisi2
 1044 0056 1344     		add	r3, r3, r2
 1045              	.LVL91:
 448:ioLIB/wizchip_conf.c **** #endif
 1046              		.loc 1 448 6 view .LVU263
 1047 0058 5AB2     		sxtb	r2, r3
 1048 005a 102A     		cmp	r2, #16
 443:ioLIB/wizchip_conf.c **** 
 1049              		.loc 1 443 8 view .LVU264
 1050 005c DBB2     		uxtb	r3, r3
 1051              	.LVL92:
 448:ioLIB/wizchip_conf.c **** #endif
 1052              		.loc 1 448 4 is_stmt 1 view .LVU265
 448:ioLIB/wizchip_conf.c **** #endif
 1053              		.loc 1 448 6 is_stmt 0 view .LVU266
 1054 005e 50DC     		bgt	.L61
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 38


 441:ioLIB/wizchip_conf.c **** 		{
 1055              		.loc 1 441 39 is_stmt 1 view .LVU267
 1056              	.LVL93:
 441:ioLIB/wizchip_conf.c **** 		{
 1057              		.loc 1 441 15 view .LVU268
 443:ioLIB/wizchip_conf.c **** 
 1058              		.loc 1 443 4 view .LVU269
 448:ioLIB/wizchip_conf.c **** #endif
 1059              		.loc 1 448 4 view .LVU270
 443:ioLIB/wizchip_conf.c **** 
 1060              		.loc 1 443 8 is_stmt 0 view .LVU271
 1061 0060 EA79     		ldrb	r2, [r5, #7]	@ zero_extendqisi2
 1062 0062 1344     		add	r3, r3, r2
 1063              	.LVL94:
 448:ioLIB/wizchip_conf.c **** #endif
 1064              		.loc 1 448 6 view .LVU272
 1065 0064 5BB2     		sxtb	r3, r3
 1066 0066 102B     		cmp	r3, #16
 1067 0068 4BDC     		bgt	.L61
 441:ioLIB/wizchip_conf.c **** 		{
 1068              		.loc 1 441 39 is_stmt 1 discriminator 2 view .LVU273
 1069              	.LVL95:
 441:ioLIB/wizchip_conf.c **** 		{
 1070              		.loc 1 441 15 discriminator 2 view .LVU274
 1071 006a 013D     		subs	r5, r5, #1
 1072              	.LVL96:
 448:ioLIB/wizchip_conf.c **** #endif
 1073              		.loc 1 448 6 is_stmt 0 discriminator 2 view .LVU275
 1074 006c 41F60876 		movw	r6, #7944
 452:ioLIB/wizchip_conf.c **** 		{
 1075              		.loc 1 452 3 discriminator 2 view .LVU276
 1076 0070 42F20807 		movw	r7, #8200
 1077              	.LVL97:
 1078              	.L62:
 459:ioLIB/wizchip_conf.c **** #endif
 1079              		.loc 1 459 4 is_stmt 1 discriminator 3 view .LVU277
 1080 0074 3046     		mov	r0, r6
 1081 0076 15F8011F 		ldrb	r1, [r5, #1]!	@ zero_extendqisi2
 1082              	.LVL98:
 452:ioLIB/wizchip_conf.c **** 		{
 1083              		.loc 1 452 3 is_stmt 0 discriminator 3 view .LVU278
 1084 007a 2036     		adds	r6, r6, #32
 459:ioLIB/wizchip_conf.c **** #endif
 1085              		.loc 1 459 4 discriminator 3 view .LVU279
 1086 007c FFF7FEFF 		bl	WIZCHIP_WRITE
 1087              	.LVL99:
 452:ioLIB/wizchip_conf.c **** 		{
 1088              		.loc 1 452 39 is_stmt 1 discriminator 3 view .LVU280
 452:ioLIB/wizchip_conf.c **** 		{
 1089              		.loc 1 452 15 discriminator 3 view .LVU281
 452:ioLIB/wizchip_conf.c **** 		{
 1090              		.loc 1 452 3 is_stmt 0 discriminator 3 view .LVU282
 1091 0080 BE42     		cmp	r6, r7
 1092 0082 F7D1     		bne	.L62
 1093              	.LVL100:
 1094              	.L60:
 464:ioLIB/wizchip_conf.c ****    {
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 39


 1095              		.loc 1 464 4 is_stmt 1 view .LVU283
 464:ioLIB/wizchip_conf.c ****    {
 1096              		.loc 1 464 6 is_stmt 0 view .LVU284
 1097 0084 002C     		cmp	r4, #0
 1098 0086 3AD0     		beq	.L66
 1099              	.LVL101:
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1100              		.loc 1 478 4 is_stmt 1 view .LVU285
 482:ioLIB/wizchip_conf.c **** #endif
 1101              		.loc 1 482 6 is_stmt 0 view .LVU286
 1102 0088 94F90020 		ldrsb	r2, [r4]
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1103              		.loc 1 478 17 view .LVU287
 1104 008c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1105              	.LVL102:
 482:ioLIB/wizchip_conf.c **** #endif
 1106              		.loc 1 482 4 is_stmt 1 view .LVU288
 482:ioLIB/wizchip_conf.c **** #endif
 1107              		.loc 1 482 6 is_stmt 0 view .LVU289
 1108 008e 102A     		cmp	r2, #16
 1109 0090 37DC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1110              		.loc 1 476 39 is_stmt 1 view .LVU290
 1111              	.LVL103:
 476:ioLIB/wizchip_conf.c **** 		{
 1112              		.loc 1 476 15 view .LVU291
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1113              		.loc 1 478 4 view .LVU292
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1114              		.loc 1 478 8 is_stmt 0 view .LVU293
 1115 0092 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 1116 0094 1344     		add	r3, r3, r2
 1117              	.LVL104:
 482:ioLIB/wizchip_conf.c **** #endif
 1118              		.loc 1 482 6 view .LVU294
 1119 0096 5AB2     		sxtb	r2, r3
 1120 0098 102A     		cmp	r2, #16
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1121              		.loc 1 478 8 view .LVU295
 1122 009a DBB2     		uxtb	r3, r3
 1123              	.LVL105:
 482:ioLIB/wizchip_conf.c **** #endif
 1124              		.loc 1 482 4 is_stmt 1 view .LVU296
 482:ioLIB/wizchip_conf.c **** #endif
 1125              		.loc 1 482 6 is_stmt 0 view .LVU297
 1126 009c 31DC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1127              		.loc 1 476 39 is_stmt 1 view .LVU298
 1128              	.LVL106:
 476:ioLIB/wizchip_conf.c **** 		{
 1129              		.loc 1 476 15 view .LVU299
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1130              		.loc 1 478 4 view .LVU300
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1131              		.loc 1 478 8 is_stmt 0 view .LVU301
 1132 009e A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 1133 00a0 1344     		add	r3, r3, r2
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 40


 1134              	.LVL107:
 482:ioLIB/wizchip_conf.c **** #endif
 1135              		.loc 1 482 6 view .LVU302
 1136 00a2 5AB2     		sxtb	r2, r3
 1137 00a4 102A     		cmp	r2, #16
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1138              		.loc 1 478 8 view .LVU303
 1139 00a6 DBB2     		uxtb	r3, r3
 1140              	.LVL108:
 482:ioLIB/wizchip_conf.c **** #endif
 1141              		.loc 1 482 4 is_stmt 1 view .LVU304
 482:ioLIB/wizchip_conf.c **** #endif
 1142              		.loc 1 482 6 is_stmt 0 view .LVU305
 1143 00a8 2BDC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1144              		.loc 1 476 39 is_stmt 1 view .LVU306
 1145              	.LVL109:
 476:ioLIB/wizchip_conf.c **** 		{
 1146              		.loc 1 476 15 view .LVU307
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1147              		.loc 1 478 4 view .LVU308
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1148              		.loc 1 478 8 is_stmt 0 view .LVU309
 1149 00aa E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 1150 00ac 1344     		add	r3, r3, r2
 1151              	.LVL110:
 482:ioLIB/wizchip_conf.c **** #endif
 1152              		.loc 1 482 6 view .LVU310
 1153 00ae 5AB2     		sxtb	r2, r3
 1154 00b0 102A     		cmp	r2, #16
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1155              		.loc 1 478 8 view .LVU311
 1156 00b2 DBB2     		uxtb	r3, r3
 1157              	.LVL111:
 482:ioLIB/wizchip_conf.c **** #endif
 1158              		.loc 1 482 4 is_stmt 1 view .LVU312
 482:ioLIB/wizchip_conf.c **** #endif
 1159              		.loc 1 482 6 is_stmt 0 view .LVU313
 1160 00b4 25DC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1161              		.loc 1 476 39 is_stmt 1 view .LVU314
 1162              	.LVL112:
 476:ioLIB/wizchip_conf.c **** 		{
 1163              		.loc 1 476 15 view .LVU315
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1164              		.loc 1 478 4 view .LVU316
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1165              		.loc 1 478 8 is_stmt 0 view .LVU317
 1166 00b6 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 1167 00b8 1344     		add	r3, r3, r2
 1168              	.LVL113:
 482:ioLIB/wizchip_conf.c **** #endif
 1169              		.loc 1 482 6 view .LVU318
 1170 00ba 5AB2     		sxtb	r2, r3
 1171 00bc 102A     		cmp	r2, #16
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1172              		.loc 1 478 8 view .LVU319
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 41


 1173 00be DBB2     		uxtb	r3, r3
 1174              	.LVL114:
 482:ioLIB/wizchip_conf.c **** #endif
 1175              		.loc 1 482 4 is_stmt 1 view .LVU320
 482:ioLIB/wizchip_conf.c **** #endif
 1176              		.loc 1 482 6 is_stmt 0 view .LVU321
 1177 00c0 1FDC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1178              		.loc 1 476 39 is_stmt 1 view .LVU322
 1179              	.LVL115:
 476:ioLIB/wizchip_conf.c **** 		{
 1180              		.loc 1 476 15 view .LVU323
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1181              		.loc 1 478 4 view .LVU324
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1182              		.loc 1 478 8 is_stmt 0 view .LVU325
 1183 00c2 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 1184 00c4 1344     		add	r3, r3, r2
 1185              	.LVL116:
 482:ioLIB/wizchip_conf.c **** #endif
 1186              		.loc 1 482 6 view .LVU326
 1187 00c6 5AB2     		sxtb	r2, r3
 1188 00c8 102A     		cmp	r2, #16
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1189              		.loc 1 478 8 view .LVU327
 1190 00ca DBB2     		uxtb	r3, r3
 1191              	.LVL117:
 482:ioLIB/wizchip_conf.c **** #endif
 1192              		.loc 1 482 4 is_stmt 1 view .LVU328
 482:ioLIB/wizchip_conf.c **** #endif
 1193              		.loc 1 482 6 is_stmt 0 view .LVU329
 1194 00cc 19DC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1195              		.loc 1 476 39 is_stmt 1 view .LVU330
 1196              	.LVL118:
 476:ioLIB/wizchip_conf.c **** 		{
 1197              		.loc 1 476 15 view .LVU331
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1198              		.loc 1 478 4 view .LVU332
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1199              		.loc 1 478 8 is_stmt 0 view .LVU333
 1200 00ce A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
 1201 00d0 1344     		add	r3, r3, r2
 1202              	.LVL119:
 482:ioLIB/wizchip_conf.c **** #endif
 1203              		.loc 1 482 6 view .LVU334
 1204 00d2 5AB2     		sxtb	r2, r3
 1205 00d4 102A     		cmp	r2, #16
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1206              		.loc 1 478 8 view .LVU335
 1207 00d6 DBB2     		uxtb	r3, r3
 1208              	.LVL120:
 482:ioLIB/wizchip_conf.c **** #endif
 1209              		.loc 1 482 4 is_stmt 1 view .LVU336
 482:ioLIB/wizchip_conf.c **** #endif
 1210              		.loc 1 482 6 is_stmt 0 view .LVU337
 1211 00d8 13DC     		bgt	.L61
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 42


 476:ioLIB/wizchip_conf.c **** 		{
 1212              		.loc 1 476 39 is_stmt 1 view .LVU338
 1213              	.LVL121:
 476:ioLIB/wizchip_conf.c **** 		{
 1214              		.loc 1 476 15 view .LVU339
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1215              		.loc 1 478 4 view .LVU340
 482:ioLIB/wizchip_conf.c **** #endif
 1216              		.loc 1 482 4 view .LVU341
 478:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
 1217              		.loc 1 478 8 is_stmt 0 view .LVU342
 1218 00da E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 1219 00dc 1344     		add	r3, r3, r2
 1220              	.LVL122:
 482:ioLIB/wizchip_conf.c **** #endif
 1221              		.loc 1 482 6 view .LVU343
 1222 00de 5BB2     		sxtb	r3, r3
 1223 00e0 102B     		cmp	r3, #16
 1224 00e2 0EDC     		bgt	.L61
 476:ioLIB/wizchip_conf.c **** 		{
 1225              		.loc 1 476 39 is_stmt 1 discriminator 2 view .LVU344
 1226              	.LVL123:
 476:ioLIB/wizchip_conf.c **** 		{
 1227              		.loc 1 476 15 discriminator 2 view .LVU345
 1228 00e4 013C     		subs	r4, r4, #1
 1229              	.LVL124:
 482:ioLIB/wizchip_conf.c **** #endif
 1230              		.loc 1 482 6 is_stmt 0 discriminator 2 view .LVU346
 1231 00e6 41F60865 		movw	r5, #7688
 1232              	.LBB36:
 1233              	.LBB37:
 486:ioLIB/wizchip_conf.c **** 		{
 1234              		.loc 1 486 3 discriminator 2 view .LVU347
 1235 00ea 41F60876 		movw	r6, #7944
 1236              	.LVL125:
 1237              	.L65:
 493:ioLIB/wizchip_conf.c **** #endif
 1238              		.loc 1 493 4 is_stmt 1 view .LVU348
 1239 00ee 2846     		mov	r0, r5
 1240 00f0 14F8011F 		ldrb	r1, [r4, #1]!	@ zero_extendqisi2
 1241              	.LVL126:
 486:ioLIB/wizchip_conf.c **** 		{
 1242              		.loc 1 486 3 is_stmt 0 view .LVU349
 1243 00f4 2035     		adds	r5, r5, #32
 493:ioLIB/wizchip_conf.c **** #endif
 1244              		.loc 1 493 4 view .LVU350
 1245 00f6 FFF7FEFF 		bl	WIZCHIP_WRITE
 1246              	.LVL127:
 486:ioLIB/wizchip_conf.c **** 		{
 1247              		.loc 1 486 39 is_stmt 1 view .LVU351
 486:ioLIB/wizchip_conf.c **** 		{
 1248              		.loc 1 486 15 view .LVU352
 486:ioLIB/wizchip_conf.c **** 		{
 1249              		.loc 1 486 3 is_stmt 0 view .LVU353
 1250 00fa B542     		cmp	r5, r6
 1251 00fc F7D1     		bne	.L65
 1252              	.LVL128:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 43


 1253              	.L66:
 486:ioLIB/wizchip_conf.c **** 		{
 1254              		.loc 1 486 3 view .LVU354
 1255              	.LBE37:
 1256              	.LBE36:
 497:ioLIB/wizchip_conf.c **** }
 1257              		.loc 1 497 11 view .LVU355
 1258 00fe 0020     		movs	r0, #0
 498:ioLIB/wizchip_conf.c **** 
 1259              		.loc 1 498 1 view .LVU356
 1260 0100 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1261              	.LVL129:
 1262              	.L61:
 448:ioLIB/wizchip_conf.c **** #endif
 1263              		.loc 1 448 24 view .LVU357
 1264 0102 4FF0FF30 		mov	r0, #-1
 498:ioLIB/wizchip_conf.c **** 
 1265              		.loc 1 498 1 view .LVU358
 1266 0106 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 498:ioLIB/wizchip_conf.c **** 
 1267              		.loc 1 498 1 view .LVU359
 1268              		.cfi_endproc
 1269              	.LFE18:
 1271              		.section	.text.wizchip_clrinterrupt,"ax",%progbits
 1272              		.align	1
 1273              		.p2align 2,,3
 1274              		.global	wizchip_clrinterrupt
 1275              		.syntax unified
 1276              		.thumb
 1277              		.thumb_func
 1279              	wizchip_clrinterrupt:
 1280              	.LVL130:
 1281              	.LFB19:
 501:ioLIB/wizchip_conf.c ****    uint8_t ir  = (uint8_t)intr;
 1282              		.loc 1 501 1 is_stmt 1 view -0
 1283              		.cfi_startproc
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 502:ioLIB/wizchip_conf.c ****    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 1286              		.loc 1 502 4 view .LVU361
 503:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 1287              		.loc 1 503 4 view .LVU362
 522:ioLIB/wizchip_conf.c **** //M20200227 : For clear
 1288              		.loc 1 522 4 is_stmt 0 view .LVU363
 1289 0000 00F0F001 		and	r1, r0, #240
 501:ioLIB/wizchip_conf.c ****    uint8_t ir  = (uint8_t)intr;
 1290              		.loc 1 501 1 view .LVU364
 1291 0004 10B5     		push	{r4, lr}
 1292              	.LCFI5:
 1293              		.cfi_def_cfa_offset 8
 1294              		.cfi_offset 4, -8
 1295              		.cfi_offset 14, -4
 503:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 1296              		.loc 1 503 18 view .LVU365
 1297 0006 040A     		lsrs	r4, r0, #8
 1298              	.LVL131:
 522:ioLIB/wizchip_conf.c **** //M20200227 : For clear
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 44


 1299              		.loc 1 522 4 is_stmt 1 view .LVU366
 1300 0008 4FF4A850 		mov	r0, #5376
 1301              	.LVL132:
 522:ioLIB/wizchip_conf.c **** //M20200227 : For clear
 1302              		.loc 1 522 4 is_stmt 0 view .LVU367
 1303 000c FFF7FEFF 		bl	WIZCHIP_WRITE
 1304              	.LVL133:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1305              		.loc 1 525 4 is_stmt 1 view .LVU368
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1306              		.loc 1 525 14 view .LVU369
 526:ioLIB/wizchip_conf.c ****    }
 1307              		.loc 1 526 8 view .LVU370
 526:ioLIB/wizchip_conf.c ****    }
 1308              		.loc 1 526 10 is_stmt 0 view .LVU371
 1309 0010 E107     		lsls	r1, r4, #31
 1310 0012 0ED4     		bmi	.L104
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1311              		.loc 1 525 20 is_stmt 1 view .LVU372
 1312              	.LVL134:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1313              		.loc 1 525 14 view .LVU373
 526:ioLIB/wizchip_conf.c ****    }
 1314              		.loc 1 526 8 view .LVU374
 526:ioLIB/wizchip_conf.c ****    }
 1315              		.loc 1 526 10 is_stmt 0 view .LVU375
 1316 0014 A207     		lsls	r2, r4, #30
 1317 0016 13D4     		bmi	.L105
 1318              	.L75:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1319              		.loc 1 525 20 is_stmt 1 view .LVU376
 1320              	.LVL135:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1321              		.loc 1 525 14 view .LVU377
 526:ioLIB/wizchip_conf.c ****    }
 1322              		.loc 1 526 8 view .LVU378
 526:ioLIB/wizchip_conf.c ****    }
 1323              		.loc 1 526 10 is_stmt 0 view .LVU379
 1324 0018 6307     		lsls	r3, r4, #29
 1325 001a 18D4     		bmi	.L106
 1326              	.L76:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1327              		.loc 1 525 20 is_stmt 1 view .LVU380
 1328              	.LVL136:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1329              		.loc 1 525 14 view .LVU381
 526:ioLIB/wizchip_conf.c ****    }
 1330              		.loc 1 526 8 view .LVU382
 526:ioLIB/wizchip_conf.c ****    }
 1331              		.loc 1 526 10 is_stmt 0 view .LVU383
 1332 001c 2007     		lsls	r0, r4, #28
 1333 001e 1DD4     		bmi	.L107
 1334              	.L77:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1335              		.loc 1 525 20 is_stmt 1 view .LVU384
 1336              	.LVL137:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 45


 1337              		.loc 1 525 14 view .LVU385
 526:ioLIB/wizchip_conf.c ****    }
 1338              		.loc 1 526 8 view .LVU386
 526:ioLIB/wizchip_conf.c ****    }
 1339              		.loc 1 526 10 is_stmt 0 view .LVU387
 1340 0020 E106     		lsls	r1, r4, #27
 1341 0022 22D4     		bmi	.L108
 1342              	.L78:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1343              		.loc 1 525 20 is_stmt 1 view .LVU388
 1344              	.LVL138:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1345              		.loc 1 525 14 view .LVU389
 526:ioLIB/wizchip_conf.c ****    }
 1346              		.loc 1 526 8 view .LVU390
 526:ioLIB/wizchip_conf.c ****    }
 1347              		.loc 1 526 10 is_stmt 0 view .LVU391
 1348 0024 A206     		lsls	r2, r4, #26
 1349 0026 27D4     		bmi	.L109
 1350              	.L79:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1351              		.loc 1 525 20 is_stmt 1 view .LVU392
 1352              	.LVL139:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1353              		.loc 1 525 14 view .LVU393
 526:ioLIB/wizchip_conf.c ****    }
 1354              		.loc 1 526 8 view .LVU394
 526:ioLIB/wizchip_conf.c ****    }
 1355              		.loc 1 526 10 is_stmt 0 view .LVU395
 1356 0028 6306     		lsls	r3, r4, #25
 1357 002a 2CD4     		bmi	.L110
 1358              	.L80:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1359              		.loc 1 525 20 is_stmt 1 view .LVU396
 1360              	.LVL140:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1361              		.loc 1 525 14 view .LVU397
 526:ioLIB/wizchip_conf.c ****    }
 1362              		.loc 1 526 8 view .LVU398
 526:ioLIB/wizchip_conf.c ****    }
 1363              		.loc 1 526 10 is_stmt 0 view .LVU399
 1364 002c E309     		lsrs	r3, r4, #7
 1365 002e 31D1     		bne	.L111
 1366              	.L73:
 530:ioLIB/wizchip_conf.c **** 
 1367              		.loc 1 530 1 view .LVU400
 1368 0030 10BD     		pop	{r4, pc}
 1369              	.LVL141:
 1370              	.L104:
 526:ioLIB/wizchip_conf.c ****    }
 1371              		.loc 1 526 31 is_stmt 1 view .LVU401
 1372 0032 1F21     		movs	r1, #31
 1373 0034 4FF40270 		mov	r0, #520
 1374 0038 FFF7FEFF 		bl	WIZCHIP_WRITE
 1375              	.LVL142:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1376              		.loc 1 525 20 view .LVU402
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 46


 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1377              		.loc 1 525 14 view .LVU403
 526:ioLIB/wizchip_conf.c ****    }
 1378              		.loc 1 526 8 view .LVU404
 526:ioLIB/wizchip_conf.c ****    }
 1379              		.loc 1 526 10 is_stmt 0 view .LVU405
 1380 003c A207     		lsls	r2, r4, #30
 1381 003e EBD5     		bpl	.L75
 1382              	.L105:
 526:ioLIB/wizchip_conf.c ****    }
 1383              		.loc 1 526 31 is_stmt 1 view .LVU406
 1384 0040 1F21     		movs	r1, #31
 1385 0042 4FF40A70 		mov	r0, #552
 1386 0046 FFF7FEFF 		bl	WIZCHIP_WRITE
 1387              	.LVL143:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1388              		.loc 1 525 20 view .LVU407
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1389              		.loc 1 525 14 view .LVU408
 526:ioLIB/wizchip_conf.c ****    }
 1390              		.loc 1 526 8 view .LVU409
 526:ioLIB/wizchip_conf.c ****    }
 1391              		.loc 1 526 10 is_stmt 0 view .LVU410
 1392 004a 6307     		lsls	r3, r4, #29
 1393 004c E6D5     		bpl	.L76
 1394              	.L106:
 526:ioLIB/wizchip_conf.c ****    }
 1395              		.loc 1 526 31 is_stmt 1 view .LVU411
 1396 004e 4FF41270 		mov	r0, #584
 1397 0052 1F21     		movs	r1, #31
 1398 0054 FFF7FEFF 		bl	WIZCHIP_WRITE
 1399              	.LVL144:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1400              		.loc 1 525 20 view .LVU412
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1401              		.loc 1 525 14 view .LVU413
 526:ioLIB/wizchip_conf.c ****    }
 1402              		.loc 1 526 8 view .LVU414
 526:ioLIB/wizchip_conf.c ****    }
 1403              		.loc 1 526 10 is_stmt 0 view .LVU415
 1404 0058 2007     		lsls	r0, r4, #28
 1405 005a E1D5     		bpl	.L77
 1406              	.L107:
 526:ioLIB/wizchip_conf.c ****    }
 1407              		.loc 1 526 31 is_stmt 1 view .LVU416
 1408 005c 1F21     		movs	r1, #31
 1409 005e 4FF41A70 		mov	r0, #616
 1410 0062 FFF7FEFF 		bl	WIZCHIP_WRITE
 1411              	.LVL145:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1412              		.loc 1 525 20 view .LVU417
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1413              		.loc 1 525 14 view .LVU418
 526:ioLIB/wizchip_conf.c ****    }
 1414              		.loc 1 526 8 view .LVU419
 526:ioLIB/wizchip_conf.c ****    }
 1415              		.loc 1 526 10 is_stmt 0 view .LVU420
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 47


 1416 0066 E106     		lsls	r1, r4, #27
 1417 0068 DCD5     		bpl	.L78
 1418              	.L108:
 526:ioLIB/wizchip_conf.c ****    }
 1419              		.loc 1 526 31 is_stmt 1 view .LVU421
 1420 006a 1F21     		movs	r1, #31
 1421 006c 4FF42270 		mov	r0, #648
 1422 0070 FFF7FEFF 		bl	WIZCHIP_WRITE
 1423              	.LVL146:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1424              		.loc 1 525 20 view .LVU422
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1425              		.loc 1 525 14 view .LVU423
 526:ioLIB/wizchip_conf.c ****    }
 1426              		.loc 1 526 8 view .LVU424
 526:ioLIB/wizchip_conf.c ****    }
 1427              		.loc 1 526 10 is_stmt 0 view .LVU425
 1428 0074 A206     		lsls	r2, r4, #26
 1429 0076 D7D5     		bpl	.L79
 1430              	.L109:
 526:ioLIB/wizchip_conf.c ****    }
 1431              		.loc 1 526 31 is_stmt 1 view .LVU426
 1432 0078 1F21     		movs	r1, #31
 1433 007a 4FF42A70 		mov	r0, #680
 1434 007e FFF7FEFF 		bl	WIZCHIP_WRITE
 1435              	.LVL147:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1436              		.loc 1 525 20 view .LVU427
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1437              		.loc 1 525 14 view .LVU428
 526:ioLIB/wizchip_conf.c ****    }
 1438              		.loc 1 526 8 view .LVU429
 526:ioLIB/wizchip_conf.c ****    }
 1439              		.loc 1 526 10 is_stmt 0 view .LVU430
 1440 0082 6306     		lsls	r3, r4, #25
 1441 0084 D2D5     		bpl	.L80
 1442              	.L110:
 526:ioLIB/wizchip_conf.c ****    }
 1443              		.loc 1 526 31 is_stmt 1 view .LVU431
 1444 0086 1F21     		movs	r1, #31
 1445 0088 4FF43270 		mov	r0, #712
 1446 008c FFF7FEFF 		bl	WIZCHIP_WRITE
 1447              	.LVL148:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1448              		.loc 1 525 20 view .LVU432
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 1449              		.loc 1 525 14 view .LVU433
 526:ioLIB/wizchip_conf.c ****    }
 1450              		.loc 1 526 8 view .LVU434
 526:ioLIB/wizchip_conf.c ****    }
 1451              		.loc 1 526 10 is_stmt 0 view .LVU435
 1452 0090 E309     		lsrs	r3, r4, #7
 1453 0092 CDD0     		beq	.L73
 1454              	.L111:
 526:ioLIB/wizchip_conf.c ****    }
 1455              		.loc 1 526 31 is_stmt 1 discriminator 1 view .LVU436
 530:ioLIB/wizchip_conf.c **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 48


 1456              		.loc 1 530 1 is_stmt 0 discriminator 1 view .LVU437
 1457 0094 BDE81040 		pop	{r4, lr}
 1458              	.LCFI6:
 1459              		.cfi_restore 14
 1460              		.cfi_restore 4
 1461              		.cfi_def_cfa_offset 0
 1462              	.LVL149:
 526:ioLIB/wizchip_conf.c ****    }
 1463              		.loc 1 526 31 discriminator 1 view .LVU438
 1464 0098 1F21     		movs	r1, #31
 1465 009a 4FF43A70 		mov	r0, #744
 1466 009e FFF7FEBF 		b	WIZCHIP_WRITE
 1467              	.LVL150:
 1468              		.cfi_endproc
 1469              	.LFE19:
 1471 00a2 00BF     		.section	.text.wizchip_getinterrupt,"ax",%progbits
 1472              		.align	1
 1473              		.p2align 2,,3
 1474              		.global	wizchip_getinterrupt
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1479              	wizchip_getinterrupt:
 1480              	.LFB20:
 533:ioLIB/wizchip_conf.c ****    uint8_t ir  = 0;
 1481              		.loc 1 533 1 is_stmt 1 view -0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 534:ioLIB/wizchip_conf.c ****    uint8_t sir = 0;
 1485              		.loc 1 534 4 view .LVU440
 1486              	.LVL151:
 535:ioLIB/wizchip_conf.c ****    uint16_t ret = 0;
 1487              		.loc 1 535 4 view .LVU441
 536:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ <= W5100S
 1488              		.loc 1 536 4 view .LVU442
 546:ioLIB/wizchip_conf.c ****    sir = getSIR();
 1489              		.loc 1 546 4 view .LVU443
 533:ioLIB/wizchip_conf.c ****    uint8_t ir  = 0;
 1490              		.loc 1 533 1 is_stmt 0 view .LVU444
 1491 0000 10B5     		push	{r4, lr}
 1492              	.LCFI7:
 1493              		.cfi_def_cfa_offset 8
 1494              		.cfi_offset 4, -8
 1495              		.cfi_offset 14, -4
 546:ioLIB/wizchip_conf.c ****    sir = getSIR();
 1496              		.loc 1 546 10 view .LVU445
 1497 0002 4FF4A850 		mov	r0, #5376
 1498 0006 FFF7FEFF 		bl	WIZCHIP_READ
 1499              	.LVL152:
 1500 000a 0446     		mov	r4, r0
 547:ioLIB/wizchip_conf.c **** #endif         
 1501              		.loc 1 547 10 view .LVU446
 1502 000c 4FF4B850 		mov	r0, #5888
 1503              	.LVL153:
 547:ioLIB/wizchip_conf.c **** #endif         
 1504              		.loc 1 547 4 is_stmt 1 view .LVU447
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 49


 547:ioLIB/wizchip_conf.c **** #endif         
 1505              		.loc 1 547 10 is_stmt 0 view .LVU448
 1506 0010 FFF7FEFF 		bl	WIZCHIP_READ
 1507              	.LVL154:
 558:ioLIB/wizchip_conf.c ****   ret = (ret << 8) + ir;
 1508              		.loc 1 558 3 is_stmt 1 view .LVU449
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 1509              		.loc 1 559 3 view .LVU450
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 1510              		.loc 1 559 14 is_stmt 0 view .LVU451
 1511 0014 0302     		lsls	r3, r0, #8
 1512 0016 9BB2     		uxth	r3, r3
 1513              	.LVL155:
 560:ioLIB/wizchip_conf.c **** }
 1514              		.loc 1 560 3 is_stmt 1 view .LVU452
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 1515              		.loc 1 559 20 is_stmt 0 view .LVU453
 1516 0018 04F0F000 		and	r0, r4, #240
 1517              	.LVL156:
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 1518              		.loc 1 559 7 view .LVU454
 1519 001c 1844     		add	r0, r0, r3
 560:ioLIB/wizchip_conf.c **** }
 1520              		.loc 1 560 10 view .LVU455
 1521 001e 80B2     		uxth	r0, r0
 561:ioLIB/wizchip_conf.c **** 
 1522              		.loc 1 561 1 view .LVU456
 1523 0020 10BD     		pop	{r4, pc}
 561:ioLIB/wizchip_conf.c **** 
 1524              		.loc 1 561 1 view .LVU457
 1525              		.cfi_endproc
 1526              	.LFE20:
 1528 0022 00BF     		.section	.text.wizchip_setinterruptmask,"ax",%progbits
 1529              		.align	1
 1530              		.p2align 2,,3
 1531              		.global	wizchip_setinterruptmask
 1532              		.syntax unified
 1533              		.thumb
 1534              		.thumb_func
 1536              	wizchip_setinterruptmask:
 1537              	.LVL157:
 1538              	.LFB21:
 564:ioLIB/wizchip_conf.c ****    uint8_t imr  = (uint8_t)intr;
 1539              		.loc 1 564 1 is_stmt 1 view -0
 1540              		.cfi_startproc
 1541              		@ args = 0, pretend = 0, frame = 0
 1542              		@ frame_needed = 0, uses_anonymous_args = 0
 565:ioLIB/wizchip_conf.c ****    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 1543              		.loc 1 565 4 view .LVU459
 564:ioLIB/wizchip_conf.c ****    uint8_t imr  = (uint8_t)intr;
 1544              		.loc 1 564 1 is_stmt 0 view .LVU460
 1545 0000 10B5     		push	{r4, lr}
 1546              	.LCFI8:
 1547              		.cfi_def_cfa_offset 8
 1548              		.cfi_offset 4, -8
 1549              		.cfi_offset 14, -4
 582:ioLIB/wizchip_conf.c ****    setSIMR(simr);
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 50


 1550              		.loc 1 582 4 view .LVU461
 1551 0002 C1B2     		uxtb	r1, r0
 564:ioLIB/wizchip_conf.c ****    uint8_t imr  = (uint8_t)intr;
 1552              		.loc 1 564 1 view .LVU462
 1553 0004 0446     		mov	r4, r0
 1554              	.LVL158:
 566:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 1555              		.loc 1 566 4 is_stmt 1 view .LVU463
 582:ioLIB/wizchip_conf.c ****    setSIMR(simr);
 1556              		.loc 1 582 4 view .LVU464
 1557 0006 4FF4B050 		mov	r0, #5632
 1558              	.LVL159:
 582:ioLIB/wizchip_conf.c ****    setSIMR(simr);
 1559              		.loc 1 582 4 is_stmt 0 view .LVU465
 1560 000a FFF7FEFF 		bl	WIZCHIP_WRITE
 1561              	.LVL160:
 583:ioLIB/wizchip_conf.c **** #endif   
 1562              		.loc 1 583 4 is_stmt 1 view .LVU466
 1563 000e 210A     		lsrs	r1, r4, #8
 1564 0010 4FF4C050 		mov	r0, #6144
 585:ioLIB/wizchip_conf.c **** 
 1565              		.loc 1 585 1 is_stmt 0 view .LVU467
 1566 0014 BDE81040 		pop	{r4, lr}
 1567              	.LCFI9:
 1568              		.cfi_restore 14
 1569              		.cfi_restore 4
 1570              		.cfi_def_cfa_offset 0
 583:ioLIB/wizchip_conf.c **** #endif   
 1571              		.loc 1 583 4 view .LVU468
 1572 0018 FFF7FEBF 		b	WIZCHIP_WRITE
 1573              	.LVL161:
 1574              		.cfi_endproc
 1575              	.LFE21:
 1577              		.section	.text.wizchip_getinterruptmask,"ax",%progbits
 1578              		.align	1
 1579              		.p2align 2,,3
 1580              		.global	wizchip_getinterruptmask
 1581              		.syntax unified
 1582              		.thumb
 1583              		.thumb_func
 1585              	wizchip_getinterruptmask:
 1586              	.LFB22:
 588:ioLIB/wizchip_conf.c ****    uint8_t imr  = 0;
 1587              		.loc 1 588 1 is_stmt 1 view -0
 1588              		.cfi_startproc
 1589              		@ args = 0, pretend = 0, frame = 0
 1590              		@ frame_needed = 0, uses_anonymous_args = 0
 589:ioLIB/wizchip_conf.c ****    uint8_t simr = 0;
 1591              		.loc 1 589 4 view .LVU470
 1592              	.LVL162:
 590:ioLIB/wizchip_conf.c ****    uint16_t ret = 0;
 1593              		.loc 1 590 4 view .LVU471
 591:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 1594              		.loc 1 591 4 view .LVU472
 601:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 1595              		.loc 1 601 4 view .LVU473
 588:ioLIB/wizchip_conf.c ****    uint8_t imr  = 0;
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 51


 1596              		.loc 1 588 1 is_stmt 0 view .LVU474
 1597 0000 10B5     		push	{r4, lr}
 1598              	.LCFI10:
 1599              		.cfi_def_cfa_offset 8
 1600              		.cfi_offset 4, -8
 1601              		.cfi_offset 14, -4
 601:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 1602              		.loc 1 601 11 view .LVU475
 1603 0002 4FF4B050 		mov	r0, #5632
 1604 0006 FFF7FEFF 		bl	WIZCHIP_READ
 1605              	.LVL163:
 1606 000a 0446     		mov	r4, r0
 602:ioLIB/wizchip_conf.c **** #endif         
 1607              		.loc 1 602 11 view .LVU476
 1608 000c 4FF4C050 		mov	r0, #6144
 1609              	.LVL164:
 602:ioLIB/wizchip_conf.c **** #endif         
 1610              		.loc 1 602 4 is_stmt 1 view .LVU477
 602:ioLIB/wizchip_conf.c **** #endif         
 1611              		.loc 1 602 11 is_stmt 0 view .LVU478
 1612 0010 FFF7FEFF 		bl	WIZCHIP_READ
 1613              	.LVL165:
 611:ioLIB/wizchip_conf.c ****   ret = (ret << 8) + imr;
 1614              		.loc 1 611 3 is_stmt 1 view .LVU479
 612:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 1615              		.loc 1 612 3 view .LVU480
 613:ioLIB/wizchip_conf.c **** }
 1616              		.loc 1 613 3 view .LVU481
 612:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 1617              		.loc 1 612 7 is_stmt 0 view .LVU482
 1618 0014 04EB0020 		add	r0, r4, r0, lsl #8
 1619              	.LVL166:
 614:ioLIB/wizchip_conf.c **** 
 1620              		.loc 1 614 1 view .LVU483
 1621 0018 80B2     		uxth	r0, r0
 1622 001a 10BD     		pop	{r4, pc}
 614:ioLIB/wizchip_conf.c **** 
 1623              		.loc 1 614 1 view .LVU484
 1624              		.cfi_endproc
 1625              	.LFE22:
 1627              		.section	.text.wizphy_getphylink,"ax",%progbits
 1628              		.align	1
 1629              		.p2align 2,,3
 1630              		.global	wizphy_getphylink
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1635              	wizphy_getphylink:
 1636              	.LFB23:
 617:ioLIB/wizchip_conf.c ****    int8_t tmp = PHY_LINK_OFF;
 1637              		.loc 1 617 1 is_stmt 1 view -0
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 0
 1640              		@ frame_needed = 0, uses_anonymous_args = 0
 618:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5100S
 1641              		.loc 1 618 4 view .LVU486
 1642              	.LVL167:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 52


 626:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 1643              		.loc 1 626 4 view .LVU487
 617:ioLIB/wizchip_conf.c ****    int8_t tmp = PHY_LINK_OFF;
 1644              		.loc 1 617 1 is_stmt 0 view .LVU488
 1645 0000 08B5     		push	{r3, lr}
 1646              	.LCFI11:
 1647              		.cfi_def_cfa_offset 8
 1648              		.cfi_offset 3, -8
 1649              		.cfi_offset 14, -4
 626:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 1650              		.loc 1 626 7 view .LVU489
 1651 0002 4FF43850 		mov	r0, #11776
 1652 0006 FFF7FEFF 		bl	WIZCHIP_READ
 1653              	.LVL168:
 632:ioLIB/wizchip_conf.c **** }
 1654              		.loc 1 632 4 is_stmt 1 view .LVU490
 633:ioLIB/wizchip_conf.c **** 
 1655              		.loc 1 633 1 is_stmt 0 view .LVU491
 1656 000a 00F00100 		and	r0, r0, #1
 1657              	.LVL169:
 633:ioLIB/wizchip_conf.c **** 
 1658              		.loc 1 633 1 view .LVU492
 1659 000e 08BD     		pop	{r3, pc}
 1660              		.cfi_endproc
 1661              	.LFE23:
 1663              		.section	.text.wizphy_getphypmode,"ax",%progbits
 1664              		.align	1
 1665              		.p2align 2,,3
 1666              		.global	wizphy_getphypmode
 1667              		.syntax unified
 1668              		.thumb
 1669              		.thumb_func
 1671              	wizphy_getphypmode:
 1672              	.LFB24:
 638:ioLIB/wizchip_conf.c ****    int8_t tmp = 0;
 1673              		.loc 1 638 1 is_stmt 1 view -0
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 0, uses_anonymous_args = 0
 639:ioLIB/wizchip_conf.c ****    #if   _WIZCHIP_ == W5200
 1677              		.loc 1 639 4 view .LVU494
 1678              	.LVL170:
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 1679              		.loc 1 646 7 view .LVU495
 638:ioLIB/wizchip_conf.c ****    int8_t tmp = 0;
 1680              		.loc 1 638 1 is_stmt 0 view .LVU496
 1681 0000 08B5     		push	{r3, lr}
 1682              	.LCFI12:
 1683              		.cfi_def_cfa_offset 8
 1684              		.cfi_offset 3, -8
 1685              		.cfi_offset 14, -4
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 1686              		.loc 1 646 11 view .LVU497
 1687 0002 4FF43850 		mov	r0, #11776
 1688 0006 FFF7FEFF 		bl	WIZCHIP_READ
 1689              	.LVL171:
 653:ioLIB/wizchip_conf.c **** }
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 53


 1690              		.loc 1 653 4 is_stmt 1 view .LVU498
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 1691              		.loc 1 646 9 is_stmt 0 view .LVU499
 1692 000a 00F03800 		and	r0, r0, #56
 1693              	.LVL172:
 654:ioLIB/wizchip_conf.c **** #endif
 1694              		.loc 1 654 1 view .LVU500
 1695 000e A0F13000 		sub	r0, #48
 1696 0012 B0FA80F0 		clz	r0, r0
 1697 0016 4009     		lsrs	r0, r0, #5
 1698 0018 08BD     		pop	{r3, pc}
 1699              		.cfi_endproc
 1700              	.LFE24:
 1702 001a 00BF     		.section	.text.wizphy_reset,"ax",%progbits
 1703              		.align	1
 1704              		.p2align 2,,3
 1705              		.global	wizphy_reset
 1706              		.syntax unified
 1707              		.thumb
 1708              		.thumb_func
 1710              	wizphy_reset:
 1711              	.LFB25:
 741:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
 1712              		.loc 1 741 1 is_stmt 1 view -0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 0
 1715              		@ frame_needed = 0, uses_anonymous_args = 0
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 1716              		.loc 1 742 4 view .LVU502
 741:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
 1717              		.loc 1 741 1 is_stmt 0 view .LVU503
 1718 0000 08B5     		push	{r3, lr}
 1719              	.LCFI13:
 1720              		.cfi_def_cfa_offset 8
 1721              		.cfi_offset 3, -8
 1722              		.cfi_offset 14, -4
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 1723              		.loc 1 742 18 view .LVU504
 1724 0002 4FF43850 		mov	r0, #11776
 1725 0006 FFF7FEFF 		bl	WIZCHIP_READ
 1726              	.LVL173:
 743:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 1727              		.loc 1 743 4 is_stmt 1 view .LVU505
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 1728              		.loc 1 744 4 view .LVU506
 1729 000a 00F07F01 		and	r1, r0, #127
 1730 000e 4FF43850 		mov	r0, #11776
 1731              	.LVL174:
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 1732              		.loc 1 744 4 is_stmt 0 view .LVU507
 1733 0012 FFF7FEFF 		bl	WIZCHIP_WRITE
 1734              	.LVL175:
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 1735              		.loc 1 745 4 is_stmt 1 view .LVU508
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 1736              		.loc 1 745 10 is_stmt 0 view .LVU509
 1737 0016 4FF43850 		mov	r0, #11776
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 54


 1738 001a FFF7FEFF 		bl	WIZCHIP_READ
 1739              	.LVL176:
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 1740              		.loc 1 746 4 is_stmt 1 view .LVU510
 747:ioLIB/wizchip_conf.c **** }
 1741              		.loc 1 747 4 view .LVU511
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 1742              		.loc 1 746 8 is_stmt 0 view .LVU512
 1743 001e 60F07F00 		orn	r0, r0, #127
 1744              	.LVL177:
 747:ioLIB/wizchip_conf.c **** }
 1745              		.loc 1 747 4 view .LVU513
 1746 0022 C1B2     		uxtb	r1, r0
 748:ioLIB/wizchip_conf.c **** 
 1747              		.loc 1 748 1 view .LVU514
 1748 0024 BDE80840 		pop	{r3, lr}
 1749              	.LCFI14:
 1750              		.cfi_restore 14
 1751              		.cfi_restore 3
 1752              		.cfi_def_cfa_offset 0
 747:ioLIB/wizchip_conf.c **** }
 1753              		.loc 1 747 4 view .LVU515
 1754 0028 4FF43850 		mov	r0, #11776
 1755 002c FFF7FEBF 		b	WIZCHIP_WRITE
 1756              	.LVL178:
 1757              		.cfi_endproc
 1758              	.LFE25:
 1760              		.section	.text.wizphy_setphyconf,"ax",%progbits
 1761              		.align	1
 1762              		.p2align 2,,3
 1763              		.global	wizphy_setphyconf
 1764              		.syntax unified
 1765              		.thumb
 1766              		.thumb_func
 1768              	wizphy_setphyconf:
 1769              	.LVL179:
 1770              	.LFB26:
 751:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 1771              		.loc 1 751 1 is_stmt 1 view -0
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 0
 1774              		@ frame_needed = 0, uses_anonymous_args = 0
 752:ioLIB/wizchip_conf.c ****    if(phyconf->by == PHY_CONFBY_SW)
 1775              		.loc 1 752 4 view .LVU517
 753:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMD;
 1776              		.loc 1 753 4 view .LVU518
 751:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 1777              		.loc 1 751 1 is_stmt 0 view .LVU519
 1778 0000 10B5     		push	{r4, lr}
 1779              	.LCFI15:
 1780              		.cfi_def_cfa_offset 8
 1781              		.cfi_offset 4, -8
 1782              		.cfi_offset 14, -4
 753:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMD;
 1783              		.loc 1 753 6 view .LVU520
 1784 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1785 0004 012B     		cmp	r3, #1
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 55


 757:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_ALLA;
 1786              		.loc 1 757 6 view .LVU521
 1787 0006 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 753:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMD;
 1788              		.loc 1 753 6 view .LVU522
 1789 0008 0BBF     		itete	eq
 1790 000a 7821     		moveq	r1, #120
 1791 000c 3821     		movne	r1, #56
 1792 000e 4FF0580E 		moveq	lr, #88
 1793 0012 4FF0180E 		movne	lr, #24
 1794 0016 0BBF     		itete	eq
 1795 0018 4824     		moveq	r4, #72
 1796 001a 0824     		movne	r4, #8
 1797 001c 5022     		moveq	r2, #80
 1798 001e 1022     		movne	r2, #16
 1799 0020 0CBF     		ite	eq
 1800 0022 4FF0400C 		moveq	ip, #64
 1801 0026 4FF0000C 		movne	ip, #0
 1802              	.LVL180:
 757:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_ALLA;
 1803              		.loc 1 757 4 is_stmt 1 view .LVU523
 757:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_ALLA;
 1804              		.loc 1 757 6 is_stmt 0 view .LVU524
 1805 002a 012B     		cmp	r3, #1
 1806 002c 07D0     		beq	.L126
 761:ioLIB/wizchip_conf.c ****       {
 1807              		.loc 1 761 7 is_stmt 1 view .LVU525
 761:ioLIB/wizchip_conf.c ****       {
 1808              		.loc 1 761 9 is_stmt 0 view .LVU526
 1809 002e C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1810 0030 012B     		cmp	r3, #1
 763:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_100F;
 1811              		.loc 1 763 12 view .LVU527
 1812 0032 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 761:ioLIB/wizchip_conf.c ****       {
 1813              		.loc 1 761 9 view .LVU528
 1814 0034 1ED0     		beq	.L135
 770:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_100H;
 1815              		.loc 1 770 10 is_stmt 1 view .LVU529
 771:ioLIB/wizchip_conf.c ****          else
 1816              		.loc 1 771 17 is_stmt 0 view .LVU530
 1817 0036 012B     		cmp	r3, #1
 1818 0038 14BF     		ite	ne
 1819 003a 6146     		movne	r1, ip
 1820 003c 1146     		moveq	r1, r2
 1821              	.L126:
 1822              	.LVL181:
 776:ioLIB/wizchip_conf.c ****    wizphy_reset();
 1823              		.loc 1 776 4 is_stmt 1 view .LVU531
 1824 003e 4FF43850 		mov	r0, #11776
 1825              	.LVL182:
 776:ioLIB/wizchip_conf.c ****    wizphy_reset();
 1826              		.loc 1 776 4 is_stmt 0 view .LVU532
 1827 0042 FFF7FEFF 		bl	WIZCHIP_WRITE
 1828              	.LVL183:
 777:ioLIB/wizchip_conf.c **** }
 1829              		.loc 1 777 4 is_stmt 1 view .LVU533
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 56


 1830              	.LBB40:
 1831              	.LBI40:
 740:ioLIB/wizchip_conf.c **** {
 1832              		.loc 1 740 6 view .LVU534
 1833              	.LBB41:
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 1834              		.loc 1 742 4 view .LVU535
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 1835              		.loc 1 742 18 is_stmt 0 view .LVU536
 1836 0046 4FF43850 		mov	r0, #11776
 1837 004a FFF7FEFF 		bl	WIZCHIP_READ
 1838              	.LVL184:
 743:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 1839              		.loc 1 743 4 is_stmt 1 view .LVU537
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 1840              		.loc 1 744 4 view .LVU538
 1841 004e 00F07F01 		and	r1, r0, #127
 1842 0052 4FF43850 		mov	r0, #11776
 1843              	.LVL185:
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 1844              		.loc 1 744 4 is_stmt 0 view .LVU539
 1845 0056 FFF7FEFF 		bl	WIZCHIP_WRITE
 1846              	.LVL186:
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 1847              		.loc 1 745 4 is_stmt 1 view .LVU540
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 1848              		.loc 1 745 10 is_stmt 0 view .LVU541
 1849 005a 4FF43850 		mov	r0, #11776
 1850 005e FFF7FEFF 		bl	WIZCHIP_READ
 1851              	.LVL187:
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 1852              		.loc 1 746 4 is_stmt 1 view .LVU542
 747:ioLIB/wizchip_conf.c **** }
 1853              		.loc 1 747 4 view .LVU543
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 1854              		.loc 1 746 8 is_stmt 0 view .LVU544
 1855 0062 60F07F00 		orn	r0, r0, #127
 1856              	.LVL188:
 747:ioLIB/wizchip_conf.c **** }
 1857              		.loc 1 747 4 view .LVU545
 1858 0066 C1B2     		uxtb	r1, r0
 1859              	.LBE41:
 1860              	.LBE40:
 778:ioLIB/wizchip_conf.c **** 
 1861              		.loc 1 778 1 view .LVU546
 1862 0068 BDE81040 		pop	{r4, lr}
 1863              	.LCFI16:
 1864              		.cfi_remember_state
 1865              		.cfi_restore 14
 1866              		.cfi_restore 4
 1867              		.cfi_def_cfa_offset 0
 1868              	.LBB43:
 1869              	.LBB42:
 747:ioLIB/wizchip_conf.c **** }
 1870              		.loc 1 747 4 view .LVU547
 1871 006c 4FF43850 		mov	r0, #11776
 1872 0070 FFF7FEBF 		b	WIZCHIP_WRITE
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 57


 1873              	.LVL189:
 1874              	.L135:
 1875              	.LCFI17:
 1876              		.cfi_restore_state
 747:ioLIB/wizchip_conf.c **** }
 1877              		.loc 1 747 4 view .LVU548
 1878              	.LBE42:
 1879              	.LBE43:
 763:ioLIB/wizchip_conf.c ****             tmp |= PHYCFGR_OPMDC_100F;
 1880              		.loc 1 763 10 is_stmt 1 view .LVU549
 764:ioLIB/wizchip_conf.c ****          else
 1881              		.loc 1 764 17 is_stmt 0 view .LVU550
 1882 0074 012B     		cmp	r3, #1
 1883 0076 14BF     		ite	ne
 1884 0078 2146     		movne	r1, r4
 1885 007a 7146     		moveq	r1, lr
 1886 007c DFE7     		b	.L126
 1887              		.cfi_endproc
 1888              	.LFE26:
 1890 007e 00BF     		.section	.text.wizphy_getphyconf,"ax",%progbits
 1891              		.align	1
 1892              		.p2align 2,,3
 1893              		.global	wizphy_getphyconf
 1894              		.syntax unified
 1895              		.thumb
 1896              		.thumb_func
 1898              	wizphy_getphyconf:
 1899              	.LVL190:
 1900              	.LFB27:
 781:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 1901              		.loc 1 781 1 is_stmt 1 view -0
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 0, uses_anonymous_args = 0
 782:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 1905              		.loc 1 782 4 view .LVU552
 783:ioLIB/wizchip_conf.c ****    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 1906              		.loc 1 783 4 view .LVU553
 781:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 1907              		.loc 1 781 1 is_stmt 0 view .LVU554
 1908 0000 10B5     		push	{r4, lr}
 1909              	.LCFI18:
 1910              		.cfi_def_cfa_offset 8
 1911              		.cfi_offset 4, -8
 1912              		.cfi_offset 14, -4
 781:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 1913              		.loc 1 781 1 view .LVU555
 1914 0002 0446     		mov	r4, r0
 783:ioLIB/wizchip_conf.c ****    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 1915              		.loc 1 783 10 view .LVU556
 1916 0004 4FF43850 		mov	r0, #11776
 1917              	.LVL191:
 783:ioLIB/wizchip_conf.c ****    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 1918              		.loc 1 783 10 view .LVU557
 1919 0008 FFF7FEFF 		bl	WIZCHIP_READ
 1920              	.LVL192:
 784:ioLIB/wizchip_conf.c ****    switch(tmp & PHYCFGR_OPMDC_ALLA)
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 58


 1921              		.loc 1 784 4 is_stmt 1 view .LVU558
 1922 000c 00F03803 		and	r3, r0, #56
 784:ioLIB/wizchip_conf.c ****    switch(tmp & PHYCFGR_OPMDC_ALLA)
 1923              		.loc 1 784 57 is_stmt 0 view .LVU559
 1924 0010 C0F38012 		ubfx	r2, r0, #6, #1
 785:ioLIB/wizchip_conf.c ****    {
 1925              		.loc 1 785 4 view .LVU560
 1926 0014 202B     		cmp	r3, #32
 784:ioLIB/wizchip_conf.c ****    switch(tmp & PHYCFGR_OPMDC_ALLA)
 1927              		.loc 1 784 18 view .LVU561
 1928 0016 2270     		strb	r2, [r4]
 785:ioLIB/wizchip_conf.c ****    {
 1929              		.loc 1 785 4 is_stmt 1 view .LVU562
 1930 0018 23D0     		beq	.L137
 1931 001a 382B     		cmp	r3, #56
 1932 001c 21D0     		beq	.L137
 792:ioLIB/wizchip_conf.c ****          break;
 1933              		.loc 1 792 10 view .LVU563
 792:ioLIB/wizchip_conf.c ****          break;
 1934              		.loc 1 792 24 is_stmt 0 view .LVU564
 1935 001e 0022     		movs	r2, #0
 1936 0020 6270     		strb	r2, [r4, #1]
 793:ioLIB/wizchip_conf.c ****    }
 1937              		.loc 1 793 10 is_stmt 1 view .LVU565
 1938              	.L139:
 795:ioLIB/wizchip_conf.c ****    {
 1939              		.loc 1 795 4 view .LVU566
 1940 0022 A3F11002 		sub	r2, r3, #16
 1941 0026 D2B2     		uxtb	r2, r2
 1942 0028 102A     		cmp	r2, #16
 1943 002a 07D8     		bhi	.L140
 1944 002c 0121     		movs	r1, #1
 1945 002e 01FA02F2 		lsl	r2, r1, r2
 1946 0032 02F00132 		and	r2, r2, #16843009
 1947 0036 22F08072 		bic	r2, r2, #16777216
 1948 003a AAB9     		cbnz	r2, .L154
 1949              	.L140:
 803:ioLIB/wizchip_conf.c ****          break;
 1950              		.loc 1 803 10 view .LVU567
 803:ioLIB/wizchip_conf.c ****          break;
 1951              		.loc 1 803 25 is_stmt 0 view .LVU568
 1952 003c 0022     		movs	r2, #0
 1953 003e A270     		strb	r2, [r4, #2]
 804:ioLIB/wizchip_conf.c ****    }
 1954              		.loc 1 804 10 is_stmt 1 view .LVU569
 1955              	.L141:
 806:ioLIB/wizchip_conf.c ****    {
 1956              		.loc 1 806 4 view .LVU570
 1957 0040 083B     		subs	r3, r3, #8
 1958 0042 DBB2     		uxtb	r3, r3
 1959 0044 182B     		cmp	r3, #24
 1960 0046 07D8     		bhi	.L142
 1961 0048 0122     		movs	r2, #1
 1962 004a 02FA03F3 		lsl	r3, r2, r3
 1963 004e 03F00133 		and	r3, r3, #16843009
 1964 0052 23F48073 		bic	r3, r3, #256
 1965 0056 13B9     		cbnz	r3, .L155
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 59


 1966              	.L142:
 814:ioLIB/wizchip_conf.c ****          break;
 1967              		.loc 1 814 10 view .LVU571
 814:ioLIB/wizchip_conf.c ****          break;
 1968              		.loc 1 814 26 is_stmt 0 view .LVU572
 1969 0058 0023     		movs	r3, #0
 1970 005a E370     		strb	r3, [r4, #3]
 815:ioLIB/wizchip_conf.c ****    }
 1971              		.loc 1 815 10 is_stmt 1 view .LVU573
 817:ioLIB/wizchip_conf.c **** 
 1972              		.loc 1 817 1 is_stmt 0 view .LVU574
 1973 005c 10BD     		pop	{r4, pc}
 1974              	.LVL193:
 1975              	.L155:
 811:ioLIB/wizchip_conf.c ****          break;
 1976              		.loc 1 811 10 is_stmt 1 view .LVU575
 811:ioLIB/wizchip_conf.c ****          break;
 1977              		.loc 1 811 26 is_stmt 0 view .LVU576
 1978 005e E270     		strb	r2, [r4, #3]
 812:ioLIB/wizchip_conf.c ****       default:
 1979              		.loc 1 812 10 is_stmt 1 view .LVU577
 817:ioLIB/wizchip_conf.c **** 
 1980              		.loc 1 817 1 is_stmt 0 view .LVU578
 1981 0060 10BD     		pop	{r4, pc}
 1982              	.LVL194:
 1983              	.L137:
 789:ioLIB/wizchip_conf.c ****          break;
 1984              		.loc 1 789 10 is_stmt 1 view .LVU579
 789:ioLIB/wizchip_conf.c ****          break;
 1985              		.loc 1 789 24 is_stmt 0 view .LVU580
 1986 0062 0122     		movs	r2, #1
 1987 0064 6270     		strb	r2, [r4, #1]
 790:ioLIB/wizchip_conf.c ****       default:
 1988              		.loc 1 790 10 is_stmt 1 view .LVU581
 1989 0066 DCE7     		b	.L139
 1990              	.L154:
 800:ioLIB/wizchip_conf.c ****          break;
 1991              		.loc 1 800 10 view .LVU582
 800:ioLIB/wizchip_conf.c ****          break;
 1992              		.loc 1 800 25 is_stmt 0 view .LVU583
 1993 0068 A170     		strb	r1, [r4, #2]
 801:ioLIB/wizchip_conf.c ****       default:
 1994              		.loc 1 801 10 is_stmt 1 view .LVU584
 1995 006a E9E7     		b	.L141
 1996              		.cfi_endproc
 1997              	.LFE27:
 1999              		.section	.text.wizphy_getphystat,"ax",%progbits
 2000              		.align	1
 2001              		.p2align 2,,3
 2002              		.global	wizphy_getphystat
 2003              		.syntax unified
 2004              		.thumb
 2005              		.thumb_func
 2007              	wizphy_getphystat:
 2008              	.LVL195:
 2009              	.LFB28:
 820:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 60


 2010              		.loc 1 820 1 view -0
 2011              		.cfi_startproc
 2012              		@ args = 0, pretend = 0, frame = 0
 2013              		@ frame_needed = 0, uses_anonymous_args = 0
 821:ioLIB/wizchip_conf.c ****    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 2014              		.loc 1 821 4 view .LVU586
 820:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
 2015              		.loc 1 820 1 is_stmt 0 view .LVU587
 2016 0000 10B5     		push	{r4, lr}
 2017              	.LCFI19:
 2018              		.cfi_def_cfa_offset 8
 2019              		.cfi_offset 4, -8
 2020              		.cfi_offset 14, -4
 820:ioLIB/wizchip_conf.c ****    uint8_t tmp = getPHYCFGR();
 2021              		.loc 1 820 1 view .LVU588
 2022 0002 0446     		mov	r4, r0
 821:ioLIB/wizchip_conf.c ****    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 2023              		.loc 1 821 18 view .LVU589
 2024 0004 4FF43850 		mov	r0, #11776
 2025              	.LVL196:
 821:ioLIB/wizchip_conf.c ****    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 2026              		.loc 1 821 18 view .LVU590
 2027 0008 FFF7FEFF 		bl	WIZCHIP_READ
 2028              	.LVL197:
 822:ioLIB/wizchip_conf.c ****    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 2029              		.loc 1 822 4 is_stmt 1 view .LVU591
 822:ioLIB/wizchip_conf.c ****    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 2030              		.loc 1 822 65 is_stmt 0 view .LVU592
 2031 000c C0F38002 		ubfx	r2, r0, #2, #1
 823:ioLIB/wizchip_conf.c **** }
 2032              		.loc 1 823 62 view .LVU593
 2033 0010 C0F34003 		ubfx	r3, r0, #1, #1
 822:ioLIB/wizchip_conf.c ****    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 2034              		.loc 1 822 20 view .LVU594
 2035 0014 E270     		strb	r2, [r4, #3]
 823:ioLIB/wizchip_conf.c **** }
 2036              		.loc 1 823 4 is_stmt 1 view .LVU595
 823:ioLIB/wizchip_conf.c **** }
 2037              		.loc 1 823 20 is_stmt 0 view .LVU596
 2038 0016 A370     		strb	r3, [r4, #2]
 824:ioLIB/wizchip_conf.c **** 
 2039              		.loc 1 824 1 view .LVU597
 2040 0018 10BD     		pop	{r4, pc}
 824:ioLIB/wizchip_conf.c **** 
 2041              		.loc 1 824 1 view .LVU598
 2042              		.cfi_endproc
 2043              	.LFE28:
 2045 001a 00BF     		.section	.text.wizphy_setphypmode,"ax",%progbits
 2046              		.align	1
 2047              		.p2align 2,,3
 2048              		.global	wizphy_setphypmode
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2053              	wizphy_setphypmode:
 2054              	.LVL198:
 2055              	.LFB29:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 61


 827:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 2056              		.loc 1 827 1 is_stmt 1 view -0
 2057              		.cfi_startproc
 2058              		@ args = 0, pretend = 0, frame = 0
 2059              		@ frame_needed = 0, uses_anonymous_args = 0
 828:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2060              		.loc 1 828 4 view .LVU600
 829:ioLIB/wizchip_conf.c ****    if((tmp & PHYCFGR_OPMD)== 0) return -1;
 2061              		.loc 1 829 4 view .LVU601
 827:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 2062              		.loc 1 827 1 is_stmt 0 view .LVU602
 2063 0000 10B5     		push	{r4, lr}
 2064              	.LCFI20:
 2065              		.cfi_def_cfa_offset 8
 2066              		.cfi_offset 4, -8
 2067              		.cfi_offset 14, -4
 827:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 2068              		.loc 1 827 1 view .LVU603
 2069 0002 0446     		mov	r4, r0
 829:ioLIB/wizchip_conf.c ****    if((tmp & PHYCFGR_OPMD)== 0) return -1;
 2070              		.loc 1 829 10 view .LVU604
 2071 0004 4FF43850 		mov	r0, #11776
 2072              	.LVL199:
 829:ioLIB/wizchip_conf.c ****    if((tmp & PHYCFGR_OPMD)== 0) return -1;
 2073              		.loc 1 829 10 view .LVU605
 2074 0008 FFF7FEFF 		bl	WIZCHIP_READ
 2075              	.LVL200:
 830:ioLIB/wizchip_conf.c ****    tmp &= ~PHYCFGR_OPMDC_ALLA;         
 2076              		.loc 1 830 4 is_stmt 1 view .LVU606
 830:ioLIB/wizchip_conf.c ****    tmp &= ~PHYCFGR_OPMDC_ALLA;         
 2077              		.loc 1 830 6 is_stmt 0 view .LVU607
 2078 000c 4306     		lsls	r3, r0, #25
 2079 000e 4FD5     		bpl	.L161
 831:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 2080              		.loc 1 831 4 is_stmt 1 view .LVU608
 832:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_PDOWN;
 2081              		.loc 1 832 6 is_stmt 0 view .LVU609
 2082 0010 012C     		cmp	r4, #1
 831:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 2083              		.loc 1 831 8 view .LVU610
 2084 0012 00F0C701 		and	r1, r0, #199
 2085              	.LVL201:
 832:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_PDOWN;
 2086              		.loc 1 832 4 is_stmt 1 view .LVU611
 832:ioLIB/wizchip_conf.c ****       tmp |= PHYCFGR_OPMDC_PDOWN;
 2087              		.loc 1 832 6 is_stmt 0 view .LVU612
 2088 0016 25D0     		beq	.L163
 835:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2089              		.loc 1 835 7 is_stmt 1 view .LVU613
 2090              	.LVL202:
 836:ioLIB/wizchip_conf.c ****    wizphy_reset();
 2091              		.loc 1 836 4 view .LVU614
 2092 0018 41F03801 		orr	r1, r1, #56
 2093              	.LVL203:
 836:ioLIB/wizchip_conf.c ****    wizphy_reset();
 2094              		.loc 1 836 4 is_stmt 0 view .LVU615
 2095 001c 4FF43850 		mov	r0, #11776
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 62


 2096              	.LVL204:
 836:ioLIB/wizchip_conf.c ****    wizphy_reset();
 2097              		.loc 1 836 4 view .LVU616
 2098 0020 FFF7FEFF 		bl	WIZCHIP_WRITE
 2099              	.LVL205:
 837:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2100              		.loc 1 837 4 is_stmt 1 view .LVU617
 2101              	.LBB46:
 2102              	.LBI46:
 740:ioLIB/wizchip_conf.c **** {
 2103              		.loc 1 740 6 view .LVU618
 2104              	.LBB47:
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2105              		.loc 1 742 4 view .LVU619
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2106              		.loc 1 742 18 is_stmt 0 view .LVU620
 2107 0024 4FF43850 		mov	r0, #11776
 2108 0028 FFF7FEFF 		bl	WIZCHIP_READ
 2109              	.LVL206:
 743:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2110              		.loc 1 743 4 is_stmt 1 view .LVU621
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2111              		.loc 1 744 4 view .LVU622
 2112 002c 00F07F01 		and	r1, r0, #127
 2113 0030 4FF43850 		mov	r0, #11776
 2114              	.LVL207:
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2115              		.loc 1 744 4 is_stmt 0 view .LVU623
 2116 0034 FFF7FEFF 		bl	WIZCHIP_WRITE
 2117              	.LVL208:
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 2118              		.loc 1 745 4 is_stmt 1 view .LVU624
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 2119              		.loc 1 745 10 is_stmt 0 view .LVU625
 2120 0038 4FF43850 		mov	r0, #11776
 2121 003c FFF7FEFF 		bl	WIZCHIP_READ
 2122              	.LVL209:
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2123              		.loc 1 746 4 is_stmt 1 view .LVU626
 747:ioLIB/wizchip_conf.c **** }
 2124              		.loc 1 747 4 view .LVU627
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2125              		.loc 1 746 8 is_stmt 0 view .LVU628
 2126 0040 60F07F00 		orn	r0, r0, #127
 2127              	.LVL210:
 747:ioLIB/wizchip_conf.c **** }
 2128              		.loc 1 747 4 view .LVU629
 2129 0044 C1B2     		uxtb	r1, r0
 2130 0046 4FF43850 		mov	r0, #11776
 2131 004a FFF7FEFF 		bl	WIZCHIP_WRITE
 2132              	.LVL211:
 747:ioLIB/wizchip_conf.c **** }
 2133              		.loc 1 747 4 view .LVU630
 2134              	.LBE47:
 2135              	.LBE46:
 838:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 2136              		.loc 1 838 4 is_stmt 1 view .LVU631
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 63


 838:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 2137              		.loc 1 838 10 is_stmt 0 view .LVU632
 2138 004e 4FF43850 		mov	r0, #11776
 2139 0052 FFF7FEFF 		bl	WIZCHIP_READ
 2140              	.LVL212:
 839:ioLIB/wizchip_conf.c ****    {
 2141              		.loc 1 839 4 is_stmt 1 view .LVU633
 845:ioLIB/wizchip_conf.c ****    }
 2142              		.loc 1 845 7 view .LVU634
 845:ioLIB/wizchip_conf.c ****    }
 2143              		.loc 1 845 9 is_stmt 0 view .LVU635
 2144 0056 10F0380F 		tst	r0, #56
 2145 005a 0CBF     		ite	eq
 2146 005c 4FF0FF30 		moveq	r0, #-1
 2147              	.LVL213:
 845:ioLIB/wizchip_conf.c ****    }
 2148              		.loc 1 845 9 view .LVU636
 2149 0060 0020     		movne	r0, #0
 848:ioLIB/wizchip_conf.c **** #endif
 2150              		.loc 1 848 1 view .LVU637
 2151 0062 10BD     		pop	{r4, pc}
 2152              	.LVL214:
 2153              	.L163:
 833:ioLIB/wizchip_conf.c ****    else
 2154              		.loc 1 833 7 is_stmt 1 view .LVU638
 836:ioLIB/wizchip_conf.c ****    wizphy_reset();
 2155              		.loc 1 836 4 view .LVU639
 2156 0064 41F03001 		orr	r1, r1, #48
 2157              	.LVL215:
 836:ioLIB/wizchip_conf.c ****    wizphy_reset();
 2158              		.loc 1 836 4 is_stmt 0 view .LVU640
 2159 0068 4FF43850 		mov	r0, #11776
 2160              	.LVL216:
 836:ioLIB/wizchip_conf.c ****    wizphy_reset();
 2161              		.loc 1 836 4 view .LVU641
 2162 006c FFF7FEFF 		bl	WIZCHIP_WRITE
 2163              	.LVL217:
 837:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2164              		.loc 1 837 4 is_stmt 1 view .LVU642
 2165              	.LBB49:
 740:ioLIB/wizchip_conf.c **** {
 2166              		.loc 1 740 6 view .LVU643
 2167              	.LBB48:
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2168              		.loc 1 742 4 view .LVU644
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2169              		.loc 1 742 18 is_stmt 0 view .LVU645
 2170 0070 4FF43850 		mov	r0, #11776
 2171 0074 FFF7FEFF 		bl	WIZCHIP_READ
 2172              	.LVL218:
 743:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2173              		.loc 1 743 4 is_stmt 1 view .LVU646
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2174              		.loc 1 744 4 view .LVU647
 2175 0078 00F07F01 		and	r1, r0, #127
 2176 007c 4FF43850 		mov	r0, #11776
 2177              	.LVL219:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 64


 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2178              		.loc 1 744 4 is_stmt 0 view .LVU648
 2179 0080 FFF7FEFF 		bl	WIZCHIP_WRITE
 2180              	.LVL220:
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 2181              		.loc 1 745 4 is_stmt 1 view .LVU649
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 2182              		.loc 1 745 10 is_stmt 0 view .LVU650
 2183 0084 4FF43850 		mov	r0, #11776
 2184 0088 FFF7FEFF 		bl	WIZCHIP_READ
 2185              	.LVL221:
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2186              		.loc 1 746 4 is_stmt 1 view .LVU651
 747:ioLIB/wizchip_conf.c **** }
 2187              		.loc 1 747 4 view .LVU652
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2188              		.loc 1 746 8 is_stmt 0 view .LVU653
 2189 008c 60F07F00 		orn	r0, r0, #127
 2190              	.LVL222:
 747:ioLIB/wizchip_conf.c **** }
 2191              		.loc 1 747 4 view .LVU654
 2192 0090 C1B2     		uxtb	r1, r0
 2193 0092 4FF43850 		mov	r0, #11776
 2194 0096 FFF7FEFF 		bl	WIZCHIP_WRITE
 2195              	.LVL223:
 747:ioLIB/wizchip_conf.c **** }
 2196              		.loc 1 747 4 view .LVU655
 2197              	.LBE48:
 2198              	.LBE49:
 838:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 2199              		.loc 1 838 4 is_stmt 1 view .LVU656
 838:ioLIB/wizchip_conf.c ****    if( pmode == PHY_POWER_DOWN)
 2200              		.loc 1 838 10 is_stmt 0 view .LVU657
 2201 009a 4FF43850 		mov	r0, #11776
 2202 009e FFF7FEFF 		bl	WIZCHIP_READ
 2203              	.LVL224:
 839:ioLIB/wizchip_conf.c ****    {
 2204              		.loc 1 839 4 is_stmt 1 view .LVU658
 841:ioLIB/wizchip_conf.c ****    }
 2205              		.loc 1 841 7 view .LVU659
 841:ioLIB/wizchip_conf.c ****    }
 2206              		.loc 1 841 9 is_stmt 0 view .LVU660
 2207 00a2 10F0300F 		tst	r0, #48
 2208 00a6 0CBF     		ite	eq
 2209 00a8 4FF0FF30 		moveq	r0, #-1
 2210              	.LVL225:
 841:ioLIB/wizchip_conf.c ****    }
 2211              		.loc 1 841 9 view .LVU661
 2212 00ac 0020     		movne	r0, #0
 848:ioLIB/wizchip_conf.c **** #endif
 2213              		.loc 1 848 1 view .LVU662
 2214 00ae 10BD     		pop	{r4, pc}
 2215              	.LVL226:
 2216              	.L161:
 830:ioLIB/wizchip_conf.c ****    tmp &= ~PHYCFGR_OPMDC_ALLA;         
 2217              		.loc 1 830 40 view .LVU663
 2218 00b0 4FF0FF30 		mov	r0, #-1
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 65


 2219              	.LVL227:
 848:ioLIB/wizchip_conf.c **** #endif
 2220              		.loc 1 848 1 view .LVU664
 2221 00b4 10BD     		pop	{r4, pc}
 2222              		.cfi_endproc
 2223              	.LFE29:
 2225 00b6 00BF     		.section	.text.ctlwizchip,"ax",%progbits
 2226              		.align	1
 2227              		.p2align 2,,3
 2228              		.global	ctlwizchip
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
 2233              	ctlwizchip:
 2234              	.LVL228:
 2235              	.LFB15:
 285:ioLIB/wizchip_conf.c **** #if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
 2236              		.loc 1 285 1 is_stmt 1 view -0
 2237              		.cfi_startproc
 2238              		@ args = 0, pretend = 0, frame = 0
 2239              		@ frame_needed = 0, uses_anonymous_args = 0
 287:ioLIB/wizchip_conf.c **** #endif
 2240              		.loc 1 287 4 view .LVU666
 289:ioLIB/wizchip_conf.c ****    switch(cwtype)
 2241              		.loc 1 289 4 view .LVU667
 290:ioLIB/wizchip_conf.c ****    {
 2242              		.loc 1 290 4 view .LVU668
 285:ioLIB/wizchip_conf.c **** #if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
 2243              		.loc 1 285 1 is_stmt 0 view .LVU669
 2244 0000 38B5     		push	{r3, r4, r5, lr}
 2245              	.LCFI21:
 2246              		.cfi_def_cfa_offset 16
 2247              		.cfi_offset 3, -16
 2248              		.cfi_offset 4, -12
 2249              		.cfi_offset 5, -8
 2250              		.cfi_offset 14, -4
 285:ioLIB/wizchip_conf.c **** #if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
 2251              		.loc 1 285 1 view .LVU670
 2252 0002 0C46     		mov	r4, r1
 290:ioLIB/wizchip_conf.c ****    {
 2253              		.loc 1 290 4 view .LVU671
 2254 0004 0F28     		cmp	r0, #15
 2255 0006 00F2F480 		bhi	.L192
 2256 000a DFE800F0 		tbb	[pc, r0]
 2257              	.L167:
 2258 000e 24       		.byte	(.L182-.L167)/2
 2259 000f 28       		.byte	(.L181-.L167)/2
 2260 0010 2F       		.byte	(.L180-.L167)/2
 2261 0011 3F       		.byte	(.L179-.L167)/2
 2262 0012 61       		.byte	(.L178-.L167)/2
 2263 0013 BA       		.byte	(.L177-.L167)/2
 2264 0014 9F       		.byte	(.L176-.L167)/2
 2265 0015 AC       		.byte	(.L175-.L167)/2
 2266 0016 6E       		.byte	(.L174-.L167)/2
 2267 0017 7E       		.byte	(.L173-.L167)/2
 2268 0018 95       		.byte	(.L172-.L167)/2
 2269 0019 9A       		.byte	(.L171-.L167)/2
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 66


 2270 001a 14       		.byte	(.L219-.L167)/2
 2271 001b 16       		.byte	(.L169-.L167)/2
 2272 001c 08       		.byte	(.L168-.L167)/2
 2273 001d 1B       		.byte	(.L166-.L167)/2
 2274              		.p2align 1
 2275              	.L168:
 350:ioLIB/wizchip_conf.c ****          if((int8_t)tmp == -1) return -1;
 2276              		.loc 1 350 10 is_stmt 1 view .LVU672
 2277              	.LBB64:
 2278              	.LBI64:
 637:ioLIB/wizchip_conf.c **** {
 2279              		.loc 1 637 8 view .LVU673
 2280              	.LBB65:
 639:ioLIB/wizchip_conf.c ****    #if   _WIZCHIP_ == W5200
 2281              		.loc 1 639 4 view .LVU674
 2282              	.LVL229:
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 2283              		.loc 1 646 7 view .LVU675
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 2284              		.loc 1 646 11 is_stmt 0 view .LVU676
 2285 001e 4FF43850 		mov	r0, #11776
 2286              	.LVL230:
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 2287              		.loc 1 646 11 view .LVU677
 2288 0022 FFF7FEFF 		bl	WIZCHIP_READ
 2289              	.LVL231:
 653:ioLIB/wizchip_conf.c **** }
 2290              		.loc 1 653 4 is_stmt 1 view .LVU678
 653:ioLIB/wizchip_conf.c **** }
 2291              		.loc 1 653 4 is_stmt 0 view .LVU679
 2292              	.LBE65:
 2293              	.LBE64:
 351:ioLIB/wizchip_conf.c ****          *(uint8_t*)arg = tmp;
 2294              		.loc 1 351 10 is_stmt 1 view .LVU680
 352:ioLIB/wizchip_conf.c ****          break;
 2295              		.loc 1 352 10 view .LVU681
 2296              	.LBB67:
 2297              	.LBB66:
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 2298              		.loc 1 646 9 is_stmt 0 view .LVU682
 2299 0026 00F03800 		and	r0, r0, #56
 2300              	.LVL232:
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 2301              		.loc 1 646 9 view .LVU683
 2302 002a A0F13003 		sub	r3, r0, #48
 2303 002e B3FA83F3 		clz	r3, r3
 2304 0032 5B09     		lsrs	r3, r3, #5
 2305 0034 2370     		strb	r3, [r4]
 2306              	.LVL233:
 2307              	.L219:
 646:ioLIB/wizchip_conf.c ****          tmp = PHY_POWER_DOWN;
 2308              		.loc 1 646 9 view .LVU684
 2309              	.LBE66:
 2310              	.LBE67:
 353:ioLIB/wizchip_conf.c ****       case CW_GET_PHYLINK:
 2311              		.loc 1 353 10 is_stmt 1 view .LVU685
 363:ioLIB/wizchip_conf.c **** }
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 67


 2312              		.loc 1 363 11 is_stmt 0 view .LVU686
 2313 0036 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2314              		.loc 1 364 1 view .LVU687
 2315 0038 38BD     		pop	{r3, r4, r5, pc}
 2316              	.LVL234:
 2317              	.L169:
 346:ioLIB/wizchip_conf.c ****    #endif
 2318              		.loc 1 346 10 is_stmt 1 view .LVU688
 364:ioLIB/wizchip_conf.c **** 
 2319              		.loc 1 364 1 is_stmt 0 view .LVU689
 2320 003a BDE83840 		pop	{r3, r4, r5, lr}
 2321              	.LCFI22:
 2322              		.cfi_remember_state
 2323              		.cfi_restore 14
 2324              		.cfi_restore 5
 2325              		.cfi_restore 4
 2326              		.cfi_restore 3
 2327              		.cfi_def_cfa_offset 0
 346:ioLIB/wizchip_conf.c ****    #endif
 2328              		.loc 1 346 17 view .LVU690
 2329 003e 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 2330              	.LVL235:
 346:ioLIB/wizchip_conf.c ****    #endif
 2331              		.loc 1 346 17 view .LVU691
 2332 0040 FFF7FEBF 		b	wizphy_setphypmode
 2333              	.LVL236:
 2334              	.L166:
 2335              	.LCFI23:
 2336              		.cfi_restore_state
 355:ioLIB/wizchip_conf.c ****          if((int8_t)tmp == -1) return -1;
 2337              		.loc 1 355 10 is_stmt 1 view .LVU692
 2338              	.LBB68:
 2339              	.LBI68:
 616:ioLIB/wizchip_conf.c **** {
 2340              		.loc 1 616 8 view .LVU693
 2341              	.LBB69:
 618:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ == W5100S
 2342              		.loc 1 618 4 view .LVU694
 626:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 2343              		.loc 1 626 4 view .LVU695
 626:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 2344              		.loc 1 626 7 is_stmt 0 view .LVU696
 2345 0044 4FF43850 		mov	r0, #11776
 2346              	.LVL237:
 626:ioLIB/wizchip_conf.c ****       tmp = PHY_LINK_ON;
 2347              		.loc 1 626 7 view .LVU697
 2348 0048 FFF7FEFF 		bl	WIZCHIP_READ
 2349              	.LVL238:
 632:ioLIB/wizchip_conf.c **** }
 2350              		.loc 1 632 4 is_stmt 1 view .LVU698
 632:ioLIB/wizchip_conf.c **** }
 2351              		.loc 1 632 4 is_stmt 0 view .LVU699
 2352              	.LBE69:
 2353              	.LBE68:
 356:ioLIB/wizchip_conf.c ****          *(uint8_t*)arg = tmp;
 2354              		.loc 1 356 10 is_stmt 1 view .LVU700
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 68


 357:ioLIB/wizchip_conf.c ****          break;
 2355              		.loc 1 357 10 view .LVU701
 357:ioLIB/wizchip_conf.c ****          break;
 2356              		.loc 1 357 25 is_stmt 0 view .LVU702
 2357 004c 00F00100 		and	r0, r0, #1
 2358              	.LVL239:
 357:ioLIB/wizchip_conf.c ****          break;
 2359              		.loc 1 357 25 view .LVU703
 2360 0050 2070     		strb	r0, [r4]
 358:ioLIB/wizchip_conf.c ****    #endif      
 2361              		.loc 1 358 10 is_stmt 1 view .LVU704
 363:ioLIB/wizchip_conf.c **** }
 2362              		.loc 1 363 11 is_stmt 0 view .LVU705
 2363 0052 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2364              		.loc 1 364 1 view .LVU706
 2365 0054 38BD     		pop	{r3, r4, r5, pc}
 2366              	.LVL240:
 2367              	.L182:
 293:ioLIB/wizchip_conf.c ****          break;
 2368              		.loc 1 293 10 is_stmt 1 view .LVU707
 2369 0056 FFF7FEFF 		bl	wizchip_sw_reset
 2370              	.LVL241:
 294:ioLIB/wizchip_conf.c ****       case CW_INIT_WIZCHIP:
 2371              		.loc 1 294 10 view .LVU708
 363:ioLIB/wizchip_conf.c **** }
 2372              		.loc 1 363 11 is_stmt 0 view .LVU709
 2373 005a 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2374              		.loc 1 364 1 view .LVU710
 2375 005c 38BD     		pop	{r3, r4, r5, pc}
 2376              	.LVL242:
 2377              	.L181:
 296:ioLIB/wizchip_conf.c ****          {
 2378              		.loc 1 296 10 is_stmt 1 view .LVU711
 296:ioLIB/wizchip_conf.c ****          {
 2379              		.loc 1 296 12 is_stmt 0 view .LVU712
 2380 005e 01B1     		cbz	r1, .L183
 298:ioLIB/wizchip_conf.c ****             ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 2381              		.loc 1 298 13 is_stmt 1 view .LVU713
 2382              	.LVL243:
 299:ioLIB/wizchip_conf.c ****          }
 2383              		.loc 1 299 13 view .LVU714
 299:ioLIB/wizchip_conf.c ****          }
 2384              		.loc 1 299 31 is_stmt 0 view .LVU715
 2385 0060 0831     		adds	r1, r1, #8
 2386              	.LVL244:
 2387              	.L183:
 301:ioLIB/wizchip_conf.c ****       case CW_CLR_INTERRUPT:
 2388              		.loc 1 301 10 is_stmt 1 view .LVU716
 301:ioLIB/wizchip_conf.c ****       case CW_CLR_INTERRUPT:
 2389              		.loc 1 301 17 is_stmt 0 view .LVU717
 2390 0062 2046     		mov	r0, r4
 2391              	.LVL245:
 364:ioLIB/wizchip_conf.c **** 
 2392              		.loc 1 364 1 view .LVU718
 2393 0064 BDE83840 		pop	{r3, r4, r5, lr}
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 69


 2394              	.LCFI24:
 2395              		.cfi_remember_state
 2396              		.cfi_restore 14
 2397              		.cfi_restore 5
 2398              		.cfi_restore 4
 2399              		.cfi_restore 3
 2400              		.cfi_def_cfa_offset 0
 2401              	.LVL246:
 301:ioLIB/wizchip_conf.c ****       case CW_CLR_INTERRUPT:
 2402              		.loc 1 301 17 view .LVU719
 2403 0068 FFF7FEBF 		b	wizchip_init
 2404              	.LVL247:
 2405              	.L180:
 2406              	.LCFI25:
 2407              		.cfi_restore_state
 306:ioLIB/wizchip_conf.c ****          break;
 2408              		.loc 1 306 9 is_stmt 1 view .LVU720
 2409              	.LBB70:
 2410              	.LBI70:
 532:ioLIB/wizchip_conf.c **** {
 2411              		.loc 1 532 11 view .LVU721
 2412              	.LBB71:
 534:ioLIB/wizchip_conf.c ****    uint8_t sir = 0;
 2413              		.loc 1 534 4 view .LVU722
 535:ioLIB/wizchip_conf.c ****    uint16_t ret = 0;
 2414              		.loc 1 535 4 view .LVU723
 536:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ <= W5100S
 2415              		.loc 1 536 4 view .LVU724
 546:ioLIB/wizchip_conf.c ****    sir = getSIR();
 2416              		.loc 1 546 4 view .LVU725
 546:ioLIB/wizchip_conf.c ****    sir = getSIR();
 2417              		.loc 1 546 10 is_stmt 0 view .LVU726
 2418 006c 4FF4A850 		mov	r0, #5376
 2419              	.LVL248:
 546:ioLIB/wizchip_conf.c ****    sir = getSIR();
 2420              		.loc 1 546 10 view .LVU727
 2421 0070 FFF7FEFF 		bl	WIZCHIP_READ
 2422              	.LVL249:
 546:ioLIB/wizchip_conf.c ****    sir = getSIR();
 2423              		.loc 1 546 10 view .LVU728
 2424 0074 0546     		mov	r5, r0
 2425              	.LVL250:
 547:ioLIB/wizchip_conf.c **** #endif         
 2426              		.loc 1 547 4 is_stmt 1 view .LVU729
 547:ioLIB/wizchip_conf.c **** #endif         
 2427              		.loc 1 547 10 is_stmt 0 view .LVU730
 2428 0076 4FF4B850 		mov	r0, #5888
 2429 007a FFF7FEFF 		bl	WIZCHIP_READ
 2430              	.LVL251:
 558:ioLIB/wizchip_conf.c ****   ret = (ret << 8) + ir;
 2431              		.loc 1 558 3 is_stmt 1 view .LVU731
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 2432              		.loc 1 559 3 view .LVU732
 560:ioLIB/wizchip_conf.c **** }
 2433              		.loc 1 560 3 view .LVU733
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 2434              		.loc 1 559 20 is_stmt 0 view .LVU734
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 70


 2435 007e 05F0F005 		and	r5, r5, #240
 559:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 2436              		.loc 1 559 7 view .LVU735
 2437 0082 05EB0025 		add	r5, r5, r0, lsl #8
 2438              	.LBE71:
 2439              	.LBE70:
 306:ioLIB/wizchip_conf.c ****          break;
 2440              		.loc 1 306 28 view .LVU736
 2441 0086 2580     		strh	r5, [r4]	@ movhi
 307:ioLIB/wizchip_conf.c ****       case CW_SET_INTRMASK:
 2442              		.loc 1 307 10 is_stmt 1 view .LVU737
 363:ioLIB/wizchip_conf.c **** }
 2443              		.loc 1 363 11 is_stmt 0 view .LVU738
 2444 0088 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2445              		.loc 1 364 1 view .LVU739
 2446 008a 38BD     		pop	{r3, r4, r5, pc}
 2447              	.LVL252:
 2448              	.L179:
 303:ioLIB/wizchip_conf.c ****          break;
 2449              		.loc 1 303 10 is_stmt 1 view .LVU740
 2450 008c 0988     		ldrh	r1, [r1]
 2451              	.LVL253:
 2452              	.LBB72:
 2453              	.LBI72:
 500:ioLIB/wizchip_conf.c **** {
 2454              		.loc 1 500 6 view .LVU741
 2455              	.LBB73:
 502:ioLIB/wizchip_conf.c ****    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 2456              		.loc 1 502 4 view .LVU742
 503:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 2457              		.loc 1 503 4 view .LVU743
 522:ioLIB/wizchip_conf.c **** //M20200227 : For clear
 2458              		.loc 1 522 4 is_stmt 0 view .LVU744
 2459 008e 4FF4A850 		mov	r0, #5376
 2460              	.LVL254:
 503:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
 2461              		.loc 1 503 18 view .LVU745
 2462 0092 0C0A     		lsrs	r4, r1, #8
 2463              	.LVL255:
 522:ioLIB/wizchip_conf.c **** //M20200227 : For clear
 2464              		.loc 1 522 4 is_stmt 1 view .LVU746
 2465 0094 01F0F001 		and	r1, r1, #240
 2466              	.LVL256:
 522:ioLIB/wizchip_conf.c **** //M20200227 : For clear
 2467              		.loc 1 522 4 is_stmt 0 view .LVU747
 2468 0098 FFF7FEFF 		bl	WIZCHIP_WRITE
 2469              	.LVL257:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2470              		.loc 1 525 4 is_stmt 1 view .LVU748
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2471              		.loc 1 525 14 view .LVU749
 526:ioLIB/wizchip_conf.c ****    }
 2472              		.loc 1 526 8 view .LVU750
 526:ioLIB/wizchip_conf.c ****    }
 2473              		.loc 1 526 10 is_stmt 0 view .LVU751
 2474 009c E207     		lsls	r2, r4, #31
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 71


 2475 009e 00F1A280 		bmi	.L220
 2476              	.L184:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2477              		.loc 1 525 20 is_stmt 1 view .LVU752
 2478              	.LVL258:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2479              		.loc 1 525 14 view .LVU753
 526:ioLIB/wizchip_conf.c ****    }
 2480              		.loc 1 526 8 view .LVU754
 526:ioLIB/wizchip_conf.c ****    }
 2481              		.loc 1 526 10 is_stmt 0 view .LVU755
 2482 00a2 A307     		lsls	r3, r4, #30
 2483 00a4 00F19980 		bmi	.L221
 2484              	.L185:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2485              		.loc 1 525 20 is_stmt 1 view .LVU756
 2486              	.LVL259:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2487              		.loc 1 525 14 view .LVU757
 526:ioLIB/wizchip_conf.c ****    }
 2488              		.loc 1 526 8 view .LVU758
 526:ioLIB/wizchip_conf.c ****    }
 2489              		.loc 1 526 10 is_stmt 0 view .LVU759
 2490 00a8 6507     		lsls	r5, r4, #29
 2491 00aa 00F19080 		bmi	.L222
 2492              	.L186:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2493              		.loc 1 525 20 is_stmt 1 view .LVU760
 2494              	.LVL260:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2495              		.loc 1 525 14 view .LVU761
 526:ioLIB/wizchip_conf.c ****    }
 2496              		.loc 1 526 8 view .LVU762
 526:ioLIB/wizchip_conf.c ****    }
 2497              		.loc 1 526 10 is_stmt 0 view .LVU763
 2498 00ae 2007     		lsls	r0, r4, #28
 2499 00b0 00F18780 		bmi	.L223
 2500              	.L187:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2501              		.loc 1 525 20 is_stmt 1 view .LVU764
 2502              	.LVL261:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2503              		.loc 1 525 14 view .LVU765
 526:ioLIB/wizchip_conf.c ****    }
 2504              		.loc 1 526 8 view .LVU766
 526:ioLIB/wizchip_conf.c ****    }
 2505              		.loc 1 526 10 is_stmt 0 view .LVU767
 2506 00b4 E106     		lsls	r1, r4, #27
 2507 00b6 7ED4     		bmi	.L224
 2508              	.L188:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2509              		.loc 1 525 20 is_stmt 1 view .LVU768
 2510              	.LVL262:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2511              		.loc 1 525 14 view .LVU769
 526:ioLIB/wizchip_conf.c ****    }
 2512              		.loc 1 526 8 view .LVU770
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 72


 526:ioLIB/wizchip_conf.c ****    }
 2513              		.loc 1 526 10 is_stmt 0 view .LVU771
 2514 00b8 A206     		lsls	r2, r4, #26
 2515 00ba 76D4     		bmi	.L225
 2516              	.L189:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2517              		.loc 1 525 20 is_stmt 1 view .LVU772
 2518              	.LVL263:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2519              		.loc 1 525 14 view .LVU773
 526:ioLIB/wizchip_conf.c ****    }
 2520              		.loc 1 526 8 view .LVU774
 526:ioLIB/wizchip_conf.c ****    }
 2521              		.loc 1 526 10 is_stmt 0 view .LVU775
 2522 00bc 6306     		lsls	r3, r4, #25
 2523 00be 6ED4     		bmi	.L226
 2524              	.L190:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2525              		.loc 1 525 20 is_stmt 1 view .LVU776
 2526              	.LVL264:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2527              		.loc 1 525 14 view .LVU777
 526:ioLIB/wizchip_conf.c ****    }
 2528              		.loc 1 526 8 view .LVU778
 526:ioLIB/wizchip_conf.c ****    }
 2529              		.loc 1 526 10 is_stmt 0 view .LVU779
 2530 00c0 E309     		lsrs	r3, r4, #7
 2531 00c2 B8D0     		beq	.L219
 526:ioLIB/wizchip_conf.c ****    }
 2532              		.loc 1 526 31 is_stmt 1 view .LVU780
 2533 00c4 1F21     		movs	r1, #31
 2534 00c6 4FF43A70 		mov	r0, #744
 2535 00ca FFF7FEFF 		bl	WIZCHIP_WRITE
 2536              	.LVL265:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2537              		.loc 1 525 20 view .LVU781
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2538              		.loc 1 525 14 view .LVU782
 2539 00ce B2E7     		b	.L219
 2540              	.LVL266:
 2541              	.L178:
 525:ioLIB/wizchip_conf.c ****        if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 2542              		.loc 1 525 14 is_stmt 0 view .LVU783
 2543              	.LBE73:
 2544              	.LBE72:
 309:ioLIB/wizchip_conf.c ****          break;         
 2545              		.loc 1 309 10 is_stmt 1 view .LVU784
 2546 00d0 0C88     		ldrh	r4, [r1]
 2547              	.LVL267:
 2548              	.LBB75:
 2549              	.LBI75:
 563:ioLIB/wizchip_conf.c **** {
 2550              		.loc 1 563 6 view .LVU785
 2551              	.LBB76:
 565:ioLIB/wizchip_conf.c ****    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 2552              		.loc 1 565 4 view .LVU786
 566:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5500
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 73


 2553              		.loc 1 566 4 view .LVU787
 582:ioLIB/wizchip_conf.c ****    setSIMR(simr);
 2554              		.loc 1 582 4 view .LVU788
 2555 00d2 4FF4B050 		mov	r0, #5632
 2556              	.LVL268:
 582:ioLIB/wizchip_conf.c ****    setSIMR(simr);
 2557              		.loc 1 582 4 is_stmt 0 view .LVU789
 2558 00d6 E1B2     		uxtb	r1, r4
 2559              	.LVL269:
 582:ioLIB/wizchip_conf.c ****    setSIMR(simr);
 2560              		.loc 1 582 4 view .LVU790
 2561 00d8 FFF7FEFF 		bl	WIZCHIP_WRITE
 2562              	.LVL270:
 583:ioLIB/wizchip_conf.c **** #endif   
 2563              		.loc 1 583 4 is_stmt 1 view .LVU791
 2564 00dc 210A     		lsrs	r1, r4, #8
 2565 00de 4FF4C050 		mov	r0, #6144
 2566 00e2 FFF7FEFF 		bl	WIZCHIP_WRITE
 2567              	.LVL271:
 2568              	.LBE76:
 2569              	.LBE75:
 363:ioLIB/wizchip_conf.c **** }
 2570              		.loc 1 363 11 is_stmt 0 view .LVU792
 2571 00e6 0020     		movs	r0, #0
 2572              	.LVL272:
 364:ioLIB/wizchip_conf.c **** 
 2573              		.loc 1 364 1 view .LVU793
 2574 00e8 38BD     		pop	{r3, r4, r5, pc}
 2575              	.LVL273:
 2576              	.L174:
 325:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 2577              		.loc 1 325 10 is_stmt 1 view .LVU794
 325:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 2578              		.loc 1 325 41 is_stmt 0 view .LVU795
 2579 00ea 434B     		ldr	r3, .L227
 2580 00ec 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 325:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 2581              		.loc 1 325 29 view .LVU796
 2582 00ee 0A70     		strb	r2, [r1]
 326:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 2583              		.loc 1 326 10 is_stmt 1 view .LVU797
 326:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 2584              		.loc 1 326 41 is_stmt 0 view .LVU798
 2585 00f0 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 326:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 2586              		.loc 1 326 29 view .LVU799
 2587 00f2 4A70     		strb	r2, [r1, #1]
 327:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 2588              		.loc 1 327 10 is_stmt 1 view .LVU800
 327:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 2589              		.loc 1 327 41 is_stmt 0 view .LVU801
 2590 00f4 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 327:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 2591              		.loc 1 327 29 view .LVU802
 2592 00f6 8A70     		strb	r2, [r1, #2]
 328:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 2593              		.loc 1 328 10 is_stmt 1 view .LVU803
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 74


 328:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 2594              		.loc 1 328 41 is_stmt 0 view .LVU804
 2595 00f8 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 328:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 2596              		.loc 1 328 29 view .LVU805
 2597 00fa CA70     		strb	r2, [r1, #3]
 329:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 2598              		.loc 1 329 10 is_stmt 1 view .LVU806
 329:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 2599              		.loc 1 329 41 is_stmt 0 view .LVU807
 2600 00fc 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 329:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 2601              		.loc 1 329 29 view .LVU808
 2602 00fe 0A71     		strb	r2, [r1, #4]
 330:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[6] = 0;
 2603              		.loc 1 330 10 is_stmt 1 view .LVU809
 330:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[6] = 0;
 2604              		.loc 1 330 41 is_stmt 0 view .LVU810
 2605 0100 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 330:ioLIB/wizchip_conf.c ****          ((uint8_t*)arg)[6] = 0;
 2606              		.loc 1 330 29 view .LVU811
 2607 0102 4B71     		strb	r3, [r1, #5]
 331:ioLIB/wizchip_conf.c ****          break;
 2608              		.loc 1 331 10 is_stmt 1 view .LVU812
 331:ioLIB/wizchip_conf.c ****          break;
 2609              		.loc 1 331 29 is_stmt 0 view .LVU813
 2610 0104 0020     		movs	r0, #0
 2611              	.LVL274:
 331:ioLIB/wizchip_conf.c ****          break;
 2612              		.loc 1 331 29 view .LVU814
 2613 0106 8871     		strb	r0, [r1, #6]
 332:ioLIB/wizchip_conf.c ****    #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
 2614              		.loc 1 332 10 is_stmt 1 view .LVU815
 364:ioLIB/wizchip_conf.c **** 
 2615              		.loc 1 364 1 is_stmt 0 view .LVU816
 2616 0108 38BD     		pop	{r3, r4, r5, pc}
 2617              	.LVL275:
 2618              	.L173:
 335:ioLIB/wizchip_conf.c ****          break;
 2619              		.loc 1 335 10 is_stmt 1 view .LVU817
 2620              	.LBB77:
 2621              	.LBI77:
 740:ioLIB/wizchip_conf.c **** {
 2622              		.loc 1 740 6 view .LVU818
 2623              	.LBB78:
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2624              		.loc 1 742 4 view .LVU819
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2625              		.loc 1 742 18 is_stmt 0 view .LVU820
 2626 010a 4FF43850 		mov	r0, #11776
 2627              	.LVL276:
 742:ioLIB/wizchip_conf.c ****    tmp &= PHYCFGR_RST;
 2628              		.loc 1 742 18 view .LVU821
 2629 010e FFF7FEFF 		bl	WIZCHIP_READ
 2630              	.LVL277:
 743:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2631              		.loc 1 743 4 is_stmt 1 view .LVU822
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 75


 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2632              		.loc 1 744 4 view .LVU823
 2633 0112 00F07F01 		and	r1, r0, #127
 2634 0116 4FF43850 		mov	r0, #11776
 2635              	.LVL278:
 744:ioLIB/wizchip_conf.c ****    tmp = getPHYCFGR();
 2636              		.loc 1 744 4 is_stmt 0 view .LVU824
 2637 011a FFF7FEFF 		bl	WIZCHIP_WRITE
 2638              	.LVL279:
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 2639              		.loc 1 745 4 is_stmt 1 view .LVU825
 745:ioLIB/wizchip_conf.c ****    tmp |= ~PHYCFGR_RST;
 2640              		.loc 1 745 10 is_stmt 0 view .LVU826
 2641 011e 4FF43850 		mov	r0, #11776
 2642 0122 FFF7FEFF 		bl	WIZCHIP_READ
 2643              	.LVL280:
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2644              		.loc 1 746 4 is_stmt 1 view .LVU827
 747:ioLIB/wizchip_conf.c **** }
 2645              		.loc 1 747 4 view .LVU828
 746:ioLIB/wizchip_conf.c ****    setPHYCFGR(tmp);
 2646              		.loc 1 746 8 is_stmt 0 view .LVU829
 2647 0126 60F07F00 		orn	r0, r0, #127
 2648              	.LVL281:
 747:ioLIB/wizchip_conf.c **** }
 2649              		.loc 1 747 4 view .LVU830
 2650 012a C1B2     		uxtb	r1, r0
 2651 012c 4FF43850 		mov	r0, #11776
 2652 0130 FFF7FEFF 		bl	WIZCHIP_WRITE
 2653              	.LVL282:
 2654              	.LBE78:
 2655              	.LBE77:
 363:ioLIB/wizchip_conf.c **** }
 2656              		.loc 1 363 11 view .LVU831
 2657 0134 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2658              		.loc 1 364 1 view .LVU832
 2659 0136 38BD     		pop	{r3, r4, r5, pc}
 2660              	.LVL283:
 2661              	.L172:
 338:ioLIB/wizchip_conf.c ****          break;
 2662              		.loc 1 338 10 is_stmt 1 view .LVU833
 2663 0138 0846     		mov	r0, r1
 2664              	.LVL284:
 338:ioLIB/wizchip_conf.c ****          break;
 2665              		.loc 1 338 10 is_stmt 0 view .LVU834
 2666 013a FFF7FEFF 		bl	wizphy_setphyconf
 2667              	.LVL285:
 339:ioLIB/wizchip_conf.c ****       case CW_GET_PHYCONF:
 2668              		.loc 1 339 10 is_stmt 1 view .LVU835
 363:ioLIB/wizchip_conf.c **** }
 2669              		.loc 1 363 11 is_stmt 0 view .LVU836
 2670 013e 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2671              		.loc 1 364 1 view .LVU837
 2672 0140 38BD     		pop	{r3, r4, r5, pc}
 2673              	.LVL286:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 76


 2674              	.L171:
 341:ioLIB/wizchip_conf.c ****          break;
 2675              		.loc 1 341 10 is_stmt 1 view .LVU838
 2676 0142 0846     		mov	r0, r1
 2677              	.LVL287:
 341:ioLIB/wizchip_conf.c ****          break;
 2678              		.loc 1 341 10 is_stmt 0 view .LVU839
 2679 0144 FFF7FEFF 		bl	wizphy_getphyconf
 2680              	.LVL288:
 342:ioLIB/wizchip_conf.c ****       case CW_GET_PHYSTATUS:
 2681              		.loc 1 342 10 is_stmt 1 view .LVU840
 363:ioLIB/wizchip_conf.c **** }
 2682              		.loc 1 363 11 is_stmt 0 view .LVU841
 2683 0148 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2684              		.loc 1 364 1 view .LVU842
 2685 014a 38BD     		pop	{r3, r4, r5, pc}
 2686              	.LVL289:
 2687              	.L176:
 318:ioLIB/wizchip_conf.c ****          break;
 2688              		.loc 1 318 10 is_stmt 1 view .LVU843
 2689 014c 0988     		ldrh	r1, [r1]
 2690              	.LVL290:
 318:ioLIB/wizchip_conf.c ****          break;
 2691              		.loc 1 318 10 is_stmt 0 view .LVU844
 2692 014e 4FF49850 		mov	r0, #4864
 2693              	.LVL291:
 318:ioLIB/wizchip_conf.c ****          break;
 2694              		.loc 1 318 10 view .LVU845
 2695 0152 090A     		lsrs	r1, r1, #8
 2696 0154 FFF7FEFF 		bl	WIZCHIP_WRITE
 2697              	.LVL292:
 318:ioLIB/wizchip_conf.c ****          break;
 2698              		.loc 1 318 10 is_stmt 1 view .LVU846
 2699 0158 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 2700 015a 4FF4A050 		mov	r0, #5120
 2701 015e FFF7FEFF 		bl	WIZCHIP_WRITE
 2702              	.LVL293:
 318:ioLIB/wizchip_conf.c ****          break;
 2703              		.loc 1 318 38 view .LVU847
 319:ioLIB/wizchip_conf.c ****       case CW_GET_INTRTIME:
 2704              		.loc 1 319 10 view .LVU848
 363:ioLIB/wizchip_conf.c **** }
 2705              		.loc 1 363 11 is_stmt 0 view .LVU849
 2706 0162 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2707              		.loc 1 364 1 view .LVU850
 2708 0164 38BD     		pop	{r3, r4, r5, pc}
 2709              	.LVL294:
 2710              	.L175:
 321:ioLIB/wizchip_conf.c ****          break;
 2711              		.loc 1 321 10 is_stmt 1 view .LVU851
 321:ioLIB/wizchip_conf.c ****          break;
 2712              		.loc 1 321 28 is_stmt 0 view .LVU852
 2713 0166 4FF49850 		mov	r0, #4864
 2714              	.LVL295:
 321:ioLIB/wizchip_conf.c ****          break;
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 77


 2715              		.loc 1 321 28 view .LVU853
 2716 016a FFF7FEFF 		bl	WIZCHIP_READ
 2717              	.LVL296:
 321:ioLIB/wizchip_conf.c ****          break;
 2718              		.loc 1 321 28 view .LVU854
 2719 016e 0546     		mov	r5, r0
 2720 0170 4FF4A050 		mov	r0, #5120
 2721 0174 FFF7FEFF 		bl	WIZCHIP_READ
 2722              	.LVL297:
 2723 0178 00EB0520 		add	r0, r0, r5, lsl #8
 321:ioLIB/wizchip_conf.c ****          break;
 2724              		.loc 1 321 26 view .LVU855
 2725 017c 2080     		strh	r0, [r4]	@ movhi
 322:ioLIB/wizchip_conf.c ****    #endif
 2726              		.loc 1 322 10 is_stmt 1 view .LVU856
 363:ioLIB/wizchip_conf.c **** }
 2727              		.loc 1 363 11 is_stmt 0 view .LVU857
 2728 017e 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2729              		.loc 1 364 1 view .LVU858
 2730 0180 38BD     		pop	{r3, r4, r5, pc}
 2731              	.LVL298:
 2732              	.L177:
 312:ioLIB/wizchip_conf.c ****          break;
 2733              		.loc 1 312 10 is_stmt 1 view .LVU859
 2734              	.LBB79:
 2735              	.LBI79:
 587:ioLIB/wizchip_conf.c **** {
 2736              		.loc 1 587 11 view .LVU860
 2737              	.LBB80:
 589:ioLIB/wizchip_conf.c ****    uint8_t simr = 0;
 2738              		.loc 1 589 4 view .LVU861
 590:ioLIB/wizchip_conf.c ****    uint16_t ret = 0;
 2739              		.loc 1 590 4 view .LVU862
 591:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ < W5200
 2740              		.loc 1 591 4 view .LVU863
 601:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 2741              		.loc 1 601 4 view .LVU864
 601:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 2742              		.loc 1 601 11 is_stmt 0 view .LVU865
 2743 0182 4FF4B050 		mov	r0, #5632
 2744              	.LVL299:
 601:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 2745              		.loc 1 601 11 view .LVU866
 2746 0186 FFF7FEFF 		bl	WIZCHIP_READ
 2747              	.LVL300:
 601:ioLIB/wizchip_conf.c ****    simr = getSIMR();
 2748              		.loc 1 601 11 view .LVU867
 2749 018a 0546     		mov	r5, r0
 602:ioLIB/wizchip_conf.c **** #endif         
 2750              		.loc 1 602 11 view .LVU868
 2751 018c 4FF4C050 		mov	r0, #6144
 2752              	.LVL301:
 602:ioLIB/wizchip_conf.c **** #endif         
 2753              		.loc 1 602 4 is_stmt 1 view .LVU869
 602:ioLIB/wizchip_conf.c **** #endif         
 2754              		.loc 1 602 11 is_stmt 0 view .LVU870
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 78


 2755 0190 FFF7FEFF 		bl	WIZCHIP_READ
 2756              	.LVL302:
 611:ioLIB/wizchip_conf.c ****   ret = (ret << 8) + imr;
 2757              		.loc 1 611 3 is_stmt 1 view .LVU871
 612:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 2758              		.loc 1 612 3 view .LVU872
 613:ioLIB/wizchip_conf.c **** }
 2759              		.loc 1 613 3 view .LVU873
 612:ioLIB/wizchip_conf.c ****   return (intr_kind)ret;
 2760              		.loc 1 612 7 is_stmt 0 view .LVU874
 2761 0194 05EB0020 		add	r0, r5, r0, lsl #8
 2762              	.LBE80:
 2763              	.LBE79:
 312:ioLIB/wizchip_conf.c ****          break;
 2764              		.loc 1 312 29 view .LVU875
 2765 0198 2080     		strh	r0, [r4]	@ movhi
 313:ioLIB/wizchip_conf.c ****    //M20150601 : This can be supported by W5200, W5500
 2766              		.loc 1 313 10 is_stmt 1 view .LVU876
 363:ioLIB/wizchip_conf.c **** }
 2767              		.loc 1 363 11 is_stmt 0 view .LVU877
 2768 019a 0020     		movs	r0, #0
 364:ioLIB/wizchip_conf.c **** 
 2769              		.loc 1 364 1 view .LVU878
 2770 019c 38BD     		pop	{r3, r4, r5, pc}
 2771              	.LVL303:
 2772              	.L226:
 2773              	.LBB81:
 2774              	.LBB74:
 526:ioLIB/wizchip_conf.c ****    }
 2775              		.loc 1 526 31 is_stmt 1 view .LVU879
 2776 019e 1F21     		movs	r1, #31
 2777 01a0 4FF43270 		mov	r0, #712
 2778 01a4 FFF7FEFF 		bl	WIZCHIP_WRITE
 2779              	.LVL304:
 2780 01a8 8AE7     		b	.L190
 2781              	.LVL305:
 2782              	.L225:
 526:ioLIB/wizchip_conf.c ****    }
 2783              		.loc 1 526 31 view .LVU880
 2784 01aa 1F21     		movs	r1, #31
 2785 01ac 4FF42A70 		mov	r0, #680
 2786 01b0 FFF7FEFF 		bl	WIZCHIP_WRITE
 2787              	.LVL306:
 2788 01b4 82E7     		b	.L189
 2789              	.LVL307:
 2790              	.L224:
 526:ioLIB/wizchip_conf.c ****    }
 2791              		.loc 1 526 31 view .LVU881
 2792 01b6 1F21     		movs	r1, #31
 2793 01b8 4FF42270 		mov	r0, #648
 2794 01bc FFF7FEFF 		bl	WIZCHIP_WRITE
 2795              	.LVL308:
 2796 01c0 7AE7     		b	.L188
 2797              	.LVL309:
 2798              	.L223:
 526:ioLIB/wizchip_conf.c ****    }
 2799              		.loc 1 526 31 view .LVU882
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 79


 2800 01c2 1F21     		movs	r1, #31
 2801 01c4 4FF41A70 		mov	r0, #616
 2802 01c8 FFF7FEFF 		bl	WIZCHIP_WRITE
 2803              	.LVL310:
 2804 01cc 72E7     		b	.L187
 2805              	.LVL311:
 2806              	.L222:
 526:ioLIB/wizchip_conf.c ****    }
 2807              		.loc 1 526 31 view .LVU883
 2808 01ce 1F21     		movs	r1, #31
 2809 01d0 4FF41270 		mov	r0, #584
 2810 01d4 FFF7FEFF 		bl	WIZCHIP_WRITE
 2811              	.LVL312:
 2812 01d8 69E7     		b	.L186
 2813              	.LVL313:
 2814              	.L221:
 526:ioLIB/wizchip_conf.c ****    }
 2815              		.loc 1 526 31 view .LVU884
 2816 01da 1F21     		movs	r1, #31
 2817 01dc 4FF40A70 		mov	r0, #552
 2818 01e0 FFF7FEFF 		bl	WIZCHIP_WRITE
 2819              	.LVL314:
 2820 01e4 60E7     		b	.L185
 2821              	.LVL315:
 2822              	.L220:
 526:ioLIB/wizchip_conf.c ****    }
 2823              		.loc 1 526 31 view .LVU885
 2824 01e6 1F21     		movs	r1, #31
 2825 01e8 4FF40270 		mov	r0, #520
 2826 01ec FFF7FEFF 		bl	WIZCHIP_WRITE
 2827              	.LVL316:
 2828 01f0 57E7     		b	.L184
 2829              	.LVL317:
 2830              	.L192:
 526:ioLIB/wizchip_conf.c ****    }
 2831              		.loc 1 526 31 is_stmt 0 view .LVU886
 2832              	.LBE74:
 2833              	.LBE81:
 361:ioLIB/wizchip_conf.c ****    }
 2834              		.loc 1 361 17 view .LVU887
 2835 01f2 4FF0FF30 		mov	r0, #-1
 2836              	.LVL318:
 364:ioLIB/wizchip_conf.c **** 
 2837              		.loc 1 364 1 view .LVU888
 2838 01f6 38BD     		pop	{r3, r4, r5, pc}
 2839              	.L228:
 2840              		.align	2
 2841              	.L227:
 2842 01f8 00000000 		.word	.LANCHOR0
 2843              		.cfi_endproc
 2844              	.LFE15:
 2846              		.section	.text.wizchip_setnetinfo,"ax",%progbits
 2847              		.align	1
 2848              		.p2align 2,,3
 2849              		.global	wizchip_setnetinfo
 2850              		.syntax unified
 2851              		.thumb
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 80


 2852              		.thumb_func
 2854              	wizchip_setnetinfo:
 2855              	.LVL319:
 2856              	.LFB30:
 853:ioLIB/wizchip_conf.c ****    setSHAR(pnetinfo->mac);
 2857              		.loc 1 853 1 is_stmt 1 view -0
 2858              		.cfi_startproc
 2859              		@ args = 0, pretend = 0, frame = 0
 2860              		@ frame_needed = 0, uses_anonymous_args = 0
 854:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 2861              		.loc 1 854 4 view .LVU890
 853:ioLIB/wizchip_conf.c ****    setSHAR(pnetinfo->mac);
 2862              		.loc 1 853 1 is_stmt 0 view .LVU891
 2863 0000 10B5     		push	{r4, lr}
 2864              	.LCFI26:
 2865              		.cfi_def_cfa_offset 8
 2866              		.cfi_offset 4, -8
 2867              		.cfi_offset 14, -4
 854:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 2868              		.loc 1 854 4 view .LVU892
 2869 0002 0146     		mov	r1, r0
 853:ioLIB/wizchip_conf.c ****    setSHAR(pnetinfo->mac);
 2870              		.loc 1 853 1 view .LVU893
 2871 0004 0446     		mov	r4, r0
 854:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 2872              		.loc 1 854 4 view .LVU894
 2873 0006 0622     		movs	r2, #6
 2874 0008 4FF41060 		mov	r0, #2304
 2875              	.LVL320:
 854:ioLIB/wizchip_conf.c ****    setGAR(pnetinfo->gw);
 2876              		.loc 1 854 4 view .LVU895
 2877 000c FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 2878              	.LVL321:
 855:ioLIB/wizchip_conf.c ****    setSUBR(pnetinfo->sn);
 2879              		.loc 1 855 4 is_stmt 1 view .LVU896
 2880 0010 0422     		movs	r2, #4
 2881 0012 04F10E01 		add	r1, r4, #14
 2882 0016 4FF48070 		mov	r0, #256
 2883 001a FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 2884              	.LVL322:
 856:ioLIB/wizchip_conf.c ****    setSIPR(pnetinfo->ip);
 2885              		.loc 1 856 4 view .LVU897
 2886 001e 0422     		movs	r2, #4
 2887 0020 04F10A01 		add	r1, r4, #10
 2888 0024 4FF4A060 		mov	r0, #1280
 2889 0028 FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 2890              	.LVL323:
 857:ioLIB/wizchip_conf.c ****    _DNS_[0] = pnetinfo->dns[0];
 2891              		.loc 1 857 4 view .LVU898
 2892 002c 0422     		movs	r2, #4
 2893 002e A11D     		adds	r1, r4, #6
 2894 0030 4FF47060 		mov	r0, #3840
 2895 0034 FFF7FEFF 		bl	WIZCHIP_WRITE_BUF
 2896              	.LVL324:
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 2897              		.loc 1 858 4 view .LVU899
 859:ioLIB/wizchip_conf.c ****    _DNS_[2] = pnetinfo->dns[2];
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 81


 2898              		.loc 1 859 4 view .LVU900
 860:ioLIB/wizchip_conf.c ****    _DNS_[3] = pnetinfo->dns[3];
 2899              		.loc 1 860 4 view .LVU901
 861:ioLIB/wizchip_conf.c ****    _DHCP_   = pnetinfo->dhcp;
 2900              		.loc 1 861 4 view .LVU902
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 2901              		.loc 1 858 13 is_stmt 0 view .LVU903
 2902 0038 0349     		ldr	r1, .L231
 862:ioLIB/wizchip_conf.c **** }
 2903              		.loc 1 862 13 view .LVU904
 2904 003a 044B     		ldr	r3, .L231+4
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 2905              		.loc 1 858 28 view .LVU905
 2906 003c D4F81200 		ldr	r0, [r4, #18]	@ unaligned
 862:ioLIB/wizchip_conf.c **** }
 2907              		.loc 1 862 13 view .LVU906
 2908 0040 A27D     		ldrb	r2, [r4, #22]	@ zero_extendqisi2
 858:ioLIB/wizchip_conf.c ****    _DNS_[1] = pnetinfo->dns[1];
 2909              		.loc 1 858 13 view .LVU907
 2910 0042 0860     		str	r0, [r1]
 862:ioLIB/wizchip_conf.c **** }
 2911              		.loc 1 862 4 is_stmt 1 view .LVU908
 862:ioLIB/wizchip_conf.c **** }
 2912              		.loc 1 862 13 is_stmt 0 view .LVU909
 2913 0044 1A70     		strb	r2, [r3]
 863:ioLIB/wizchip_conf.c **** 
 2914              		.loc 1 863 1 view .LVU910
 2915 0046 10BD     		pop	{r4, pc}
 2916              	.LVL325:
 2917              	.L232:
 863:ioLIB/wizchip_conf.c **** 
 2918              		.loc 1 863 1 view .LVU911
 2919              		.align	2
 2920              	.L231:
 2921 0048 00000000 		.word	.LANCHOR1
 2922 004c 00000000 		.word	.LANCHOR2
 2923              		.cfi_endproc
 2924              	.LFE30:
 2926              		.section	.text.wizchip_getnetinfo,"ax",%progbits
 2927              		.align	1
 2928              		.p2align 2,,3
 2929              		.global	wizchip_getnetinfo
 2930              		.syntax unified
 2931              		.thumb
 2932              		.thumb_func
 2934              	wizchip_getnetinfo:
 2935              	.LVL326:
 2936              	.LFB31:
 866:ioLIB/wizchip_conf.c ****    getSHAR(pnetinfo->mac);
 2937              		.loc 1 866 1 is_stmt 1 view -0
 2938              		.cfi_startproc
 2939              		@ args = 0, pretend = 0, frame = 0
 2940              		@ frame_needed = 0, uses_anonymous_args = 0
 867:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 2941              		.loc 1 867 4 view .LVU913
 866:ioLIB/wizchip_conf.c ****    getSHAR(pnetinfo->mac);
 2942              		.loc 1 866 1 is_stmt 0 view .LVU914
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 82


 2943 0000 10B5     		push	{r4, lr}
 2944              	.LCFI27:
 2945              		.cfi_def_cfa_offset 8
 2946              		.cfi_offset 4, -8
 2947              		.cfi_offset 14, -4
 867:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 2948              		.loc 1 867 4 view .LVU915
 2949 0002 0146     		mov	r1, r0
 866:ioLIB/wizchip_conf.c ****    getSHAR(pnetinfo->mac);
 2950              		.loc 1 866 1 view .LVU916
 2951 0004 0446     		mov	r4, r0
 867:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 2952              		.loc 1 867 4 view .LVU917
 2953 0006 0622     		movs	r2, #6
 2954 0008 4FF41060 		mov	r0, #2304
 2955              	.LVL327:
 867:ioLIB/wizchip_conf.c ****    getGAR(pnetinfo->gw);
 2956              		.loc 1 867 4 view .LVU918
 2957 000c FFF7FEFF 		bl	WIZCHIP_READ_BUF
 2958              	.LVL328:
 868:ioLIB/wizchip_conf.c ****    getSUBR(pnetinfo->sn);
 2959              		.loc 1 868 4 is_stmt 1 view .LVU919
 2960 0010 0422     		movs	r2, #4
 2961 0012 04F10E01 		add	r1, r4, #14
 2962 0016 4FF48070 		mov	r0, #256
 2963 001a FFF7FEFF 		bl	WIZCHIP_READ_BUF
 2964              	.LVL329:
 869:ioLIB/wizchip_conf.c ****    getSIPR(pnetinfo->ip);
 2965              		.loc 1 869 4 view .LVU920
 2966 001e 0422     		movs	r2, #4
 2967 0020 04F10A01 		add	r1, r4, #10
 2968 0024 4FF4A060 		mov	r0, #1280
 2969 0028 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 2970              	.LVL330:
 870:ioLIB/wizchip_conf.c ****    pnetinfo->dns[0]= _DNS_[0];
 2971              		.loc 1 870 4 view .LVU921
 2972 002c 0422     		movs	r2, #4
 2973 002e A11D     		adds	r1, r4, #6
 2974 0030 4FF47060 		mov	r0, #3840
 2975 0034 FFF7FEFF 		bl	WIZCHIP_READ_BUF
 2976              	.LVL331:
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 2977              		.loc 1 871 4 view .LVU922
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 2978              		.loc 1 871 27 is_stmt 0 view .LVU923
 2979 0038 064B     		ldr	r3, .L235
 875:ioLIB/wizchip_conf.c **** }
 2980              		.loc 1 875 20 view .LVU924
 2981 003a 074A     		ldr	r2, .L235+4
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 2982              		.loc 1 872 20 view .LVU925
 2983 003c 5978     		ldrb	r1, [r3, #1]	@ zero_extendqisi2
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 2984              		.loc 1 871 20 view .LVU926
 2985 003e 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 875:ioLIB/wizchip_conf.c **** }
 2986              		.loc 1 875 20 view .LVU927
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 83


 2987 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 2988              		.loc 1 872 20 view .LVU928
 2989 0042 E174     		strb	r1, [r4, #19]
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
 2990              		.loc 1 873 20 view .LVU929
 2991 0044 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 2992              		.loc 1 874 20 view .LVU930
 2993 0046 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 871:ioLIB/wizchip_conf.c ****    pnetinfo->dns[1]= _DNS_[1];
 2994              		.loc 1 871 20 view .LVU931
 2995 0048 A074     		strb	r0, [r4, #18]
 872:ioLIB/wizchip_conf.c ****    pnetinfo->dns[2]= _DNS_[2];
 2996              		.loc 1 872 4 is_stmt 1 view .LVU932
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
 2997              		.loc 1 873 4 view .LVU933
 873:ioLIB/wizchip_conf.c ****    pnetinfo->dns[3]= _DNS_[3];
 2998              		.loc 1 873 20 is_stmt 0 view .LVU934
 2999 004a 2175     		strb	r1, [r4, #20]
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 3000              		.loc 1 874 4 is_stmt 1 view .LVU935
 874:ioLIB/wizchip_conf.c ****    pnetinfo->dhcp  = _DHCP_;
 3001              		.loc 1 874 20 is_stmt 0 view .LVU936
 3002 004c 6375     		strb	r3, [r4, #21]
 875:ioLIB/wizchip_conf.c **** }
 3003              		.loc 1 875 4 is_stmt 1 view .LVU937
 875:ioLIB/wizchip_conf.c **** }
 3004              		.loc 1 875 20 is_stmt 0 view .LVU938
 3005 004e A275     		strb	r2, [r4, #22]
 876:ioLIB/wizchip_conf.c **** 
 3006              		.loc 1 876 1 view .LVU939
 3007 0050 10BD     		pop	{r4, pc}
 3008              	.LVL332:
 3009              	.L236:
 876:ioLIB/wizchip_conf.c **** 
 3010              		.loc 1 876 1 view .LVU940
 3011 0052 00BF     		.align	2
 3012              	.L235:
 3013 0054 00000000 		.word	.LANCHOR1
 3014 0058 00000000 		.word	.LANCHOR2
 3015              		.cfi_endproc
 3016              	.LFE31:
 3018              		.section	.text.wizchip_setnetmode,"ax",%progbits
 3019              		.align	1
 3020              		.p2align 2,,3
 3021              		.global	wizchip_setnetmode
 3022              		.syntax unified
 3023              		.thumb
 3024              		.thumb_func
 3026              	wizchip_setnetmode:
 3027              	.LVL333:
 3028              	.LFB32:
 879:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 3029              		.loc 1 879 1 is_stmt 1 view -0
 3030              		.cfi_startproc
 3031              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 84


 3032              		@ frame_needed = 0, uses_anonymous_args = 0
 880:ioLIB/wizchip_conf.c **** #if _WIZCHIP_ != W5500
 3033              		.loc 1 880 4 view .LVU942
 884:ioLIB/wizchip_conf.c **** #endif      
 3034              		.loc 1 884 4 view .LVU943
 879:ioLIB/wizchip_conf.c ****    uint8_t tmp = 0;
 3035              		.loc 1 879 1 is_stmt 0 view .LVU944
 3036 0000 38B5     		push	{r3, r4, r5, lr}
 3037              	.LCFI28:
 3038              		.cfi_def_cfa_offset 16
 3039              		.cfi_offset 3, -16
 3040              		.cfi_offset 4, -12
 3041              		.cfi_offset 5, -8
 3042              		.cfi_offset 14, -4
 884:ioLIB/wizchip_conf.c **** #endif      
 3043              		.loc 1 884 6 view .LVU945
 3044 0002 30F03A05 		bics	r5, r0, #58
 3045 0006 0BD1     		bne	.L239
 886:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 3046              		.loc 1 886 4 is_stmt 1 view .LVU946
 3047 0008 0446     		mov	r4, r0
 886:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 3048              		.loc 1 886 10 is_stmt 0 view .LVU947
 3049 000a 2846     		mov	r0, r5
 3050              	.LVL334:
 886:ioLIB/wizchip_conf.c ****    tmp |= (uint8_t)netmode;
 3051              		.loc 1 886 10 view .LVU948
 3052 000c FFF7FEFF 		bl	WIZCHIP_READ
 3053              	.LVL335:
 887:ioLIB/wizchip_conf.c ****    setMR(tmp);
 3054              		.loc 1 887 4 is_stmt 1 view .LVU949
 888:ioLIB/wizchip_conf.c ****    return 0;
 3055              		.loc 1 888 4 view .LVU950
 887:ioLIB/wizchip_conf.c ****    setMR(tmp);
 3056              		.loc 1 887 8 is_stmt 0 view .LVU951
 3057 0010 44EA0001 		orr	r1, r4, r0
 888:ioLIB/wizchip_conf.c ****    return 0;
 3058              		.loc 1 888 4 view .LVU952
 3059 0014 C9B2     		uxtb	r1, r1
 3060 0016 2846     		mov	r0, r5
 3061              	.LVL336:
 888:ioLIB/wizchip_conf.c ****    return 0;
 3062              		.loc 1 888 4 view .LVU953
 3063 0018 FFF7FEFF 		bl	WIZCHIP_WRITE
 3064              	.LVL337:
 889:ioLIB/wizchip_conf.c **** }
 3065              		.loc 1 889 4 is_stmt 1 view .LVU954
 889:ioLIB/wizchip_conf.c **** }
 3066              		.loc 1 889 11 is_stmt 0 view .LVU955
 3067 001c 2846     		mov	r0, r5
 890:ioLIB/wizchip_conf.c **** 
 3068              		.loc 1 890 1 view .LVU956
 3069 001e 38BD     		pop	{r3, r4, r5, pc}
 3070              	.LVL338:
 3071              	.L239:
 884:ioLIB/wizchip_conf.c **** #endif      
 3072              		.loc 1 884 81 view .LVU957
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 85


 3073 0020 4FF0FF30 		mov	r0, #-1
 3074              	.LVL339:
 890:ioLIB/wizchip_conf.c **** 
 3075              		.loc 1 890 1 view .LVU958
 3076 0024 38BD     		pop	{r3, r4, r5, pc}
 3077              		.cfi_endproc
 3078              	.LFE32:
 3080 0026 00BF     		.section	.text.wizchip_getnetmode,"ax",%progbits
 3081              		.align	1
 3082              		.p2align 2,,3
 3083              		.global	wizchip_getnetmode
 3084              		.syntax unified
 3085              		.thumb
 3086              		.thumb_func
 3088              	wizchip_getnetmode:
 3089              	.LFB33:
 893:ioLIB/wizchip_conf.c ****    return (netmode_type) getMR();
 3090              		.loc 1 893 1 is_stmt 1 view -0
 3091              		.cfi_startproc
 3092              		@ args = 0, pretend = 0, frame = 0
 3093              		@ frame_needed = 0, uses_anonymous_args = 0
 3094              		@ link register save eliminated.
 894:ioLIB/wizchip_conf.c **** }
 3095              		.loc 1 894 4 view .LVU960
 894:ioLIB/wizchip_conf.c **** }
 3096              		.loc 1 894 26 is_stmt 0 view .LVU961
 3097 0000 0020     		movs	r0, #0
 3098 0002 FFF7FEBF 		b	WIZCHIP_READ
 3099              	.LVL340:
 3100              		.cfi_endproc
 3101              	.LFE33:
 3103              		.section	.text.wizchip_settimeout,"ax",%progbits
 3104              		.align	1
 3105              		.p2align 2,,3
 3106              		.global	wizchip_settimeout
 3107              		.syntax unified
 3108              		.thumb
 3109              		.thumb_func
 3111              	wizchip_settimeout:
 3112              	.LVL341:
 3113              	.LFB34:
 898:ioLIB/wizchip_conf.c ****    setRCR(nettime->retry_cnt);
 3114              		.loc 1 898 1 is_stmt 1 view -0
 3115              		.cfi_startproc
 3116              		@ args = 0, pretend = 0, frame = 0
 3117              		@ frame_needed = 0, uses_anonymous_args = 0
 899:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 3118              		.loc 1 899 4 view .LVU963
 898:ioLIB/wizchip_conf.c ****    setRCR(nettime->retry_cnt);
 3119              		.loc 1 898 1 is_stmt 0 view .LVU964
 3120 0000 10B5     		push	{r4, lr}
 3121              	.LCFI29:
 3122              		.cfi_def_cfa_offset 8
 3123              		.cfi_offset 4, -8
 3124              		.cfi_offset 14, -4
 898:ioLIB/wizchip_conf.c ****    setRCR(nettime->retry_cnt);
 3125              		.loc 1 898 1 view .LVU965
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 86


 3126 0002 0446     		mov	r4, r0
 899:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 3127              		.loc 1 899 4 view .LVU966
 3128 0004 4FF4D850 		mov	r0, #6912
 3129              	.LVL342:
 899:ioLIB/wizchip_conf.c ****    setRTR(nettime->time_100us);
 3130              		.loc 1 899 4 view .LVU967
 3131 0008 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 3132 000a FFF7FEFF 		bl	WIZCHIP_WRITE
 3133              	.LVL343:
 900:ioLIB/wizchip_conf.c **** }
 3134              		.loc 1 900 4 is_stmt 1 view .LVU968
 3135 000e 6188     		ldrh	r1, [r4, #2]
 3136 0010 4FF4C850 		mov	r0, #6400
 3137 0014 090A     		lsrs	r1, r1, #8
 3138 0016 FFF7FEFF 		bl	WIZCHIP_WRITE
 3139              	.LVL344:
 900:ioLIB/wizchip_conf.c **** }
 3140              		.loc 1 900 4 view .LVU969
 3141 001a A178     		ldrb	r1, [r4, #2]	@ zero_extendqisi2
 3142 001c 4FF4D050 		mov	r0, #6656
 901:ioLIB/wizchip_conf.c **** 
 3143              		.loc 1 901 1 is_stmt 0 view .LVU970
 3144 0020 BDE81040 		pop	{r4, lr}
 3145              	.LCFI30:
 3146              		.cfi_restore 14
 3147              		.cfi_restore 4
 3148              		.cfi_def_cfa_offset 0
 3149              	.LVL345:
 900:ioLIB/wizchip_conf.c **** }
 3150              		.loc 1 900 4 view .LVU971
 3151 0024 FFF7FEBF 		b	WIZCHIP_WRITE
 3152              	.LVL346:
 3153              		.cfi_endproc
 3154              	.LFE34:
 3156              		.section	.text.wizchip_gettimeout,"ax",%progbits
 3157              		.align	1
 3158              		.p2align 2,,3
 3159              		.global	wizchip_gettimeout
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3164              	wizchip_gettimeout:
 3165              	.LVL347:
 3166              	.LFB35:
 904:ioLIB/wizchip_conf.c ****    nettime->retry_cnt = getRCR();
 3167              		.loc 1 904 1 is_stmt 1 view -0
 3168              		.cfi_startproc
 3169              		@ args = 0, pretend = 0, frame = 0
 3170              		@ frame_needed = 0, uses_anonymous_args = 0
 905:ioLIB/wizchip_conf.c ****    nettime->time_100us = getRTR();
 3171              		.loc 1 905 4 view .LVU973
 904:ioLIB/wizchip_conf.c ****    nettime->retry_cnt = getRCR();
 3172              		.loc 1 904 1 is_stmt 0 view .LVU974
 3173 0000 38B5     		push	{r3, r4, r5, lr}
 3174              	.LCFI31:
 3175              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 87


 3176              		.cfi_offset 3, -16
 3177              		.cfi_offset 4, -12
 3178              		.cfi_offset 5, -8
 3179              		.cfi_offset 14, -4
 904:ioLIB/wizchip_conf.c ****    nettime->retry_cnt = getRCR();
 3180              		.loc 1 904 1 view .LVU975
 3181 0002 0446     		mov	r4, r0
 905:ioLIB/wizchip_conf.c ****    nettime->time_100us = getRTR();
 3182              		.loc 1 905 25 view .LVU976
 3183 0004 4FF4D850 		mov	r0, #6912
 3184              	.LVL348:
 905:ioLIB/wizchip_conf.c ****    nettime->time_100us = getRTR();
 3185              		.loc 1 905 25 view .LVU977
 3186 0008 FFF7FEFF 		bl	WIZCHIP_READ
 3187              	.LVL349:
 905:ioLIB/wizchip_conf.c ****    nettime->time_100us = getRTR();
 3188              		.loc 1 905 23 view .LVU978
 3189 000c 2070     		strb	r0, [r4]
 3190              		.loc 1 906 4 is_stmt 1 view .LVU979
 3191              		.loc 1 906 26 is_stmt 0 view .LVU980
 3192 000e 4FF4C850 		mov	r0, #6400
 3193 0012 FFF7FEFF 		bl	WIZCHIP_READ
 3194              	.LVL350:
 3195 0016 0546     		mov	r5, r0
 3196 0018 4FF4D050 		mov	r0, #6656
 3197 001c FFF7FEFF 		bl	WIZCHIP_READ
 3198              	.LVL351:
 3199 0020 00EB0520 		add	r0, r0, r5, lsl #8
 3200              		.loc 1 906 24 view .LVU981
 3201 0024 6080     		strh	r0, [r4, #2]	@ movhi
 907:ioLIB/wizchip_conf.c **** }
 3202              		.loc 1 907 1 view .LVU982
 3203 0026 38BD     		pop	{r3, r4, r5, pc}
 3204              		.loc 1 907 1 view .LVU983
 3205              		.cfi_endproc
 3206              	.LFE35:
 3208              		.global	WIZCHIP
 3209              		.section	.bss._DHCP_,"aw",%nobits
 3210              		.set	.LANCHOR2,. + 0
 3213              	_DHCP_:
 3214 0000 00       		.space	1
 3215              		.section	.bss._DNS_,"aw",%nobits
 3216              		.align	2
 3217              		.set	.LANCHOR1,. + 0
 3220              	_DNS_:
 3221 0000 00000000 		.space	4
 3222              		.section	.data.WIZCHIP,"aw"
 3223              		.align	2
 3224              		.set	.LANCHOR0,. + 0
 3227              	WIZCHIP:
 3228 0000 0102     		.short	513
 3229 0002 57353530 		.ascii	"W5500\000\000"
 3229      300000
 3230 0009 00       		.space	1
 3231 000a 0000     		.space	2
 3232 000c 00000000 		.word	wizchip_cris_enter
 3233 0010 00000000 		.word	wizchip_cris_exit
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 88


 3234 0014 00000000 		.word	wizchip_cs_select
 3235 0018 00000000 		.word	wizchip_cs_deselect
 3236 001c 00000000 		.word	wizchip_bus_readdata
 3237 0020 00000000 		.word	wizchip_bus_writedata
 3238 0024 00000000 		.space	8
 3238      00000000 
 3239              		.text
 3240              	.Letext0:
 3241              		.file 2 "d:\\gcc arm\\10 2021.10\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\\stddef.h"
 3242              		.file 3 "d:\\gcc arm\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 3243              		.file 4 "d:\\gcc arm\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 3244              		.file 5 "ioLIB/wizchip_conf.h"
 3245              		.file 6 "ioLIB/W5500/w5500.h"
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 89


DEFINED SYMBOLS
                            *ABS*:00000000 wizchip_conf.c
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:20     .text.wizchip_cris_enter:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:27     .text.wizchip_cris_enter:00000000 wizchip_cris_enter
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:41     .text.wizchip_bus_readdata:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:48     .text.wizchip_bus_readdata:00000000 wizchip_bus_readdata
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:66     .text.wizchip_bus_writedata:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:73     .text.wizchip_bus_writedata:00000000 wizchip_bus_writedata
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:90     .text.wizchip_spi_readbyte:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:97     .text.wizchip_spi_readbyte:00000000 wizchip_spi_readbyte
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:112    .text.wizchip_spi_writebyte:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:119    .text.wizchip_spi_writebyte:00000000 wizchip_spi_writebyte
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:133    .text.wizchip_spi_readburst:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:140    .text.wizchip_spi_readburst:00000000 wizchip_spi_readburst
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:154    .text.wizchip_spi_writeburst:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:161    .text.wizchip_spi_writeburst:00000000 wizchip_spi_writeburst
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:172    .text.wizchip_cris_exit:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:179    .text.wizchip_cris_exit:00000000 wizchip_cris_exit
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:190    .text.wizchip_cs_select:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:197    .text.wizchip_cs_select:00000000 wizchip_cs_select
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:208    .text.wizchip_cs_deselect:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:215    .text.wizchip_cs_deselect:00000000 wizchip_cs_deselect
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:226    .text.reg_wizchip_cris_cbfunc:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:233    .text.reg_wizchip_cris_cbfunc:00000000 reg_wizchip_cris_cbfunc
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:265    .text.reg_wizchip_cris_cbfunc:00000018 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:272    .text.reg_wizchip_cs_cbfunc:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:279    .text.reg_wizchip_cs_cbfunc:00000000 reg_wizchip_cs_cbfunc
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:311    .text.reg_wizchip_cs_cbfunc:00000018 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:318    .text.reg_wizchip_bus_cbfunc:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:325    .text.reg_wizchip_bus_cbfunc:00000000 reg_wizchip_bus_cbfunc
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:370    .text.reg_wizchip_bus_cbfunc:00000020 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:377    .text.reg_wizchip_spi_cbfunc:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:384    .text.reg_wizchip_spi_cbfunc:00000000 reg_wizchip_spi_cbfunc
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:429    .text.reg_wizchip_spi_cbfunc:00000020 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:436    .text.reg_wizchip_spiburst_cbfunc:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:443    .text.reg_wizchip_spiburst_cbfunc:00000000 reg_wizchip_spiburst_cbfunc
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:488    .text.reg_wizchip_spiburst_cbfunc:00000020 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:495    .text.ctlnetwork:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:502    .text.ctlnetwork:00000000 ctlnetwork
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:525    .text.ctlnetwork:0000000e $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:531    .text.ctlnetwork:00000014 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:806    .text.ctlnetwork:00000120 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:812    .text.wizchip_sw_reset:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:819    .text.wizchip_sw_reset:00000000 wizchip_sw_reset
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:903    .text.wizchip_init:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:910    .text.wizchip_init:00000000 wizchip_init
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1272   .text.wizchip_clrinterrupt:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1279   .text.wizchip_clrinterrupt:00000000 wizchip_clrinterrupt
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1472   .text.wizchip_getinterrupt:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1479   .text.wizchip_getinterrupt:00000000 wizchip_getinterrupt
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1529   .text.wizchip_setinterruptmask:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1536   .text.wizchip_setinterruptmask:00000000 wizchip_setinterruptmask
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1578   .text.wizchip_getinterruptmask:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1585   .text.wizchip_getinterruptmask:00000000 wizchip_getinterruptmask
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1628   .text.wizphy_getphylink:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1635   .text.wizphy_getphylink:00000000 wizphy_getphylink
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1664   .text.wizphy_getphypmode:00000000 $t
ARM GAS  C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s 			page 90


C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1671   .text.wizphy_getphypmode:00000000 wizphy_getphypmode
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1703   .text.wizphy_reset:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1710   .text.wizphy_reset:00000000 wizphy_reset
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1761   .text.wizphy_setphyconf:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1768   .text.wizphy_setphyconf:00000000 wizphy_setphyconf
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1891   .text.wizphy_getphyconf:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:1898   .text.wizphy_getphyconf:00000000 wizphy_getphyconf
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2000   .text.wizphy_getphystat:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2007   .text.wizphy_getphystat:00000000 wizphy_getphystat
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2046   .text.wizphy_setphypmode:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2053   .text.wizphy_setphypmode:00000000 wizphy_setphypmode
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2226   .text.ctlwizchip:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2233   .text.ctlwizchip:00000000 ctlwizchip
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2258   .text.ctlwizchip:0000000e $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2274   .text.ctlwizchip:0000001e $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2842   .text.ctlwizchip:000001f8 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2847   .text.wizchip_setnetinfo:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2854   .text.wizchip_setnetinfo:00000000 wizchip_setnetinfo
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2921   .text.wizchip_setnetinfo:00000048 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2927   .text.wizchip_getnetinfo:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:2934   .text.wizchip_getnetinfo:00000000 wizchip_getnetinfo
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3013   .text.wizchip_getnetinfo:00000054 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3019   .text.wizchip_setnetmode:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3026   .text.wizchip_setnetmode:00000000 wizchip_setnetmode
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3081   .text.wizchip_getnetmode:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3088   .text.wizchip_getnetmode:00000000 wizchip_getnetmode
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3104   .text.wizchip_settimeout:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3111   .text.wizchip_settimeout:00000000 wizchip_settimeout
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3157   .text.wizchip_gettimeout:00000000 $t
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3164   .text.wizchip_gettimeout:00000000 wizchip_gettimeout
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3227   .data.WIZCHIP:00000000 WIZCHIP
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3213   .bss._DHCP_:00000000 _DHCP_
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3214   .bss._DHCP_:00000000 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3216   .bss._DNS_:00000000 $d
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3220   .bss._DNS_:00000000 _DNS_
C:\Users\clay0\AppData\Local\Temp\cc1I5I0q.s:3223   .data.WIZCHIP:00000000 $d

UNDEFINED SYMBOLS
WIZCHIP_READ
WIZCHIP_WRITE_BUF
WIZCHIP_READ_BUF
WIZCHIP_WRITE
