MIG: 15:02:39 : Running customizer.xit
MIG: 15:02:39 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:02:39 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /tmp/.Xil_andrewandrepowell2/Vivado-5007-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0
MIG: 15:02:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:39 : outputDirectory: /tmp/.Xil_andrewandrepowell2/Vivado-5007-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/_tmp/
MIG: 15:02:39 : vivado_mode: xpg_bd
MIG: 15:02:39 :  locked false  
MIG: 15:02:39 : HDL Language: Verilog
MIG: 15:02:39 : compInfo: false
MIG: 15:02:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:02:39 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:02:39 : I am in catch area
MIG: 15:02:39 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /tmp/.Xil_andrewandrepowell2/Vivado-5007-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /tmp/.Xil_andrewandrepowell2/Vivado-5007-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:08:01 : Prasad before: xmlPropertyPrj -- .prj
MIG: 15:08:01 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 15:08:01 : XML_INPUT_FILE: /tmp/.Xil_andrewandrepowell2/Vivado-5007-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:08:01 : Component_Name: block_design_mig_7series_0_0
MIG: 15:08:01 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:08:01 : Moving block_design_mig_7series_0_0 ...
MIG: 15:08:01 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:08:01 : Sending back 0
MIG: 15:08:01 : xml_input_file: mig_a.prj
MIG: 15:08:01 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:08:01 : xml_input_file: mig_a.prj
MIG: 15:08:01 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:08:01 : In updateAllModelParams
MIG: 15:08:01 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:08:01 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:08:01 : XGUI hdlLanguage: Verilog
MIG: 15:08:01 : xgui vivado_mode: xpg_bd
MIG: 15:08:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:08:01 : Reading /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 15:08:02 : 1
MIG: 15:08:02 : Inside fn mem: DDR2
MIG: 15:08:02 : QDRII+ Inside fn ui: 83250000
MIG: 15:08:02 : cntrl:  memtype: DDR2
MIG: 15:08:02 : 1200
MIG: 15:08:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:08:02 : DDR2
MIG: 15:08:02 : 1
MIG: 15:08:02 : 83250000
MIG: 15:08:02 : 
MIG: 15:08:02 :  polarity_value: 1
MIG: 15:08:02 : 
MIG: 15:08:02 : 
MIG: 15:08:02 : cntrl:  memtype: DDR2
MIG: 15:08:02 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:08:02 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:08:02 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:08:02 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:08:02 : 2
MIG: 15:08:02 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:08:02 : 16
MIG: 15:08:02 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:08:02 : 2
MIG: 15:08:02 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:08:02 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: ECC ==> OFF
MIG: 15:08:02 : 16
MIG: 15:08:02 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:08:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:08:02 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:08:02 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:08:02 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:08:02 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:08:02 : 13
MIG: 15:08:02 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:08:02 : 27
MIG: 15:08:02 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:08:02 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:08:02 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:08:02 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:08:02 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:08:02 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:08:02 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:08:02 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:08:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:08:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:08:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:08:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:08:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:08:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4875
MIG: 15:08:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:08:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:08:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:08:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:08:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:08:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:08:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:08:02 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:08:02 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:08:02 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:08:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:08:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:08:02 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:08:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:08:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:08:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:08:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:08:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:08:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:08:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:08:02 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:08:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:08:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:08:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:08:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:08:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:08:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:08:02 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:08:02 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:08:02 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:08:02 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:08:02 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:08:02 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:08:02 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:08:02 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:08:02 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:08:02 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:08:02 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:08:02 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:08:02 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:08:02 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:08:02 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:08:02 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:08:02 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:08:02 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:08:02 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:08:02 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:08:02 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:08:02 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:08:02 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:08:02 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 15:08:02 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:08:02 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:08:02 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:08:02 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:08:02 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:08:02 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:08:02 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:08:02 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:08:02 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:08:02 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:08:02 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:08:02 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:08:02 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:08:02 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:08:02 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 15:08:02 : 4
MIG: 15:08:02 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:08:02 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:08:02 : 3
MIG: 15:08:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:08:02 : 134217728
MIG: 15:08:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:08:02 : 64
MIG: 15:08:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:08:02 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:08:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:08:02 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:08:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:08:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:08:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:08:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:08:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:08:02 : 
MIG: 15:08:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:08:02 : 
MIG: 15:08:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:08:02 : NOBUF
MIG: 15:08:02 : NOBUF
MIG: 15:08:02 : 
MIG: 15:08:02 : Same Interface
MIG: 15:21:14 : xml_input_file: mig_a.prj
MIG: 15:21:14 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:21:14 : In updateAllModelParams
MIG: 15:21:14 : XGUI hdlLanguage: Verilog
MIG: 15:21:14 : xgui vivado_mode: xpg_bd
MIG: 15:21:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:21:14 : Reading /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 15:21:15 : 
MIG: 15:21:15 : Inside fn mem: DDR2
MIG: 15:21:15 : QDRII+ Inside fn ui: 83250000
MIG: 15:21:15 : cntrl:  memtype: DDR2
MIG: 15:21:15 : 
MIG: 15:21:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:21:15 : 
MIG: 15:21:15 : 
MIG: 15:21:15 : 
MIG: 15:21:15 : 
MIG: 15:21:15 :  polarity_value: 1
MIG: 15:21:15 : 
MIG: 15:21:15 : 
MIG: 15:21:15 : cntrl:  memtype: DDR2
MIG: 15:21:15 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:21:15 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:21:15 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:21:15 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:21:15 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: ECC ==> OFF
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:21:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:21:15 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:21:15 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:21:15 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:21:15 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:21:15 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:21:15 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:21:15 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:21:15 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:21:15 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:21:15 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:21:15 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:21:15 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:21:15 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:21:15 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:21:15 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:21:15 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:21:15 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4875
MIG: 15:21:15 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:21:15 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:21:15 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:21:15 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:21:15 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:21:15 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:21:15 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:21:15 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:21:15 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:21:15 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:21:15 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:21:15 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:21:15 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:21:15 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:21:15 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:21:15 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:21:15 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:21:15 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:21:15 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:21:15 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:21:15 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:21:15 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:21:15 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:21:15 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:21:15 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:21:15 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:21:15 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:21:15 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:21:15 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:21:15 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:21:15 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:21:15 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:21:15 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:21:15 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:21:15 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:21:15 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:21:15 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:21:15 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:21:15 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:21:15 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:21:15 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:21:15 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:21:15 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:21:15 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:21:15 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:21:15 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:21:15 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:21:15 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:21:15 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:21:15 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:21:15 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 15:21:15 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:21:15 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:21:15 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:21:15 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:21:15 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:21:15 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:21:15 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:21:15 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:21:15 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:21:15 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:21:15 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:21:15 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:21:15 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:21:15 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:21:15 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:21:15 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:21:15 : 1
MIG: 15:21:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:21:15 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:21:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:21:15 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:21:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:21:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:21:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:21:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:21:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:21:15 : 
MIG: 15:21:15 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:21:15 : 
MIG: 15:21:15 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:21:15 : 
MIG: 15:21:15 : 
MIG: 15:21:15 : 
MIG: 15:21:15 : Same Interface
MIG: 15:21:15 : xml_input_file: mig_a.prj
MIG: 15:21:15 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:25:01 : Running synthesis.xit
MIG: 15:25:01 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:25:01 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:25:01 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>3</C0_S_AXI_ID_WIDTH> 
MIG: 15:25:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:25:01 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:25:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:25:01 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:25:01 : vivado_mode: xpg_bd
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 1
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 : isPortInterface: 0
MIG: 15:25:01 :  locked false  
MIG: 15:25:01 : HDL Language: Verilog
MIG: 15:25:01 : compInfo: false
MIG: 15:25:01 : Vivado Options xc7a100t csg324 -1
MIG: 15:25:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:25:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:25:01 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:25:01 : I am in catch area
MIG: 15:25:01 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:25:12 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:25:12 : Component_Name: block_design_mig_7series_0_0
MIG: 15:25:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:25:12 : Moving block_design_mig_7series_0_0 ...
MIG: 15:25:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:25:12 : Running vlog_synth_rpr.xit
MIG: 15:25:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:25:12 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:25:12 : Running simulation.xit
MIG: 15:25:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:25:12 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:25:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:25:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:25:12 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:25:12 : Running implementation.xit
MIG: 15:25:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:25:12 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:49:24 : xml_input_file: mig_a.prj
MIG: 15:49:24 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:49:24 : xml_input_file: mig_a.prj
MIG: 15:49:24 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:49:40 : Running synthesis.xit
MIG: 15:49:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:49:40 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:49:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:49:40 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:49:40 : vivado_mode: xpg_bd
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 1
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 : isPortInterface: 0
MIG: 15:49:40 :  locked false  
MIG: 15:49:40 : HDL Language: Verilog
MIG: 15:49:40 : compInfo: false
MIG: 15:49:40 : Vivado Options xc7a100t csg324 -1
MIG: 15:49:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:49:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:49:40 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:49:40 : I am in catch area
MIG: 15:49:40 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:49:50 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:49:50 : Component_Name: block_design_mig_7series_0_0
MIG: 15:49:50 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:49:50 : Moving block_design_mig_7series_0_0 ...
MIG: 15:49:50 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:49:51 : Running vhdl_synth_rpr.xit
MIG: 15:49:51 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:49:51 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:49:51 : Running simulation.xit
MIG: 15:49:51 : ################# RUNNING MIG BATCH ###################
MIG: 15:49:51 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:49:51 : synp_flow:  -- synthesis_mode: Other
MIG: 15:49:51 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:49:51 : vivado_mode: xpg_bd
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 1
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 : isPortInterface: 0
MIG: 15:49:51 :  locked false  
MIG: 15:49:51 : HDL Language: Verilog
MIG: 15:49:51 : compInfo: false
MIG: 15:49:51 : Vivado Options xc7a100t csg324 -1
MIG: 15:49:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:49:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:49:51 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:49:51 : I am in catch area
MIG: 15:49:51 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:50:02 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 15:50:02 : Component_Name: block_design_mig_7series_0_0
MIG: 15:50:02 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:50:02 : Moving block_design_mig_7series_0_0 ...
MIG: 15:50:02 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:50:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:50:02 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:50:02 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 15:50:02 : Running implementation.xit
MIG: 15:50:02 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:50:02 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:14:43 : Running synthesis.xit
MIG: 17:14:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:14:43 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:14:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:14:43 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:14:43 : vivado_mode: xpg_bd
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 1
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 : isPortInterface: 0
MIG: 17:14:43 :  locked false  
MIG: 17:14:43 : HDL Language: Verilog
MIG: 17:14:43 : compInfo: false
MIG: 17:14:43 : Vivado Options xc7a100t csg324 -1
MIG: 17:14:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:14:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:14:43 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:14:43 : I am in catch area
MIG: 17:14:43 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:14:54 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 17:14:54 : Component_Name: block_design_mig_7series_0_0
MIG: 17:14:54 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:14:54 : Moving block_design_mig_7series_0_0 ...
MIG: 17:14:54 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:14:54 : Running vhdl_synth_rpr.xit
MIG: 17:14:54 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:14:54 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:14:54 : Running simulation.xit
MIG: 17:14:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:14:54 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:14:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:14:54 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:14:54 : vivado_mode: xpg_bd
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 1
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 : isPortInterface: 0
MIG: 17:14:54 :  locked false  
MIG: 17:14:54 : HDL Language: Verilog
MIG: 17:14:54 : compInfo: false
MIG: 17:14:54 : Vivado Options xc7a100t csg324 -1
MIG: 17:14:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:14:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:14:54 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:14:54 : I am in catch area
MIG: 17:14:54 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:15:05 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 17:15:05 : Component_Name: block_design_mig_7series_0_0
MIG: 17:15:05 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:15:05 : Moving block_design_mig_7series_0_0 ...
MIG: 17:15:05 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:15:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:15:05 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:15:05 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:15:05 : Running implementation.xit
MIG: 17:15:05 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:15:05 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:16:17 : Running synthesis.xit
MIG: 17:16:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:16:17 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:16:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:16:17 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:16:17 : vivado_mode: xpg_bd
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 1
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 : isPortInterface: 0
MIG: 17:16:17 :  locked false  
MIG: 17:16:17 : HDL Language: Verilog
MIG: 17:16:17 : compInfo: false
MIG: 17:16:17 : Vivado Options xc7a100t csg324 -1
MIG: 17:16:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:16:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:16:17 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:16:17 : I am in catch area
MIG: 17:16:17 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:16:28 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 17:16:28 : Component_Name: block_design_mig_7series_0_0
MIG: 17:16:28 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:16:28 : Moving block_design_mig_7series_0_0 ...
MIG: 17:16:28 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:16:28 : Running vhdl_synth_rpr.xit
MIG: 17:16:28 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:16:28 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:16:28 : Running simulation.xit
MIG: 17:16:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:16:28 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:16:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:16:28 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:16:28 : vivado_mode: xpg_bd
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 1
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 : isPortInterface: 0
MIG: 17:16:28 :  locked false  
MIG: 17:16:28 : HDL Language: Verilog
MIG: 17:16:28 : compInfo: false
MIG: 17:16:28 : Vivado Options xc7a100t csg324 -1
MIG: 17:16:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:16:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:16:28 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:16:28 : I am in catch area
MIG: 17:16:28 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:16:39 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 17:16:39 : Component_Name: block_design_mig_7series_0_0
MIG: 17:16:39 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:16:39 : Moving block_design_mig_7series_0_0 ...
MIG: 17:16:39 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:16:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:16:39 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:16:39 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:16:39 : Running implementation.xit
MIG: 17:16:39 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:16:39 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:32:54 : Running synthesis.xit
MIG: 17:32:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:32:54 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:32:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:32:54 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:32:54 : vivado_mode: xpg_bd
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 1
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 : isPortInterface: 0
MIG: 17:32:54 :  locked false  
MIG: 17:32:54 : HDL Language: Verilog
MIG: 17:32:54 : compInfo: false
MIG: 17:32:54 : Vivado Options xc7a100t csg324 -1
MIG: 17:32:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:32:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:32:54 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:32:54 : I am in catch area
MIG: 17:32:54 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:04 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 17:33:04 : Component_Name: block_design_mig_7series_0_0
MIG: 17:33:04 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:33:04 : Moving block_design_mig_7series_0_0 ...
MIG: 17:33:04 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:05 : Running vhdl_synth_rpr.xit
MIG: 17:33:05 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:33:05 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:33:05 : Running simulation.xit
MIG: 17:33:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:05 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 17:33:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:05 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 17:33:05 : vivado_mode: xpg_bd
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 1
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 : isPortInterface: 0
MIG: 17:33:05 :  locked false  
MIG: 17:33:05 : HDL Language: Verilog
MIG: 17:33:05 : compInfo: false
MIG: 17:33:05 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:33:05 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:05 : I am in catch area
MIG: 17:33:05 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:16 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 17:33:16 : Component_Name: block_design_mig_7series_0_0
MIG: 17:33:16 : Moving block_design_mig_7series_0_0.veo ...
MIG: 17:33:16 : Moving block_design_mig_7series_0_0 ...
MIG: 17:33:16 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:33:16 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:33:16 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 17:33:16 : Running implementation.xit
MIG: 17:33:16 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 17:33:16 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 18:54:40 : Running synthesis.xit
MIG: 18:54:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:40 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:54:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:40 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:54:40 : vivado_mode: xpg_bd
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 1
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 : isPortInterface: 0
MIG: 18:54:40 :  locked false  
MIG: 18:54:40 : HDL Language: Verilog
MIG: 18:54:40 : compInfo: false
MIG: 18:54:40 : Vivado Options xc7a100t csg324 -1
MIG: 18:54:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:54:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:54:40 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:54:40 : I am in catch area
MIG: 18:54:40 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:54:51 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 18:54:51 : Component_Name: block_design_mig_7series_0_0
MIG: 18:54:51 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:54:51 : Moving block_design_mig_7series_0_0 ...
MIG: 18:54:51 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:54:51 : Running vhdl_synth_rpr.xit
MIG: 18:54:51 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:54:51 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 18:54:51 : Running simulation.xit
MIG: 18:54:51 : ################# RUNNING MIG BATCH ###################
MIG: 18:54:51 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:54:51 : synp_flow:  -- synthesis_mode: Other
MIG: 18:54:51 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:54:51 : vivado_mode: xpg_bd
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 1
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 : isPortInterface: 0
MIG: 18:54:51 :  locked false  
MIG: 18:54:51 : HDL Language: Verilog
MIG: 18:54:51 : compInfo: false
MIG: 18:54:51 : Vivado Options xc7a100t csg324 -1
MIG: 18:54:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:54:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:54:51 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:54:51 : I am in catch area
MIG: 18:54:51 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:55:02 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 18:55:02 : Component_Name: block_design_mig_7series_0_0
MIG: 18:55:02 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:55:02 : Moving block_design_mig_7series_0_0 ...
MIG: 18:55:02 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:55:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:55:02 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:55:02 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 18:55:02 : Running implementation.xit
MIG: 18:55:02 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:55:02 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:24:50 : Running synthesis.xit
MIG: 10:24:50 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:50 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:24:50 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:50 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:24:50 : vivado_mode: xpg_bd
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 1
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 : isPortInterface: 0
MIG: 10:24:50 :  locked false  
MIG: 10:24:50 : HDL Language: Verilog
MIG: 10:24:50 : compInfo: false
MIG: 10:24:50 : Vivado Options xc7a100t csg324 -1
MIG: 10:24:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:24:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:24:50 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:24:50 : I am in catch area
MIG: 10:24:50 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:25:02 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 10:25:02 : Component_Name: block_design_mig_7series_0_0
MIG: 10:25:02 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:25:02 : Moving block_design_mig_7series_0_0 ...
MIG: 10:25:02 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:25:02 : Running vhdl_synth_rpr.xit
MIG: 10:25:02 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:25:02 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:25:02 : Running simulation.xit
MIG: 10:25:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:25:02 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:25:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:25:02 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:25:02 : vivado_mode: xpg_bd
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 1
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 : isPortInterface: 0
MIG: 10:25:02 :  locked false  
MIG: 10:25:02 : HDL Language: Verilog
MIG: 10:25:02 : compInfo: false
MIG: 10:25:02 : Vivado Options xc7a100t csg324 -1
MIG: 10:25:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:25:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:25:02 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:25:02 : I am in catch area
MIG: 10:25:02 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:25:13 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 10:25:13 : Component_Name: block_design_mig_7series_0_0
MIG: 10:25:13 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:25:13 : Moving block_design_mig_7series_0_0 ...
MIG: 10:25:13 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:25:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:25:13 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:25:13 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:25:13 : Running implementation.xit
MIG: 10:25:13 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:25:13 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:27:09 : Running synthesis.xit
MIG: 10:27:09 : ################# RUNNING MIG BATCH ###################
MIG: 10:27:09 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:27:09 : synp_flow:  -- synthesis_mode: Other
MIG: 10:27:09 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:27:09 : vivado_mode: xpg_bd
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 1
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 : isPortInterface: 0
MIG: 10:27:09 :  locked false  
MIG: 10:27:09 : HDL Language: Verilog
MIG: 10:27:09 : compInfo: false
MIG: 10:27:09 : Vivado Options xc7a100t csg324 -1
MIG: 10:27:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:27:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:27:09 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:27:09 : I am in catch area
MIG: 10:27:09 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:27:20 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 10:27:20 : Component_Name: block_design_mig_7series_0_0
MIG: 10:27:20 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:27:20 : Moving block_design_mig_7series_0_0 ...
MIG: 10:27:20 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:27:20 : Running vhdl_synth_rpr.xit
MIG: 10:27:20 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:27:20 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:27:20 : Running simulation.xit
MIG: 10:27:20 : ################# RUNNING MIG BATCH ###################
MIG: 10:27:20 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:27:20 : synp_flow:  -- synthesis_mode: Other
MIG: 10:27:20 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:27:20 : vivado_mode: xpg_bd
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 1
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 : isPortInterface: 0
MIG: 10:27:20 :  locked false  
MIG: 10:27:20 : HDL Language: Verilog
MIG: 10:27:20 : compInfo: false
MIG: 10:27:20 : Vivado Options xc7a100t csg324 -1
MIG: 10:27:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:27:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:27:20 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:27:20 : I am in catch area
MIG: 10:27:20 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:27:31 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 10:27:31 : Component_Name: block_design_mig_7series_0_0
MIG: 10:27:31 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:27:31 : Moving block_design_mig_7series_0_0 ...
MIG: 10:27:31 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:27:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:27:31 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:27:31 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:27:31 : Running implementation.xit
MIG: 10:27:32 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:27:32 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:55:56 : Running synthesis.xit
MIG: 10:55:56 : ################# RUNNING MIG BATCH ###################
MIG: 10:55:56 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:55:56 : synp_flow:  -- synthesis_mode: Other
MIG: 10:55:56 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:55:56 : vivado_mode: xpg_bd
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 1
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 : isPortInterface: 0
MIG: 10:55:56 :  locked false  
MIG: 10:55:56 : HDL Language: Verilog
MIG: 10:55:56 : compInfo: false
MIG: 10:55:56 : Vivado Options xc7a100t csg324 -1
MIG: 10:55:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:55:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:55:56 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:55:56 : I am in catch area
MIG: 10:55:56 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:56:07 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 10:56:07 : Component_Name: block_design_mig_7series_0_0
MIG: 10:56:07 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:56:07 : Moving block_design_mig_7series_0_0 ...
MIG: 10:56:07 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:56:07 : Running vhdl_synth_rpr.xit
MIG: 10:56:07 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:56:07 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:56:07 : Running simulation.xit
MIG: 10:56:07 : ################# RUNNING MIG BATCH ###################
MIG: 10:56:07 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 10:56:07 : synp_flow:  -- synthesis_mode: Other
MIG: 10:56:07 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 10:56:07 : vivado_mode: xpg_bd
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 1
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 : isPortInterface: 0
MIG: 10:56:07 :  locked false  
MIG: 10:56:07 : HDL Language: Verilog
MIG: 10:56:07 : compInfo: false
MIG: 10:56:07 : Vivado Options xc7a100t csg324 -1
MIG: 10:56:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:56:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:56:07 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:56:07 : I am in catch area
MIG: 10:56:07 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 10:56:18 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 10:56:18 : Component_Name: block_design_mig_7series_0_0
MIG: 10:56:18 : Moving block_design_mig_7series_0_0.veo ...
MIG: 10:56:18 : Moving block_design_mig_7series_0_0 ...
MIG: 10:56:18 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 10:56:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:56:18 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:56:18 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 10:56:18 : Running implementation.xit
MIG: 10:56:18 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 10:56:18 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:09:23 : Running synthesis.xit
MIG: 11:09:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:09:23 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:09:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:09:23 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:09:23 : vivado_mode: xpg_bd
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 1
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 : isPortInterface: 0
MIG: 11:09:23 :  locked false  
MIG: 11:09:23 : HDL Language: Verilog
MIG: 11:09:23 : compInfo: false
MIG: 11:09:23 : Vivado Options xc7a100t csg324 -1
MIG: 11:09:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:09:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:09:23 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:09:23 : I am in catch area
MIG: 11:09:23 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:09:34 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:09:34 : Component_Name: block_design_mig_7series_0_0
MIG: 11:09:34 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:09:34 : Moving block_design_mig_7series_0_0 ...
MIG: 11:09:34 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:09:34 : Running vhdl_synth_rpr.xit
MIG: 11:09:34 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:09:34 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:09:34 : Running simulation.xit
MIG: 11:09:34 : ################# RUNNING MIG BATCH ###################
MIG: 11:09:34 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:09:34 : synp_flow:  -- synthesis_mode: Other
MIG: 11:09:34 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:09:34 : vivado_mode: xpg_bd
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 1
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 : isPortInterface: 0
MIG: 11:09:34 :  locked false  
MIG: 11:09:34 : HDL Language: Verilog
MIG: 11:09:34 : compInfo: false
MIG: 11:09:34 : Vivado Options xc7a100t csg324 -1
MIG: 11:09:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:09:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:09:34 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:09:34 : I am in catch area
MIG: 11:09:34 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:09:45 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:09:45 : Component_Name: block_design_mig_7series_0_0
MIG: 11:09:45 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:09:45 : Moving block_design_mig_7series_0_0 ...
MIG: 11:09:45 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:09:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:09:45 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:09:45 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:09:45 : Running implementation.xit
MIG: 11:09:45 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:09:45 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:23:46 : Running synthesis.xit
MIG: 11:23:46 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:46 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:23:46 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:46 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:23:46 : vivado_mode: xpg_bd
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 1
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 : isPortInterface: 0
MIG: 11:23:46 :  locked false  
MIG: 11:23:46 : HDL Language: Verilog
MIG: 11:23:46 : compInfo: false
MIG: 11:23:46 : Vivado Options xc7a100t csg324 -1
MIG: 11:23:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:23:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:23:46 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:23:46 : I am in catch area
MIG: 11:23:46 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:23:57 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:23:57 : Component_Name: block_design_mig_7series_0_0
MIG: 11:23:57 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:23:57 : Moving block_design_mig_7series_0_0 ...
MIG: 11:23:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:23:57 : Running vhdl_synth_rpr.xit
MIG: 11:23:57 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:23:57 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:23:57 : Running simulation.xit
MIG: 11:23:58 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:58 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:23:58 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:58 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:23:58 : vivado_mode: xpg_bd
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 1
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 : isPortInterface: 0
MIG: 11:23:58 :  locked false  
MIG: 11:23:58 : HDL Language: Verilog
MIG: 11:23:58 : compInfo: false
MIG: 11:23:58 : Vivado Options xc7a100t csg324 -1
MIG: 11:23:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:23:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:23:58 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:23:58 : I am in catch area
MIG: 11:23:58 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:24:09 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:24:09 : Component_Name: block_design_mig_7series_0_0
MIG: 11:24:09 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:24:09 : Moving block_design_mig_7series_0_0 ...
MIG: 11:24:09 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:24:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:24:09 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:24:09 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:24:09 : Running implementation.xit
MIG: 11:24:09 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:24:09 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:38:33 : Running synthesis.xit
MIG: 11:38:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:38:33 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:38:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:38:33 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:38:33 : vivado_mode: xpg_bd
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 1
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 : isPortInterface: 0
MIG: 11:38:33 :  locked false  
MIG: 11:38:33 : HDL Language: Verilog
MIG: 11:38:33 : compInfo: false
MIG: 11:38:33 : Vivado Options xc7a100t csg324 -1
MIG: 11:38:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:38:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:38:33 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:38:33 : I am in catch area
MIG: 11:38:33 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:38:44 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:38:44 : Component_Name: block_design_mig_7series_0_0
MIG: 11:38:44 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:38:44 : Moving block_design_mig_7series_0_0 ...
MIG: 11:38:44 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:38:44 : Running vhdl_synth_rpr.xit
MIG: 11:38:44 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:38:44 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:38:44 : Running simulation.xit
MIG: 11:38:45 : ################# RUNNING MIG BATCH ###################
MIG: 11:38:45 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:38:45 : synp_flow:  -- synthesis_mode: Other
MIG: 11:38:45 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:38:45 : vivado_mode: xpg_bd
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 1
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 : isPortInterface: 0
MIG: 11:38:45 :  locked false  
MIG: 11:38:45 : HDL Language: Verilog
MIG: 11:38:45 : compInfo: false
MIG: 11:38:45 : Vivado Options xc7a100t csg324 -1
MIG: 11:38:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:38:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:38:45 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:38:45 : I am in catch area
MIG: 11:38:45 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:38:56 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:38:56 : Component_Name: block_design_mig_7series_0_0
MIG: 11:38:56 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:38:56 : Moving block_design_mig_7series_0_0 ...
MIG: 11:38:56 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:38:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:38:56 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:38:56 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:38:56 : Running implementation.xit
MIG: 11:38:56 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:38:56 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:58:48 : Running synthesis.xit
MIG: 11:58:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:48 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:58:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:48 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:58:48 : vivado_mode: xpg_bd
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 1
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 : isPortInterface: 0
MIG: 11:58:48 :  locked false  
MIG: 11:58:48 : HDL Language: Verilog
MIG: 11:58:48 : compInfo: false
MIG: 11:58:48 : Vivado Options xc7a100t csg324 -1
MIG: 11:58:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:58:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:48 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:58:48 : I am in catch area
MIG: 11:58:48 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:00 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:59:00 : Component_Name: block_design_mig_7series_0_0
MIG: 11:59:00 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:59:00 : Moving block_design_mig_7series_0_0 ...
MIG: 11:59:00 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:00 : Running vhdl_synth_rpr.xit
MIG: 11:59:00 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:59:00 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:59:00 : Running simulation.xit
MIG: 11:59:00 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:00 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 11:59:00 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:00 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 11:59:00 : vivado_mode: xpg_bd
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 1
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 : isPortInterface: 0
MIG: 11:59:00 :  locked false  
MIG: 11:59:00 : HDL Language: Verilog
MIG: 11:59:00 : compInfo: false
MIG: 11:59:00 : Vivado Options xc7a100t csg324 -1
MIG: 11:59:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:59:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:59:00 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:59:00 : I am in catch area
MIG: 11:59:00 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:12 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_a.prj
MIG: 11:59:12 : Component_Name: block_design_mig_7series_0_0
MIG: 11:59:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 11:59:12 : Moving block_design_mig_7series_0_0 ...
MIG: 11:59:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:59:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:59:12 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 11:59:12 : Running implementation.xit
MIG: 11:59:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 11:59:12 : IGN:         <InputClkFreq>205.128</InputClkFreq> <==>         <InputClkFreq>205.128</InputClkFreq> 
MIG: 12:51:47 : Running customizer.xit
MIG: 12:51:47 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:51:47 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/andrewandrepowell2/.Xil/Vivado-10531-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0
MIG: 12:51:47 : synp_flow:  -- synthesis_mode: Other
MIG: 12:51:47 : outputDirectory: /home/andrewandrepowell2/.Xil/Vivado-10531-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/_tmp/
MIG: 12:51:47 : vivado_mode: xpg_bd
MIG: 12:51:47 :  locked false  
MIG: 12:51:47 : HDL Language: Verilog
MIG: 12:51:47 : compInfo: false
MIG: 12:51:47 : Vivado Options xc7a100t csg324 -1
MIG: 12:51:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:51:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:51:47 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:51:47 : I am in catch area
MIG: 12:51:47 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/andrewandrepowell2/.Xil/Vivado-10531-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /home/andrewandrepowell2/.Xil/Vivado-10531-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:52:57 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 12:52:57 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 12:52:57 : XML_INPUT_FILE: /home/andrewandrepowell2/.Xil/Vivado-10531-andrewandrepowell2-desktop/coregen/block_design_mig_7series_0_0/mig_b.prj
MIG: 12:52:57 : Component_Name: block_design_mig_7series_0_0
MIG: 12:52:57 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:52:57 : Moving block_design_mig_7series_0_0 ...
MIG: 12:52:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:57 : Sending back 0
MIG: 12:52:57 : xml_input_file: mig_b.prj
MIG: 12:52:57 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 12:52:57 : xml_input_file: mig_b.prj
MIG: 12:52:57 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 12:52:57 : In updateAllModelParams
MIG: 12:52:57 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:52:57 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 12:52:57 : XGUI hdlLanguage: Verilog
MIG: 12:52:57 : xgui vivado_mode: xpg_bd
MIG: 12:52:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:52:57 : Reading /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 12:52:58 : 
MIG: 12:52:58 : Inside fn mem: DDR2
MIG: 12:52:58 : QDRII+ Inside fn ui: 83250000
MIG: 12:52:58 : cntrl:  memtype: DDR2
MIG: 12:52:58 : 
MIG: 12:52:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:52:58 : 
MIG: 12:52:58 : 
MIG: 12:52:58 : 
MIG: 12:52:58 : 
MIG: 12:52:58 :  polarity_value: 1
MIG: 12:52:58 : 
MIG: 12:52:58 : 
MIG: 12:52:58 : cntrl:  memtype: DDR2
MIG: 12:52:58 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:52:58 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:52:58 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:52:58 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:52:58 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: ECC ==> OFF
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:52:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:52:58 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:52:58 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:52:58 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:52:58 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:52:58 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:52:58 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:52:58 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:52:58 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:52:58 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:52:58 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:52:58 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:52:58 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:52:58 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:52:58 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:52:58 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:52:58 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:52:58 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4500
MIG: 12:52:58 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 12:52:58 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 12:52:58 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:52:58 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:52:58 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:52:58 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:52:58 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:52:58 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:52:58 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:52:58 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:52:58 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:52:58 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:52:58 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:52:58 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:52:58 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:52:58 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:52:58 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:52:58 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:52:58 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:52:58 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:52:58 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:52:58 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:52:58 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:52:58 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:52:58 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:52:58 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:52:58 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:52:58 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:52:58 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:52:58 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:52:58 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:52:58 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:52:58 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:52:58 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:52:58 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:52:58 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:52:58 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:52:58 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:52:58 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:52:58 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:52:58 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:52:58 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:52:58 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:52:58 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:52:58 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:52:58 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:52:58 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:52:58 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:52:58 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:52:58 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:52:58 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 12:52:58 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:52:58 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:52:58 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:52:58 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:52:58 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:52:58 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:52:58 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 12:52:58 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:52:58 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:52:58 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:52:58 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:52:58 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:52:58 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:52:58 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:52:58 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:52:58 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:52:58 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:52:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:52:58 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:52:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:52:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:52:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:52:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:52:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:52:58 : 
MIG: 12:52:58 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:52:58 : 
MIG: 12:52:58 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:52:58 : 
MIG: 12:52:58 : 
MIG: 12:52:58 : 
MIG: 12:52:58 : Same Interface
MIG: 12:54:09 : Running synthesis.xit
MIG: 12:54:09 : ################# RUNNING MIG BATCH ###################
MIG: 12:54:09 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:54:09 : synp_flow:  -- synthesis_mode: Other
MIG: 12:54:09 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:54:09 : vivado_mode: xpg_bd
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 1
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 : isPortInterface: 0
MIG: 12:54:09 :  locked false  
MIG: 12:54:09 : HDL Language: Verilog
MIG: 12:54:09 : compInfo: false
MIG: 12:54:09 : Vivado Options xc7a100t csg324 -1
MIG: 12:54:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:54:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:54:09 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:54:09 : I am in catch area
MIG: 12:54:09 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:54:21 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 12:54:21 : Component_Name: block_design_mig_7series_0_0
MIG: 12:54:21 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:54:21 : Moving block_design_mig_7series_0_0 ...
MIG: 12:54:21 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:54:21 : Running vhdl_synth_rpr.xit
MIG: 12:54:21 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:54:21 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 12:54:21 : Running simulation.xit
MIG: 12:54:21 : ################# RUNNING MIG BATCH ###################
MIG: 12:54:21 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 12:54:21 : synp_flow:  -- synthesis_mode: Other
MIG: 12:54:21 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 12:54:21 : vivado_mode: xpg_bd
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 1
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 : isPortInterface: 0
MIG: 12:54:21 :  locked false  
MIG: 12:54:21 : HDL Language: Verilog
MIG: 12:54:21 : compInfo: false
MIG: 12:54:21 : Vivado Options xc7a100t csg324 -1
MIG: 12:54:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:54:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:54:21 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:54:21 : I am in catch area
MIG: 12:54:21 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 12:54:32 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 12:54:32 : Component_Name: block_design_mig_7series_0_0
MIG: 12:54:32 : Moving block_design_mig_7series_0_0.veo ...
MIG: 12:54:32 : Moving block_design_mig_7series_0_0 ...
MIG: 12:54:32 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 12:54:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:54:33 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:54:33 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 12:54:33 : Running implementation.xit
MIG: 12:54:33 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 12:54:33 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 14:17:35 : Running synthesis.xit
MIG: 14:17:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:35 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:17:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:35 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:17:35 : vivado_mode: xpg_bd
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 1
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 : isPortInterface: 0
MIG: 14:17:35 :  locked false  
MIG: 14:17:35 : HDL Language: Verilog
MIG: 14:17:35 : compInfo: false
MIG: 14:17:35 : Vivado Options xc7a100t csg324 -1
MIG: 14:17:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:17:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:35 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:17:35 : I am in catch area
MIG: 14:17:35 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:46 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 14:17:46 : Component_Name: block_design_mig_7series_0_0
MIG: 14:17:46 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:17:46 : Moving block_design_mig_7series_0_0 ...
MIG: 14:17:46 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:46 : Running vhdl_synth_rpr.xit
MIG: 14:17:46 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:17:46 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 14:17:46 : Running simulation.xit
MIG: 14:17:46 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:46 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:17:46 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:46 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:17:46 : vivado_mode: xpg_bd
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 1
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 : isPortInterface: 0
MIG: 14:17:46 :  locked false  
MIG: 14:17:46 : HDL Language: Verilog
MIG: 14:17:46 : compInfo: false
MIG: 14:17:46 : Vivado Options xc7a100t csg324 -1
MIG: 14:17:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:17:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:46 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:17:46 : I am in catch area
MIG: 14:17:46 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:57 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 14:17:57 : Component_Name: block_design_mig_7series_0_0
MIG: 14:17:57 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:17:57 : Moving block_design_mig_7series_0_0 ...
MIG: 14:17:57 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:17:58 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:17:58 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 14:17:58 : Running implementation.xit
MIG: 14:17:58 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:17:58 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:38:03 : Running synthesis.xit
MIG: 15:38:03 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:03 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:38:03 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:03 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:38:03 : vivado_mode: xpg_bd
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 1
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 : isPortInterface: 0
MIG: 15:38:03 :  locked false  
MIG: 15:38:03 : HDL Language: Verilog
MIG: 15:38:03 : compInfo: false
MIG: 15:38:03 : Vivado Options xc7a100t csg324 -1
MIG: 15:38:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:38:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:38:03 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:38:03 : I am in catch area
MIG: 15:38:03 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:14 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:38:14 : Component_Name: block_design_mig_7series_0_0
MIG: 15:38:14 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:38:14 : Moving block_design_mig_7series_0_0 ...
MIG: 15:38:14 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:14 : Running vhdl_synth_rpr.xit
MIG: 15:38:14 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:38:14 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:38:14 : Running simulation.xit
MIG: 15:38:14 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:14 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:38:14 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:14 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:38:14 : vivado_mode: xpg_bd
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 1
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 : isPortInterface: 0
MIG: 15:38:14 :  locked false  
MIG: 15:38:14 : HDL Language: Verilog
MIG: 15:38:14 : compInfo: false
MIG: 15:38:14 : Vivado Options xc7a100t csg324 -1
MIG: 15:38:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:38:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:38:14 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:38:14 : I am in catch area
MIG: 15:38:14 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:25 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:38:25 : Component_Name: block_design_mig_7series_0_0
MIG: 15:38:25 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:38:25 : Moving block_design_mig_7series_0_0 ...
MIG: 15:38:25 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:38:25 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:38:25 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:38:25 : Running implementation.xit
MIG: 15:38:25 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:38:25 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:39:07 : Running synthesis.xit
MIG: 15:39:07 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:07 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:39:07 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:07 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:39:07 : vivado_mode: xpg_bd
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 1
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 : isPortInterface: 0
MIG: 15:39:07 :  locked false  
MIG: 15:39:07 : HDL Language: Verilog
MIG: 15:39:07 : compInfo: false
MIG: 15:39:07 : Vivado Options xc7a100t csg324 -1
MIG: 15:39:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:39:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:07 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:39:07 : I am in catch area
MIG: 15:39:07 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:18 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:39:18 : Component_Name: block_design_mig_7series_0_0
MIG: 15:39:18 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:39:18 : Moving block_design_mig_7series_0_0 ...
MIG: 15:39:18 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:18 : Running vhdl_synth_rpr.xit
MIG: 15:39:18 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:39:18 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:39:18 : Running simulation.xit
MIG: 15:39:18 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:18 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:39:18 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:18 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:39:18 : vivado_mode: xpg_bd
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 1
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 :  locked false  
MIG: 15:39:18 : HDL Language: Verilog
MIG: 15:39:18 : compInfo: false
MIG: 15:39:18 : Vivado Options xc7a100t csg324 -1
MIG: 15:39:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:39:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:18 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:39:18 : I am in catch area
MIG: 15:39:18 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:29 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:39:29 : Component_Name: block_design_mig_7series_0_0
MIG: 15:39:29 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:39:29 : Moving block_design_mig_7series_0_0 ...
MIG: 15:39:29 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:39:30 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:39:30 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:39:30 : Running implementation.xit
MIG: 15:39:30 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:39:30 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:58:49 : Running synthesis.xit
MIG: 15:58:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:58:49 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:58:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:58:49 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:58:49 : vivado_mode: xpg_bd
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 1
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 : isPortInterface: 0
MIG: 15:58:49 :  locked false  
MIG: 15:58:49 : HDL Language: Verilog
MIG: 15:58:49 : compInfo: false
MIG: 15:58:49 : Vivado Options xc7a100t csg324 -1
MIG: 15:58:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:58:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:58:49 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:58:49 : I am in catch area
MIG: 15:58:49 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:59:00 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:59:00 : Component_Name: block_design_mig_7series_0_0
MIG: 15:59:00 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:59:00 : Moving block_design_mig_7series_0_0 ...
MIG: 15:59:00 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:59:01 : Running vhdl_synth_rpr.xit
MIG: 15:59:01 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:59:01 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:59:01 : Running simulation.xit
MIG: 15:59:01 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:59:01 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:59:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:59:01 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:59:01 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:59:01 : Running implementation.xit
MIG: 15:59:01 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:59:01 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 16:29:18 : xml_input_file: mig_b.prj
MIG: 16:29:18 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 16:29:18 : In updateAllModelParams
MIG: 16:29:18 : XGUI hdlLanguage: Verilog
MIG: 16:29:18 : xgui vivado_mode: xpg_bd
MIG: 16:29:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:29:18 : Reading /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/rtl/block_design_mig_7series_0_0_mig.v ...
MIG: 16:29:18 : 
MIG: 16:29:18 : Inside fn mem: DDR2
MIG: 16:29:18 : QDRII+ Inside fn ui: 83250000
MIG: 16:29:18 : cntrl:  memtype: DDR2
MIG: 16:29:18 : 
MIG: 16:29:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:29:18 : 
MIG: 16:29:18 : 
MIG: 16:29:18 : 
MIG: 16:29:18 : 
MIG: 16:29:18 :  polarity_value: 1
MIG: 16:29:18 : 
MIG: 16:29:18 : 
MIG: 16:29:18 : cntrl:  memtype: DDR2
MIG: 16:29:18 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:29:18 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:29:18 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:29:18 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:29:18 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: ECC ==> OFF
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:29:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:29:18 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:29:18 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:29:18 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:29:18 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:29:18 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:29:18 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:29:18 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:29:18 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:29:18 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:29:18 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:29:18 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:29:18 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:29:18 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:29:18 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:29:18 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:29:18 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:29:18 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4500
MIG: 16:29:18 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 16:29:18 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 16:29:18 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:29:18 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:29:18 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:29:18 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:29:18 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:29:18 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:29:18 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:29:18 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:29:18 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:29:18 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:29:18 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:29:18 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:29:18 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:29:18 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:29:18 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:29:18 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:29:18 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:29:18 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:29:18 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:29:18 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:29:18 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:29:18 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:29:18 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:29:18 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:29:18 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:29:18 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:29:18 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:29:18 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:29:18 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:29:18 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:29:18 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:29:18 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:29:18 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:29:18 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:29:18 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:29:18 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:29:18 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:29:18 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:29:18 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:29:18 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:29:18 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:29:18 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:29:18 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:29:18 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:29:18 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:29:18 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:29:18 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:29:18 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:29:18 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 16:29:18 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:29:18 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:29:18 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:29:18 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:29:18 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "BLOCK_DESIGN_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:29:18 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:29:18 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:29:18 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:29:18 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:29:18 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:29:18 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:29:18 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:29:18 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:29:18 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:29:18 :  Invalid Param: DDR2_tCK ==> 3000
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:29:18 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:29:18 : 2
MIG: 16:29:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:29:18 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:29:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:29:18 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:29:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:29:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:29:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:29:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:29:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:29:18 : 
MIG: 16:29:18 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:29:18 : 
MIG: 16:29:18 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:29:18 : 
MIG: 16:29:18 : 
MIG: 16:29:18 : 
MIG: 16:29:18 : Same Interface
MIG: 16:29:18 : xml_input_file: mig_b.prj
MIG: 16:29:18 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 16:38:30 : Running synthesis.xit
MIG: 16:38:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:30 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:38:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:30 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:38:30 : vivado_mode: xpg_bd
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 1
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 : isPortInterface: 0
MIG: 16:38:30 :  locked false  
MIG: 16:38:30 : HDL Language: Verilog
MIG: 16:38:30 : compInfo: false
MIG: 16:38:30 : Vivado Options xc7a100t csg324 -1
MIG: 16:38:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:38:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:30 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:38:30 : I am in catch area
MIG: 16:38:30 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:41 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 16:38:41 : Component_Name: block_design_mig_7series_0_0
MIG: 16:38:41 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:38:41 : Moving block_design_mig_7series_0_0 ...
MIG: 16:38:41 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:41 : Running vhdl_synth_rpr.xit
MIG: 16:38:41 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:38:41 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 16:38:42 : Running simulation.xit
MIG: 16:38:42 : ################# RUNNING MIG BATCH ###################
MIG: 16:38:42 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 16:38:42 : synp_flow:  -- synthesis_mode: Other
MIG: 16:38:42 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 16:38:42 : vivado_mode: xpg_bd
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 1
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 : isPortInterface: 0
MIG: 16:38:42 :  locked false  
MIG: 16:38:42 : HDL Language: Verilog
MIG: 16:38:42 : compInfo: false
MIG: 16:38:42 : Vivado Options xc7a100t csg324 -1
MIG: 16:38:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:38:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:38:42 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:38:42 : I am in catch area
MIG: 16:38:42 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 16:38:53 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 16:38:53 : Component_Name: block_design_mig_7series_0_0
MIG: 16:38:53 : Moving block_design_mig_7series_0_0.veo ...
MIG: 16:38:53 : Moving block_design_mig_7series_0_0 ...
MIG: 16:38:53 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 16:38:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:38:53 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:38:53 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 16:38:53 : Running implementation.xit
MIG: 16:38:53 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 16:38:53 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 18:02:18 : Running synthesis.xit
MIG: 18:02:18 : ################# RUNNING MIG BATCH ###################
MIG: 18:02:18 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:02:18 : synp_flow:  -- synthesis_mode: Other
MIG: 18:02:18 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:02:18 : vivado_mode: xpg_bd
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 1
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 : isPortInterface: 0
MIG: 18:02:18 :  locked false  
MIG: 18:02:18 : HDL Language: Verilog
MIG: 18:02:18 : compInfo: false
MIG: 18:02:18 : Vivado Options xc7a100t csg324 -1
MIG: 18:02:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:02:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:02:18 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:02:18 : I am in catch area
MIG: 18:02:18 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:02:30 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 18:02:30 : Component_Name: block_design_mig_7series_0_0
MIG: 18:02:30 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:02:30 : Moving block_design_mig_7series_0_0 ...
MIG: 18:02:30 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:02:30 : Running vhdl_synth_rpr.xit
MIG: 18:02:30 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:02:30 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 18:02:30 : Running simulation.xit
MIG: 18:02:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:02:30 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:02:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:02:30 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:02:30 : vivado_mode: xpg_bd
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 1
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 : isPortInterface: 0
MIG: 18:02:30 :  locked false  
MIG: 18:02:30 : HDL Language: Verilog
MIG: 18:02:30 : compInfo: false
MIG: 18:02:30 : Vivado Options xc7a100t csg324 -1
MIG: 18:02:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:02:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:02:30 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:02:30 : I am in catch area
MIG: 18:02:30 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:02:41 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 18:02:41 : Component_Name: block_design_mig_7series_0_0
MIG: 18:02:41 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:02:41 : Moving block_design_mig_7series_0_0 ...
MIG: 18:02:41 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:02:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:02:41 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:02:41 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 18:02:41 : Running implementation.xit
MIG: 18:02:41 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:02:41 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 18:20:00 : Running synthesis.xit
MIG: 18:20:00 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:00 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:20:00 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:00 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:20:00 : vivado_mode: xpg_bd
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 1
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 : isPortInterface: 0
MIG: 18:20:00 :  locked false  
MIG: 18:20:00 : HDL Language: Verilog
MIG: 18:20:00 : compInfo: false
MIG: 18:20:00 : Vivado Options xc7a100t csg324 -1
MIG: 18:20:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:20:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:20:00 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:20:00 : I am in catch area
MIG: 18:20:00 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:20:12 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 18:20:12 : Component_Name: block_design_mig_7series_0_0
MIG: 18:20:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:20:12 : Moving block_design_mig_7series_0_0 ...
MIG: 18:20:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:12 : Running vhdl_synth_rpr.xit
MIG: 18:20:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:20:12 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 18:20:12 : Running simulation.xit
MIG: 18:20:12 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:12 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 18:20:12 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:12 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 18:20:12 : vivado_mode: xpg_bd
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 1
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 : isPortInterface: 0
MIG: 18:20:12 :  locked false  
MIG: 18:20:12 : HDL Language: Verilog
MIG: 18:20:12 : compInfo: false
MIG: 18:20:12 : Vivado Options xc7a100t csg324 -1
MIG: 18:20:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:20:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:20:12 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:20:12 : I am in catch area
MIG: 18:20:12 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 18:20:23 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 18:20:23 : Component_Name: block_design_mig_7series_0_0
MIG: 18:20:23 : Moving block_design_mig_7series_0_0.veo ...
MIG: 18:20:23 : Moving block_design_mig_7series_0_0 ...
MIG: 18:20:23 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:20:24 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:20:24 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 18:20:24 : Running implementation.xit
MIG: 18:20:24 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 18:20:24 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 14:05:59 : xml_input_file: mig_b.prj
MIG: 14:05:59 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 14:05:59 : xml_input_file: mig_b.prj
MIG: 14:05:59 : Absolute path of xml_input_file: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 14:06:09 : Running synthesis.xit
MIG: 14:06:09 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:09 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:06:09 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:09 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:06:09 : vivado_mode: xpg_bd
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 1
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 : isPortInterface: 0
MIG: 14:06:09 :  locked false  
MIG: 14:06:09 : HDL Language: Verilog
MIG: 14:06:09 : compInfo: false
MIG: 14:06:09 : Vivado Options xc7a100t csg324 -1
MIG: 14:06:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:06:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:06:09 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:06:09 : I am in catch area
MIG: 14:06:09 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:06:21 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 14:06:21 : Component_Name: block_design_mig_7series_0_0
MIG: 14:06:21 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:06:21 : Moving block_design_mig_7series_0_0 ...
MIG: 14:06:21 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:06:21 : Running vhdl_synth_rpr.xit
MIG: 14:06:21 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:06:21 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 14:06:21 : Running simulation.xit
MIG: 14:06:21 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:21 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 14:06:21 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:21 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 14:06:21 : vivado_mode: xpg_bd
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 1
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 : isPortInterface: 0
MIG: 14:06:21 :  locked false  
MIG: 14:06:21 : HDL Language: Verilog
MIG: 14:06:21 : compInfo: false
MIG: 14:06:21 : Vivado Options xc7a100t csg324 -1
MIG: 14:06:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:06:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:06:21 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:06:21 : I am in catch area
MIG: 14:06:21 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 14:06:33 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 14:06:33 : Component_Name: block_design_mig_7series_0_0
MIG: 14:06:33 : Moving block_design_mig_7series_0_0.veo ...
MIG: 14:06:33 : Moving block_design_mig_7series_0_0 ...
MIG: 14:06:33 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 14:06:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:06:33 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:06:33 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 14:06:33 : Running implementation.xit
MIG: 14:06:33 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 14:06:33 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:37:17 : Running synthesis.xit
MIG: 15:37:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:37:17 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:37:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:37:17 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:37:17 : vivado_mode: xpg_bd
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 1
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 : isPortInterface: 0
MIG: 15:37:17 :  locked false  
MIG: 15:37:17 : HDL Language: Verilog
MIG: 15:37:17 : compInfo: false
MIG: 15:37:17 : Vivado Options xc7a100t csg324 -1
MIG: 15:37:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:37:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:37:17 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:37:17 : I am in catch area
MIG: 15:37:17 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:37:29 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:37:29 : Component_Name: block_design_mig_7series_0_0
MIG: 15:37:29 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:37:29 : Moving block_design_mig_7series_0_0 ...
MIG: 15:37:29 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:37:29 : Running vhdl_synth_rpr.xit
MIG: 15:37:29 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:37:29 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:37:29 : Running simulation.xit
MIG: 15:37:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:37:29 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 15:37:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:37:29 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 15:37:29 : vivado_mode: xpg_bd
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 1
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 : isPortInterface: 0
MIG: 15:37:29 :  locked false  
MIG: 15:37:29 : HDL Language: Verilog
MIG: 15:37:29 : compInfo: false
MIG: 15:37:29 : Vivado Options xc7a100t csg324 -1
MIG: 15:37:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:37:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:37:29 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:37:29 : I am in catch area
MIG: 15:37:29 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 15:37:41 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 15:37:41 : Component_Name: block_design_mig_7series_0_0
MIG: 15:37:41 : Moving block_design_mig_7series_0_0.veo ...
MIG: 15:37:41 : Moving block_design_mig_7series_0_0 ...
MIG: 15:37:41 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 15:37:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:37:41 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:37:41 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 15:37:41 : Running implementation.xit
MIG: 15:37:41 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 15:37:41 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 21:13:01 : Running synthesis.xit
MIG: 21:13:01 : ################# RUNNING MIG BATCH ###################
MIG: 21:13:01 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 21:13:01 : synp_flow:  -- synthesis_mode: Other
MIG: 21:13:01 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 21:13:01 : vivado_mode: xpg_bd
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 1
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 : isPortInterface: 0
MIG: 21:13:01 :  locked false  
MIG: 21:13:01 : HDL Language: Verilog
MIG: 21:13:01 : compInfo: false
MIG: 21:13:01 : Vivado Options xc7a100t csg324 -1
MIG: 21:13:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:13:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:13:01 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:13:01 : I am in catch area
MIG: 21:13:01 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 21:13:12 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 21:13:12 : Component_Name: block_design_mig_7series_0_0
MIG: 21:13:12 : Moving block_design_mig_7series_0_0.veo ...
MIG: 21:13:12 : Moving block_design_mig_7series_0_0 ...
MIG: 21:13:12 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 21:13:12 : Running vhdl_synth_rpr.xit
MIG: 21:13:12 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 21:13:12 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 21:13:12 : Running simulation.xit
MIG: 21:13:12 : ################# RUNNING MIG BATCH ###################
MIG: 21:13:12 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 21:13:12 : synp_flow:  -- synthesis_mode: Other
MIG: 21:13:12 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 21:13:12 : vivado_mode: xpg_bd
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 1
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 : isPortInterface: 0
MIG: 21:13:12 :  locked false  
MIG: 21:13:12 : HDL Language: Verilog
MIG: 21:13:12 : compInfo: false
MIG: 21:13:12 : Vivado Options xc7a100t csg324 -1
MIG: 21:13:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:13:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:13:12 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:13:12 : I am in catch area
MIG: 21:13:12 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 21:13:23 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 21:13:23 : Component_Name: block_design_mig_7series_0_0
MIG: 21:13:23 : Moving block_design_mig_7series_0_0.veo ...
MIG: 21:13:23 : Moving block_design_mig_7series_0_0 ...
MIG: 21:13:23 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 21:13:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:13:24 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 21:13:24 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 21:13:24 : Running implementation.xit
MIG: 21:13:24 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 21:13:24 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 21:23:40 : Running synthesis.xit
MIG: 21:23:40 : ################# RUNNING MIG BATCH ###################
MIG: 21:23:40 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 21:23:40 : synp_flow:  -- synthesis_mode: Other
MIG: 21:23:40 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 21:23:40 : vivado_mode: xpg_bd
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 1
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 : isPortInterface: 0
MIG: 21:23:40 :  locked false  
MIG: 21:23:40 : HDL Language: Verilog
MIG: 21:23:40 : compInfo: false
MIG: 21:23:40 : Vivado Options xc7a100t csg324 -1
MIG: 21:23:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:23:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:23:40 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:23:40 : I am in catch area
MIG: 21:23:40 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 21:23:52 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 21:23:52 : Component_Name: block_design_mig_7series_0_0
MIG: 21:23:52 : Moving block_design_mig_7series_0_0.veo ...
MIG: 21:23:52 : Moving block_design_mig_7series_0_0 ...
MIG: 21:23:52 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 21:23:52 : Running vhdl_synth_rpr.xit
MIG: 21:23:52 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 21:23:52 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 21:23:52 : Running simulation.xit
MIG: 21:23:52 : ################# RUNNING MIG BATCH ###################
MIG: 21:23:52 : Writing IN file for 'block_design_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0
MIG: 21:23:52 : synp_flow:  -- synthesis_mode: Other
MIG: 21:23:52 : outputDirectory: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/_tmp/
MIG: 21:23:52 : vivado_mode: xpg_bd
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 1
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 : isPortInterface: 0
MIG: 21:23:52 :  locked false  
MIG: 21:23:52 : HDL Language: Verilog
MIG: 21:23:52 : compInfo: false
MIG: 21:23:52 : Vivado Options xc7a100t csg324 -1
MIG: 21:23:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:23:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:23:52 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:23:52 : I am in catch area
MIG: 21:23:52 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.in -cg_exc_out /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/xil_txt.out ... 
MIG: 21:24:04 : XML_INPUT_FILE: /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/mig_b.prj
MIG: 21:24:04 : Component_Name: block_design_mig_7series_0_0
MIG: 21:24:04 : Moving block_design_mig_7series_0_0.veo ...
MIG: 21:24:04 : Moving block_design_mig_7series_0_0 ...
MIG: 21:24:04 : Moving block_design_mig_7series_0_0_xmdf.tcl ...
MIG: 21:24:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:24:04 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 21:24:04 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
MIG: 21:24:04 : Running implementation.xit
MIG: 21:24:04 : IGN:     <ModuleName>block_design_mig_7series_0_0</ModuleName> <==>     <ModuleName>block_design_mig_7series_0_0</ModuleName> 
MIG: 21:24:04 : IGN:         <InputClkFreq>222.222</InputClkFreq> <==>         <InputClkFreq>222.222</InputClkFreq> 
