Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.22 secs
 
--> Reading design: UART_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_FPGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_FPGA"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : UART_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TXMUX.v" in library work
Compiling verilog file "TXFSM.v" in library work
Module <TXMUX> compiled
Compiling verilog file "stop_bit_chker.v" in library work
Module <TXFSM> compiled
Compiling verilog file "SIPO.v" in library work
Module <stop_bit_chker> compiled
Compiling verilog file "RXFSM.v" in library work
Module <SIPO> compiled
Compiling verilog file "PISO.v" in library work
Module <RXFSM> compiled
Compiling verilog file "parity_gen.v" in library work
Module <PISO> compiled
Compiling verilog file "parity_checker.v" in library work
Module <parity_gen> compiled
Compiling verilog file "detect_start.v" in library work
Module <parity_checker> compiled
Compiling verilog file "TRANSMITTER.v" in library work
Module <detect_start> compiled
Compiling verilog file "switch_debouncer.v" in library work
Module <TRANSMITTER> compiled
Compiling verilog file "SEVEN_SEGMENT_DRIVER.v" in library work
Module <switch_debouncer> compiled
Compiling verilog file "RECEIVER.v" in library work
Module <SEVEN_SEGMENT_DRIVER> compiled
Compiling verilog file "bin_to_bcd.v" in library work
Module <RECEIVER> compiled
Compiling verilog file "BAUD_RATE_GEN.v" in library work
Module <bin_to_bcd> compiled
Compiling verilog file "UART.v" in library work
Module <BAUD_RATE_GEN> compiled
Compiling verilog file "BIN_2_BCD_top.v" in library work
Module <UART> compiled
Compiling verilog file "UART_FPGA.v" in library work
Module <BIN_2_BCD_top> compiled
Module <UART_FPGA> compiled
No errors in compilation
Analysis of file <"UART_FPGA.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <UART_FPGA> in library <work>.

Analyzing hierarchy for module <UART> in library <work>.

Analyzing hierarchy for module <BIN_2_BCD_top> in library <work>.

Analyzing hierarchy for module <switch_debouncer> in library <work> with parameters.
	DEBOUNCE_COUNT = "00000000000000000000000000010011"
	PRESSSED = "011"
	PRESSSED_chk_aftr10ms = "001"
	PRESSSED_chk_aftr20ms = "010"
	RELEASED = "111"
	RELEASED_chk_aftr10ms = "101"
	RELEASED_chk_aftr20ms = "110"
	WAIT_FOR_PRESS = "000"
	WAIT_FOR_RELEASE = "100"

Analyzing hierarchy for module <BAUD_RATE_GEN> in library <work>.

Analyzing hierarchy for module <TRANSMITTER> in library <work>.

Analyzing hierarchy for module <RECEIVER> in library <work>.

Analyzing hierarchy for module <bin_to_bcd> in library <work>.

Analyzing hierarchy for module <SEVEN_SEGMENT_DRIVER> in library <work> with parameters.
	n = "00000000000000000000000000010000"

Analyzing hierarchy for module <PISO> in library <work>.

Analyzing hierarchy for module <parity_gen> in library <work>.

Analyzing hierarchy for module <TXFSM> in library <work> with parameters.
	DATA = "010"
	IDLE = "000"
	PARITY = "011"
	START_BIT = "001"
	STOP = "100"

Analyzing hierarchy for module <TXMUX> in library <work>.

Analyzing hierarchy for module <RXFSM> in library <work> with parameters.
	DATA = "01"
	IDLE = "00"
	PARITY = "10"
	STOP = "11"

Analyzing hierarchy for module <detect_start> in library <work>.

Analyzing hierarchy for module <SIPO> in library <work>.

Analyzing hierarchy for module <parity_checker> in library <work>.

Analyzing hierarchy for module <stop_bit_chker> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <UART_FPGA>.
Module <UART_FPGA> is correct for synthesis.
 
Analyzing module <UART> in library <work>.
Module <UART> is correct for synthesis.
 
Analyzing module <switch_debouncer> in library <work>.
	DEBOUNCE_COUNT = 32'sb00000000000000000000000000010011
	PRESSSED = 3'b011
	PRESSSED_chk_aftr10ms = 3'b001
	PRESSSED_chk_aftr20ms = 3'b010
	RELEASED = 3'b111
	RELEASED_chk_aftr10ms = 3'b101
	RELEASED_chk_aftr20ms = 3'b110
	WAIT_FOR_PRESS = 3'b000
	WAIT_FOR_RELEASE = 3'b100
Module <switch_debouncer> is correct for synthesis.
 
Analyzing module <BAUD_RATE_GEN> in library <work>.
Module <BAUD_RATE_GEN> is correct for synthesis.
 
Analyzing module <TRANSMITTER> in library <work>.
Module <TRANSMITTER> is correct for synthesis.
 
Analyzing module <PISO> in library <work>.
Module <PISO> is correct for synthesis.
 
Analyzing module <parity_gen> in library <work>.
Module <parity_gen> is correct for synthesis.
 
Analyzing module <TXFSM> in library <work>.
	DATA = 3'b010
	IDLE = 3'b000
	PARITY = 3'b011
	START_BIT = 3'b001
	STOP = 3'b100
Module <TXFSM> is correct for synthesis.
 
Analyzing module <TXMUX> in library <work>.
Module <TXMUX> is correct for synthesis.
 
Analyzing module <RECEIVER> in library <work>.
Module <RECEIVER> is correct for synthesis.
 
Analyzing module <RXFSM> in library <work>.
	DATA = 2'b01
	IDLE = 2'b00
	PARITY = 2'b10
	STOP = 2'b11
Module <RXFSM> is correct for synthesis.
 
Analyzing module <detect_start> in library <work>.
Module <detect_start> is correct for synthesis.
 
Analyzing module <SIPO> in library <work>.
Module <SIPO> is correct for synthesis.
 
Analyzing module <parity_checker> in library <work>.
Module <parity_checker> is correct for synthesis.
 
Analyzing module <stop_bit_chker> in library <work>.
Module <stop_bit_chker> is correct for synthesis.
 
Analyzing module <BIN_2_BCD_top> in library <work>.
Module <BIN_2_BCD_top> is correct for synthesis.
 
Analyzing module <bin_to_bcd> in library <work>.
	Enabling task <bcd>.
Module <bin_to_bcd> is correct for synthesis.
 
Analyzing module <SEVEN_SEGMENT_DRIVER> in library <work>.
	n = 32'sb00000000000000000000000000010000
Module <SEVEN_SEGMENT_DRIVER> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <switch_debouncer>.
    Related source file is "switch_debouncer.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 57 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit up counter for signal <count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <switch_debouncer> synthesized.


Synthesizing Unit <BAUD_RATE_GEN>.
    Related source file is "BAUD_RATE_GEN.v".
    Found 4x12-bit ROM for signal <modulus>.
    Found 12-bit comparator equal for signal <next_bit>.
    Found 2-bit up counter for signal <sel>.
    Found 12-bit up counter for signal <count>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <BAUD_RATE_GEN> synthesized.


Synthesizing Unit <PISO>.
    Related source file is "PISO.v".
    Found 8-bit register for signal <piso_temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PISO> synthesized.


Synthesizing Unit <parity_gen>.
    Related source file is "parity_gen.v".
    Found 1-bit register for signal <parity_out>.
    Found 1-bit xor8 for signal <parity_out$xor0000> created at line 23.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <parity_gen> synthesized.


Synthesizing Unit <TXFSM>.
    Related source file is "TXFSM.v".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count$addsub0000> created at line 38.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <TXFSM> synthesized.


Synthesizing Unit <TXMUX>.
    Related source file is "TXMUX.v".
    Found 1-bit 4-to-1 multiplexer for signal <tx_out>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <TXMUX> synthesized.


Synthesizing Unit <RXFSM>.
    Related source file is "RXFSM.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 104 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count$addsub0000> created at line 39.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <RXFSM> synthesized.


Synthesizing Unit <detect_start>.
    Related source file is "detect_start.v".
Unit <detect_start> synthesized.


Synthesizing Unit <SIPO>.
    Related source file is "SIPO.v".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SIPO> synthesized.


Synthesizing Unit <parity_checker>.
    Related source file is "parity_checker.v".
    Found 1-bit register for signal <parity_error>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit xor9 for signal <data_out$xor0000> created at line 32.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <parity_checker> synthesized.


Synthesizing Unit <stop_bit_chker>.
    Related source file is "stop_bit_chker.v".
    Found 1-bit register for signal <stop_bit_error>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <stop_bit_chker> synthesized.


Synthesizing Unit <bin_to_bcd>.
    Related source file is "bin_to_bcd.v".
    Found 4-bit adder for signal <$add0000> created at line 21.
    Found 4-bit adder for signal <$add0001> created at line 21.
    Found 4-bit adder for signal <$add0002> created at line 21.
    Found 4-bit adder for signal <$add0003> created at line 21.
    Found 4-bit adder for signal <$add0004> created at line 24.
    Found 4-bit adder for signal <$add0005> created at line 21.
    Found 4-bit adder for signal <$add0006> created at line 24.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0000> created at line 20.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0001> created at line 20.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0002> created at line 20.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0003> created at line 23.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0004> created at line 20.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0005> created at line 23.
    Found 4-bit comparator greatequal for signal <shift$cmp_ge0006> created at line 20.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <bin_to_bcd> synthesized.


Synthesizing Unit <SEVEN_SEGMENT_DRIVER>.
    Related source file is "SEVEN_SEGMENT_DRIVER.v".
    Found 16x7-bit ROM for signal <segment_data>.
    Found 4-bit register for signal <AN>.
    Found 1-of-4 decoder for signal <AN$mux0000> created at line 32.
    Found 16-bit up counter for signal <count>.
    Found 4-bit register for signal <segment_data_temp>.
    Found 4-bit 4-to-1 multiplexer for signal <segment_data_temp$mux0000> created at line 32.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SEVEN_SEGMENT_DRIVER> synthesized.


Synthesizing Unit <BIN_2_BCD_top>.
    Related source file is "BIN_2_BCD_top.v".
Unit <BIN_2_BCD_top> synthesized.


Synthesizing Unit <TRANSMITTER>.
    Related source file is "TRANSMITTER.v".
    Found 4-bit up counter for signal <bcount>.
    Summary:
	inferred   1 Counter(s).
Unit <TRANSMITTER> synthesized.


Synthesizing Unit <RECEIVER>.
    Related source file is "RECEIVER.v".
    Found 4-bit up counter for signal <bcount>.
    Summary:
	inferred   1 Counter(s).
Unit <RECEIVER> synthesized.


Synthesizing Unit <UART>.
    Related source file is "UART.v".
Unit <UART> synthesized.


Synthesizing Unit <UART_FPGA>.
    Related source file is "UART_FPGA.v".
Unit <UART_FPGA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x12-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 2
 4-bit adder                                           : 7
# Counters                                             : 6
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 11
 1-bit register                                        : 3
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 8
 12-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 7
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <m1/RX/controller/current_state/FSM> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <m1/TX/controller/current_state/FSM> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <m1/baud_debouncer/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x12-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 2
 4-bit adder                                           : 7
# Counters                                             : 6
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 8
 12-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 7
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <UART_FPGA>, Counter <m1/RX/bcount> <m1/TX/bcount> are equivalent, XST will keep only <m1/RX/bcount>.

Optimizing unit <UART_FPGA> ...

Optimizing unit <PISO> ...

Optimizing unit <TXFSM> ...

Optimizing unit <RXFSM> ...

Optimizing unit <SIPO> ...

Optimizing unit <parity_checker> ...

Optimizing unit <stop_bit_chker> ...

Optimizing unit <bin_to_bcd> ...

Optimizing unit <SEVEN_SEGMENT_DRIVER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_FPGA, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_FPGA.ngr
Top Level Output File Name         : UART_FPGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 302
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 33
#      LUT2                        : 40
#      LUT2_L                      : 1
#      LUT3                        : 28
#      LUT3_D                      : 1
#      LUT4                        : 79
#      MUXCY                       : 55
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 110
#      FDC                         : 75
#      FDCE                        : 35
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 11
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      100  out of    960    10%  
 Number of Slice Flip Flops:            110  out of   1920     5%  
 Number of 4 input LUTs:                187  out of   1920     9%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of     83    33%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                 | Load  |
----------------------------------------------------------------+---------------------------------------+-------+
m1/RX/next_bit1(m1/RX/next_bit1:O)                              | BUFG(*)(m1/TX/parity_block/parity_out)| 46    |
clock                                                           | BUFGP                                 | 58    |
m1/baud_sel_debounce(m1/baud_debouncer/state_FSM_Out01:O)       | NONE(*)(m1/baud/sel_0)                | 2     |
m1/baud/Mcompar_next_bit_cy<5>(m1/baud/Mcompar_next_bit_cy<5>:O)| NONE(*)(m1/RX/bcount_0)               | 4     |
----------------------------------------------------------------+---------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 110   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.978ns (Maximum Frequency: 167.286MHz)
   Minimum input arrival time before clock: 3.639ns
   Maximum output required time after clock: 5.614ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/RX/next_bit1'
  Clock period: 5.857ns (frequency: 170.724MHz)
  Total number of paths / destination ports: 351 / 80
-------------------------------------------------------------------------
Delay:               5.857ns (Levels of Logic = 4)
  Source:            m1/TX/controller/current_state_FSM_FFd2 (FF)
  Destination:       m1/RX/PARITY/data_out_7 (FF)
  Source Clock:      m1/RX/next_bit1 rising
  Destination Clock: m1/RX/next_bit1 rising

  Data Path: m1/TX/controller/current_state_FSM_FFd2 to m1/RX/PARITY/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.514   0.962  m1/TX/controller/current_state_FSM_FFd2 (m1/TX/controller/current_state_FSM_FFd2)
     LUT3_D:I1->LO         1   0.612   0.103  m1/TX/controller/current_state_FSM_Out31 (N50)
     LUT4:I3->O           11   0.612   0.796  m1/TX/mux/Mmux_tx_out11 (m1/TX_out)
     LUT4:I3->O            9   0.612   0.766  m1/RX/PARITY/Mxor_data_out_xor0000_xo<0>19 (m1/RX/PARITY/data_out_xor0000)
     LUT2:I1->O            1   0.612   0.000  m1/RX/PARITY/data_out_mux0000<7>1 (m1/RX/PARITY/data_out_mux0000<7>)
     FDCE:D                    0.268          m1/RX/PARITY/data_out_0
    ----------------------------------------
    Total                      5.857ns (3.230ns logic, 2.627ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.978ns (frequency: 167.286MHz)
  Total number of paths / destination ports: 1571 / 58
-------------------------------------------------------------------------
Delay:               5.978ns (Levels of Logic = 20)
  Source:            m1/baud/count_0 (FF)
  Destination:       m1/baud/count_11 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: m1/baud/count_0 to m1/baud/count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  m1/baud/count_0 (m1/baud/count_0)
     LUT2:I0->O            1   0.612   0.000  m1/baud/Mcompar_next_bit_lut<0> (m1/baud/Mcompar_next_bit_lut<0>)
     MUXCY:S->O            1   0.404   0.000  m1/baud/Mcompar_next_bit_cy<0> (m1/baud/Mcompar_next_bit_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  m1/baud/Mcompar_next_bit_cy<1> (m1/baud/Mcompar_next_bit_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  m1/baud/Mcompar_next_bit_cy<2> (m1/baud/Mcompar_next_bit_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  m1/baud/Mcompar_next_bit_cy<3> (m1/baud/Mcompar_next_bit_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  m1/baud/Mcompar_next_bit_cy<4> (m1/baud/Mcompar_next_bit_cy<4>)
     MUXCY:CI->O          17   0.289   0.923  m1/baud/Mcompar_next_bit_cy<5> (m1/baud/Mcompar_next_bit_cy<5>)
     LUT3:I2->O            1   0.612   0.000  m1/baud/Mcount_count_lut<0> (m1/baud/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.404   0.000  m1/baud/Mcount_count_cy<0> (m1/baud/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<1> (m1/baud/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<2> (m1/baud/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<3> (m1/baud/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<4> (m1/baud/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<5> (m1/baud/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<6> (m1/baud/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<7> (m1/baud/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<8> (m1/baud/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  m1/baud/Mcount_count_cy<9> (m1/baud/Mcount_count_cy<9>)
     MUXCY:CI->O           0   0.051   0.000  m1/baud/Mcount_count_cy<10> (m1/baud/Mcount_count_cy<10>)
     XORCY:CI->O           1   0.699   0.000  m1/baud/Mcount_count_xor<11> (m1/baud/Mcount_count11)
     FDC:D                     0.268          m1/baud/count_11
    ----------------------------------------
    Total                      5.978ns (4.522ns logic, 1.455ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/baud_sel_debounce'
  Clock period: 2.501ns (frequency: 399.888MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.501ns (Levels of Logic = 1)
  Source:            m1/baud/sel_0 (FF)
  Destination:       m1/baud/sel_0 (FF)
  Source Clock:      m1/baud_sel_debounce rising
  Destination Clock: m1/baud_sel_debounce rising

  Data Path: m1/baud/sel_0 to m1/baud/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.514   0.750  m1/baud/sel_0 (m1/baud/sel_0)
     INV:I->O              1   0.612   0.357  m1/baud/Mcount_sel_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.268          m1/baud/sel_0
    ----------------------------------------
    Total                      2.501ns (1.394ns logic, 1.107ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/baud/Mcompar_next_bit_cy<5>'
  Clock period: 2.289ns (frequency: 436.862MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.289ns (Levels of Logic = 1)
  Source:            m1/RX/bcount_0 (FF)
  Destination:       m1/RX/bcount_0 (FF)
  Source Clock:      m1/baud/Mcompar_next_bit_cy<5> rising
  Destination Clock: m1/baud/Mcompar_next_bit_cy<5> rising

  Data Path: m1/RX/bcount_0 to m1/RX/bcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.538  m1/RX/bcount_0 (m1/RX/bcount_0)
     INV:I->O              1   0.612   0.357  m1/RX/Mcount_bcount_xor<0>11_INV_0 (Result<0>2)
     FDC:D                     0.268          m1/RX/bcount_0
    ----------------------------------------
    Total                      2.289ns (1.394ns logic, 0.895ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/RX/next_bit1'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              3.639ns (Levels of Logic = 3)
  Source:            TX_data_in<3> (PAD)
  Destination:       m1/TX/parity_block/parity_out (FF)
  Destination Clock: m1/RX/next_bit1 rising

  Data Path: TX_data_in<3> to m1/TX/parity_block/parity_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  TX_data_in_3_IBUF (TX_data_in_3_IBUF)
     LUT4:I0->O            1   0.612   0.509  m1/TX/parity_block/Mxor_parity_out_xor0000_xo<0>4 (m1/TX/parity_block/Mxor_parity_out_xor0000_xo<0>4)
     LUT2:I0->O            1   0.612   0.000  m1/TX/parity_block/Mxor_parity_out_xor0000_xo<0>10 (m1/TX/parity_block/parity_out_xor0000)
     FDCE:D                    0.268          m1/TX/parity_block/parity_out
    ----------------------------------------
    Total                      3.639ns (2.598ns logic, 1.041ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.579ns (Levels of Logic = 3)
  Source:            baud_sel (PAD)
  Destination:       m1/baud_debouncer/state_FSM_FFd3 (FF)
  Destination Clock: clock rising

  Data Path: baud_sel to m1/baud_debouncer/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  baud_sel_IBUF (baud_sel_IBUF)
     LUT2:I1->O            2   0.612   0.532  m1/baud_debouncer/state_FSM_FFd2-In11 (m1/baud_debouncer/state_FSM_N0)
     LUT4:I0->O            1   0.612   0.000  m1/baud_debouncer/state_FSM_FFd3-In1 (m1/baud_debouncer/state_FSM_FFd3-In)
     FDC:D                     0.268          m1/baud_debouncer/state_FSM_FFd3
    ----------------------------------------
    Total                      3.579ns (2.598ns logic, 0.981ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/RX/next_bit1'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              5.614ns (Levels of Logic = 2)
  Source:            m1/TX/controller/current_state_FSM_FFd2 (FF)
  Destination:       TXbusy (PAD)
  Source Clock:      m1/RX/next_bit1 rising

  Data Path: m1/TX/controller/current_state_FSM_FFd2 to TXbusy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.514   0.962  m1/TX/controller/current_state_FSM_FFd2 (m1/TX/controller/current_state_FSM_FFd2)
     LUT3:I1->O            1   0.612   0.357  m1/TX/controller/current_state_FSM_Out21 (TXbusy_OBUF)
     OBUF:I->O                 3.169          TXbusy_OBUF (TXbusy)
    ----------------------------------------
    Total                      5.614ns (4.295ns logic, 1.319ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.406ns (Levels of Logic = 2)
  Source:            FPGA/driver/segment_data_temp_3 (FF)
  Destination:       segment_data<6> (PAD)
  Source Clock:      clock rising

  Data Path: FPGA/driver/segment_data_temp_3 to segment_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.754  FPGA/driver/segment_data_temp_3 (FPGA/driver/segment_data_temp_3)
     LUT4:I0->O            1   0.612   0.357  FPGA/driver/Mrom_segment_data61 (segment_data_6_OBUF)
     OBUF:I->O                 3.169          segment_data_6_OBUF (segment_data<6>)
    ----------------------------------------
    Total                      5.406ns (4.295ns logic, 1.111ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/baud_sel_debounce'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 1)
  Source:            m1/baud/sel_0 (FF)
  Destination:       BAUD_RATE<0> (PAD)
  Source Clock:      m1/baud_sel_debounce rising

  Data Path: m1/baud/sel_0 to BAUD_RATE<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.514   0.750  m1/baud/sel_0 (m1/baud/sel_0)
     OBUF:I->O                 3.169          BAUD_RATE_0_OBUF (BAUD_RATE<0>)
    ----------------------------------------
    Total                      4.433ns (3.683ns logic, 0.750ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.12 secs
 
--> 

Total memory usage is 355628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

