{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605429955791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605429955815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:45:55 2020 " "Processing started: Sun Nov 15 16:45:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605429955815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429955815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429955815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605429957295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605429957295 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/lab1.v " "Can't analyze file -- file output_files/lab1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605429980427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429980501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429980501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605429981593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(32) " "Verilog HDL assignment warning at lab1.v(32): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981598 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(33) " "Verilog HDL assignment warning at lab1.v(33): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981598 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(34) " "Verilog HDL assignment warning at lab1.v(34): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981598 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(35) " "Verilog HDL assignment warning at lab1.v(35): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981599 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(36) " "Verilog HDL assignment warning at lab1.v(36): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981599 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(45) " "Verilog HDL assignment warning at lab1.v(45): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981606 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(46) " "Verilog HDL assignment warning at lab1.v(46): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981606 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(51) " "Verilog HDL assignment warning at lab1.v(51): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981607 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(52) " "Verilog HDL assignment warning at lab1.v(52): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981607 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(53) " "Verilog HDL assignment warning at lab1.v(53): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981607 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(67) " "Verilog HDL assignment warning at lab1.v(67): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981617 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(68) " "Verilog HDL assignment warning at lab1.v(68): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981618 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(73) " "Verilog HDL assignment warning at lab1.v(73): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981618 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(74) " "Verilog HDL assignment warning at lab1.v(74): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981618 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(75) " "Verilog HDL assignment warning at lab1.v(75): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981618 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(76) " "Verilog HDL assignment warning at lab1.v(76): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981619 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(89) " "Verilog HDL assignment warning at lab1.v(89): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981630 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(90) " "Verilog HDL assignment warning at lab1.v(90): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981630 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(97) " "Verilog HDL assignment warning at lab1.v(97): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981630 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(98) " "Verilog HDL assignment warning at lab1.v(98): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981631 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(99) " "Verilog HDL assignment warning at lab1.v(99): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981631 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(100) " "Verilog HDL assignment warning at lab1.v(100): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605429981631 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h7 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h7\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981647 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h6 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h6\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981647 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h5 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h5\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981647 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h0 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981647 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h1 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981648 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h2 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981648 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h3 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981648 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h4 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981648 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981648 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981649 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981649 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981649 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981650 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o1 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"o1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981650 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o2 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"o2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981650 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981651 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981651 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex6 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981651 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex7 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605429981652 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[0\] lab1.v(43) " "Inferred latch for \"hex7\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981681 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[1\] lab1.v(43) " "Inferred latch for \"hex7\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981682 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[2\] lab1.v(43) " "Inferred latch for \"hex7\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981682 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[3\] lab1.v(43) " "Inferred latch for \"hex7\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981682 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[4\] lab1.v(43) " "Inferred latch for \"hex7\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981682 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[5\] lab1.v(43) " "Inferred latch for \"hex7\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981683 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[6\] lab1.v(43) " "Inferred latch for \"hex7\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981683 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[0\] lab1.v(43) " "Inferred latch for \"hex6\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981683 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[1\] lab1.v(43) " "Inferred latch for \"hex6\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981683 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[2\] lab1.v(43) " "Inferred latch for \"hex6\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981683 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[3\] lab1.v(43) " "Inferred latch for \"hex6\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981684 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[4\] lab1.v(43) " "Inferred latch for \"hex6\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981684 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[5\] lab1.v(43) " "Inferred latch for \"hex6\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981684 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[6\] lab1.v(43) " "Inferred latch for \"hex6\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981684 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] lab1.v(43) " "Inferred latch for \"hex5\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981685 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] lab1.v(43) " "Inferred latch for \"hex5\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981685 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] lab1.v(43) " "Inferred latch for \"hex5\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981685 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] lab1.v(43) " "Inferred latch for \"hex5\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981686 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] lab1.v(43) " "Inferred latch for \"hex5\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981686 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] lab1.v(43) " "Inferred latch for \"hex5\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981686 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] lab1.v(43) " "Inferred latch for \"hex5\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981686 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] lab1.v(43) " "Inferred latch for \"hex4\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981687 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] lab1.v(43) " "Inferred latch for \"hex4\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981687 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] lab1.v(43) " "Inferred latch for \"hex4\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981687 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] lab1.v(43) " "Inferred latch for \"hex4\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981687 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] lab1.v(43) " "Inferred latch for \"hex4\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981687 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] lab1.v(43) " "Inferred latch for \"hex4\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981688 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] lab1.v(43) " "Inferred latch for \"hex4\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981688 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] lab1.v(43) " "Inferred latch for \"hex3\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981688 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] lab1.v(43) " "Inferred latch for \"hex3\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981688 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] lab1.v(43) " "Inferred latch for \"hex3\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981689 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] lab1.v(43) " "Inferred latch for \"hex3\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981689 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] lab1.v(43) " "Inferred latch for \"hex3\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981689 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] lab1.v(43) " "Inferred latch for \"hex3\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981689 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] lab1.v(43) " "Inferred latch for \"hex3\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981690 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] lab1.v(43) " "Inferred latch for \"hex2\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981690 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] lab1.v(43) " "Inferred latch for \"hex2\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981690 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] lab1.v(43) " "Inferred latch for \"hex2\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981690 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] lab1.v(43) " "Inferred latch for \"hex2\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981691 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] lab1.v(43) " "Inferred latch for \"hex2\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981691 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] lab1.v(43) " "Inferred latch for \"hex2\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981691 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] lab1.v(43) " "Inferred latch for \"hex2\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981691 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] lab1.v(43) " "Inferred latch for \"hex1\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981692 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] lab1.v(43) " "Inferred latch for \"hex1\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981692 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] lab1.v(43) " "Inferred latch for \"hex1\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981692 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] lab1.v(43) " "Inferred latch for \"hex1\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981692 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] lab1.v(43) " "Inferred latch for \"hex1\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981693 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] lab1.v(43) " "Inferred latch for \"hex1\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981693 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] lab1.v(43) " "Inferred latch for \"hex1\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981693 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] lab1.v(43) " "Inferred latch for \"hex0\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981694 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] lab1.v(43) " "Inferred latch for \"hex0\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981694 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] lab1.v(43) " "Inferred latch for \"hex0\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981694 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] lab1.v(43) " "Inferred latch for \"hex0\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981694 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] lab1.v(43) " "Inferred latch for \"hex0\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981694 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] lab1.v(43) " "Inferred latch for \"hex0\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981695 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] lab1.v(43) " "Inferred latch for \"hex0\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429981695 "|lab1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lab1.v" "Mult0" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "lab1.v" "Mod4" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "lab1.v" "Mod2" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab1.v" "Mod0" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "lab1.v" "Mod6" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "lab1.v" "Div2" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "lab1.v" "Mod3" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "lab1.v" "Div4" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "lab1.v" "Mod5" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lab1.v" "Div0" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "lab1.v" "Mod1" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "lab1.v" "Div5" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "lab1.v" "Mod7" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "lab1.v" "Div6" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "lab1.v" "Mod8" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "lab1.v" "Div3" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "lab1.v" "Div7" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "lab1.v" "Mod9" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "lab1.v" "Div1" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429983377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605429983377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429983622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429983623 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429983623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429983926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429983926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429984232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429984232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429984232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429984232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429984232 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429984232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429984403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429984403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429984522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429984522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429984682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429984682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429984898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429984898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429985133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429985133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429985218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429985218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429985218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429985218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429985218 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429985218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429985401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429985401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429985542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429985542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429985690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429985690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429986218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986218 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429986218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429986398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429986398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429986630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986631 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429986631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429986840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429986840 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429986840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429987031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429987031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429988144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429988144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429988144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429988144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429988144 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429988144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429988336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429988336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429988480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429988480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429988660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429988660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429989025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989025 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429989025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429989212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429989212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429989365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429989365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429989532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429989532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429989723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429989723 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429989723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429989919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429989919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429990075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429990075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429990260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429990260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429990622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429990622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429990622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429990622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605429990622 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605429990622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429990806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429990806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429990967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429990967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605429991165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605429991165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[0\]\$latch " "Latch hex0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992782 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[1\]\$latch " "Latch hex0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992782 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[2\]\$latch " "Latch hex0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992783 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[3\]\$latch " "Latch hex0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992783 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[4\]\$latch " "Latch hex0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992783 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[5\]\$latch " "Latch hex0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992783 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex0\[6\]\$latch " "Latch hex0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992783 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[0\]\$latch " "Latch hex1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992783 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[1\]\$latch " "Latch hex1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992784 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[2\]\$latch " "Latch hex1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992784 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[3\]\$latch " "Latch hex1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992784 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[4\]\$latch " "Latch hex1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992784 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[5\]\$latch " "Latch hex1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[17\] " "Ports D and ENA on the latch are fed by the same signal sw\[17\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992784 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex1\[6\]\$latch " "Latch hex1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992784 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[0\]\$latch " "Latch hex2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992785 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[1\]\$latch " "Latch hex2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992785 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[2\]\$latch " "Latch hex2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992785 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[3\]\$latch " "Latch hex2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992785 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[4\]\$latch " "Latch hex2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992785 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[5\]\$latch " "Latch hex2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992786 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex2\[6\]\$latch " "Latch hex2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992786 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[0\]\$latch " "Latch hex3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992786 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[1\]\$latch " "Latch hex3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992786 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[2\]\$latch " "Latch hex3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992786 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[3\]\$latch " "Latch hex3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992786 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[4\]\$latch " "Latch hex3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992787 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[5\]\$latch " "Latch hex3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992787 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex3\[6\]\$latch " "Latch hex3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992787 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[0\]\$latch " "Latch hex4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992787 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[1\]\$latch " "Latch hex4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992787 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[2\]\$latch " "Latch hex4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992787 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[3\]\$latch " "Latch hex4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992788 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[4\]\$latch " "Latch hex4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992788 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[5\]\$latch " "Latch hex4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992788 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex4\[6\]\$latch " "Latch hex4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[16\] " "Ports D and ENA on the latch are fed by the same signal sw\[16\]" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605429992789 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605429992789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605429996454 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_13~8 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_13~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605429998671 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1605429998671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605429999802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605429999802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2425 " "Implemented 2425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605430000428 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605430000428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2350 " "Implemented 2350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605430000428 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605430000428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605430000428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605430000493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:46:40 2020 " "Processing ended: Sun Nov 15 16:46:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605430000493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605430000493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605430000493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430000493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605430003100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605430003121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:46:42 2020 " "Processing started: Sun Nov 15 16:46:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605430003121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605430003121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605430003121 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1605430003407 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1605430003409 ""}
{ "Info" "0" "" "Revision = lab1" {  } {  } 0 0 "Revision = lab1" 0 0 "Fitter" 0 0 1605430003409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605430003812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605430003814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605430003864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605430004013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605430004014 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605430004791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605430004802 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605430005068 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605430005068 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 5239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605430005081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 5241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605430005081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 5243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605430005081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 5245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605430005081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 5247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605430005081 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605430005081 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605430005090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "TimeQuest Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1605430007244 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605430007247 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605430007247 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605430007269 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1605430007270 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605430007270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex0\[6\]~2  " "Automatically promoted node hex0\[6\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605430007456 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605430007456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex5\[6\]~0  " "Automatically promoted node hex5\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605430007456 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 0 { 0 ""} 0 4816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605430007456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605430008150 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605430008150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605430008151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605430008152 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605430008153 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605430008154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605430008154 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605430008154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605430008154 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2_50 " "Node \"clk2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk3_50 " "Node \"clk3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_50 " "Node \"clk_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[0\] " "Node \"ledg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[1\] " "Node \"ledg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[2\] " "Node \"ledg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[3\] " "Node \"ledg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[4\] " "Node \"ledg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[5\] " "Node \"ledg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[6\] " "Node \"ledg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[7\] " "Node \"ledg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[8\] " "Node \"ledg\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[0\] " "Node \"ledr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[10\] " "Node \"ledr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[11\] " "Node \"ledr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[12\] " "Node \"ledr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[13\] " "Node \"ledr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[14\] " "Node \"ledr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[15\] " "Node \"ledr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[16\] " "Node \"ledr\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[17\] " "Node \"ledr\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[1\] " "Node \"ledr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[2\] " "Node \"ledr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[3\] " "Node \"ledr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[4\] " "Node \"ledr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[5\] " "Node \"ledr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[6\] " "Node \"ledr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[7\] " "Node \"ledr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[8\] " "Node \"ledr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledr\[9\] " "Node \"ledr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1605430008594 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1605430008594 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605430008596 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605430008637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605430012536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605430013557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605430013644 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605430027022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605430027022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605430027869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "C:/Users/lance/Desktop/wsp (1)/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605430033340 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605430033340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605430036078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605430036078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605430036083 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.01 " "Total time spent on timing analysis during the Fitter is 2.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605430036394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605430036419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605430037158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605430037159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605430037865 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605430039548 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605430040452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lance/Desktop/wsp (1)/lab1/output_files/lab1.fit.smsg " "Generated suppressed messages file C:/Users/lance/Desktop/wsp (1)/lab1/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605430040644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5774 " "Peak virtual memory: 5774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605430041974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:47:21 2020 " "Processing ended: Sun Nov 15 16:47:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605430041974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605430041974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605430041974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605430041974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605430043899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605430043917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:47:23 2020 " "Processing started: Sun Nov 15 16:47:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605430043917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605430043917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605430043917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605430044731 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605430048383 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605430048572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605430049110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:47:29 2020 " "Processing ended: Sun Nov 15 16:47:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605430049110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605430049110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605430049110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605430049110 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605430049976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605430051344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605430051362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:47:30 2020 " "Processing started: Sun Nov 15 16:47:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605430051362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430051362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430051362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1605430051622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430052121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430052121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430052312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430052312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "TimeQuest Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053255 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605430053270 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053270 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053286 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1605430053288 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605430053326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605430053424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.295 " "Worst-case setup slack is -31.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.295            -518.416 sw\[0\]  " "  -31.295            -518.416 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.793 " "Worst-case hold slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 sw\[0\]  " "    0.793               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[0\]  " "   -3.000              -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430053475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430053475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605430054719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430054796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430055786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605430056093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.235 " "Worst-case setup slack is -28.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.235            -467.341 sw\[0\]  " "  -28.235            -467.341 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.885 " "Worst-case hold slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 sw\[0\]  " "    0.885               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[0\]  " "   -3.000              -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430056147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430056147 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605430057662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1605430057913 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.112 " "Worst-case setup slack is -15.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.112            -254.561 sw\[0\]  " "  -15.112            -254.561 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 sw\[0\]  " "    0.179               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.317 sw\[0\]  " "   -3.000              -3.317 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605430057981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430057981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430060660 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430060672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605430060848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:47:40 2020 " "Processing ended: Sun Nov 15 16:47:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605430060848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605430060848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605430060848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430060848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605430063370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605430063392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:47:43 2020 " "Processing started: Sun Nov 15 16:47:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605430063392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605430063392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605430063392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1605430065081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_85c_slow.vo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_85c_slow.vo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430066198 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_0c_slow.vo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_0c_slow.vo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430066900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_fast.vo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_fast.vo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430067629 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1.vo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1.vo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430068389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_85c_v_slow.sdo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430068804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_7_1200mv_0c_v_slow.sdo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430069187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_min_1200mv_0c_v_fast.sdo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430069574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1_v.sdo C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/ simulation " "Generated file lab1_v.sdo in folder \"C:/Users/lance/Desktop/wsp (1)/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605430069968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605430070197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:47:50 2020 " "Processing ended: Sun Nov 15 16:47:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605430070197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605430070197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605430070197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605430070197 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605430071123 ""}
