#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1550062e0 .scope module, "ex4_tb" "ex4_tb" 2 65;
 .timescale 0 0;
P_0x6000013c0300 .param/l "CLK_CYCLES" 1 2 76, +C4<00000000000000000000000000010100>;
P_0x6000013c0340 .param/l "CLK_PERIOD" 1 2 76, +C4<00000000000000000000000001100100>;
P_0x6000013c0380 .param/l "RST_PULSE" 1 2 76, +C4<00000000000000000000000000001010>;
v0x6000014c5a70_0 .var "clk", 0 0;
v0x6000014c5b00_0 .net "q", 4 0, L_0x6000017c4dc0;  1 drivers
v0x6000014c5b90_0 .var "rst_b", 0 0;
S_0x155004080 .scope module, "uut" "ex4" 2 70, 2 1 0, S_0x1550062e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /OUTPUT 5 "q";
L_0x600000dc0690 .functor OR 1, L_0x6000017c4b40, L_0x6000017c4be0, C4<0>, C4<0>;
L_0x600000dc0700 .functor XOR 1, L_0x6000017c4c80, L_0x6000017c4d20, C4<0>, C4<0>;
v0x6000014c5680_0 .net *"_ivl_21", 0 0, L_0x6000017c4b40;  1 drivers
v0x6000014c5710_0 .net *"_ivl_23", 0 0, L_0x6000017c4be0;  1 drivers
v0x6000014c57a0_0 .net *"_ivl_31", 0 0, L_0x6000017c4c80;  1 drivers
v0x6000014c5830_0 .net *"_ivl_33", 0 0, L_0x6000017c4d20;  1 drivers
v0x6000014c58c0_0 .net "clk", 0 0, v0x6000014c5a70_0;  1 drivers
v0x6000014c5950_0 .net "q", 4 0, L_0x6000017c4dc0;  alias, 1 drivers
v0x6000014c59e0_0 .net "rst_b", 0 0, v0x6000014c5b90_0;  1 drivers
L_0x6000017c4960 .part L_0x6000017c4dc0, 4, 1;
L_0x6000017c4a00 .part L_0x6000017c4dc0, 0, 1;
L_0x6000017c4aa0 .part L_0x6000017c4dc0, 1, 1;
L_0x6000017c4b40 .part L_0x6000017c4dc0, 2, 1;
L_0x6000017c4be0 .part L_0x6000017c4dc0, 4, 1;
L_0x6000017c4c80 .part L_0x6000017c4dc0, 3, 1;
L_0x6000017c4d20 .part L_0x6000017c4dc0, 4, 1;
LS_0x6000017c4dc0_0_0 .concat8 [ 1 1 1 1], v0x6000014c4480_0, v0x6000014c4c60_0, v0x6000014c4f30_0, v0x6000014c5200_0;
LS_0x6000017c4dc0_0_4 .concat8 [ 1 0 0 0], v0x6000014c54d0_0;
L_0x6000017c4dc0 .concat8 [ 4 1 0 0], LS_0x6000017c4dc0_0_0, LS_0x6000017c4dc0_0_4;
S_0x1550041f0 .scope module, "d_ff_0" "d_ff" 2 6, 2 49 0, S_0x155004080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x6000014c4a20_0 .net "clk", 0 0, v0x6000014c5a70_0;  alias, 1 drivers
v0x6000014c4750_0 .net "d", 0 0, L_0x6000017c4960;  1 drivers
v0x6000014c4480_0 .var "q", 0 0;
L_0x158078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014c42d0_0 .net "rst_b", 0 0, L_0x158078010;  1 drivers
v0x6000014c4120_0 .net "set_b", 0 0, v0x6000014c5b90_0;  alias, 1 drivers
E_0x6000033cd980/0 .event negedge, v0x6000014c4120_0, v0x6000014c42d0_0;
E_0x6000033cd980/1 .event posedge, v0x6000014c4a20_0;
E_0x6000033cd980 .event/or E_0x6000033cd980/0, E_0x6000033cd980/1;
S_0x155005d90 .scope module, "d_ff_1" "d_ff" 2 14, 2 49 0, S_0x155004080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x6000014c4b40_0 .net "clk", 0 0, v0x6000014c5a70_0;  alias, 1 drivers
v0x6000014c4bd0_0 .net "d", 0 0, L_0x6000017c4a00;  1 drivers
v0x6000014c4c60_0 .var "q", 0 0;
L_0x158078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014c4cf0_0 .net "rst_b", 0 0, L_0x158078058;  1 drivers
v0x6000014c4d80_0 .net "set_b", 0 0, v0x6000014c5b90_0;  alias, 1 drivers
E_0x6000033cda00/0 .event negedge, v0x6000014c4120_0, v0x6000014c4cf0_0;
E_0x6000033cda00/1 .event posedge, v0x6000014c4a20_0;
E_0x6000033cda00 .event/or E_0x6000033cda00/0, E_0x6000033cda00/1;
S_0x155005f00 .scope module, "d_ff_2" "d_ff" 2 22, 2 49 0, S_0x155004080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x6000014c4e10_0 .net "clk", 0 0, v0x6000014c5a70_0;  alias, 1 drivers
v0x6000014c4ea0_0 .net "d", 0 0, L_0x6000017c4aa0;  1 drivers
v0x6000014c4f30_0 .var "q", 0 0;
L_0x1580780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014c4fc0_0 .net "rst_b", 0 0, L_0x1580780a0;  1 drivers
v0x6000014c5050_0 .net "set_b", 0 0, v0x6000014c5b90_0;  alias, 1 drivers
E_0x6000033cda80/0 .event negedge, v0x6000014c4120_0, v0x6000014c4fc0_0;
E_0x6000033cda80/1 .event posedge, v0x6000014c4a20_0;
E_0x6000033cda80 .event/or E_0x6000033cda80/0, E_0x6000033cda80/1;
S_0x1550050d0 .scope module, "d_ff_3" "d_ff" 2 30, 2 49 0, S_0x155004080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x6000014c50e0_0 .net "clk", 0 0, v0x6000014c5a70_0;  alias, 1 drivers
v0x6000014c5170_0 .net "d", 0 0, L_0x600000dc0690;  1 drivers
v0x6000014c5200_0 .var "q", 0 0;
L_0x1580780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014c5290_0 .net "rst_b", 0 0, L_0x1580780e8;  1 drivers
v0x6000014c5320_0 .net "set_b", 0 0, v0x6000014c5b90_0;  alias, 1 drivers
E_0x6000033cdb80/0 .event negedge, v0x6000014c4120_0, v0x6000014c5290_0;
E_0x6000033cdb80/1 .event posedge, v0x6000014c4a20_0;
E_0x6000033cdb80 .event/or E_0x6000033cdb80/0, E_0x6000033cdb80/1;
S_0x155005240 .scope module, "d_ff_4" "d_ff" 2 38, 2 49 0, S_0x155004080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x6000014c53b0_0 .net "clk", 0 0, v0x6000014c5a70_0;  alias, 1 drivers
v0x6000014c5440_0 .net "d", 0 0, L_0x600000dc0700;  1 drivers
v0x6000014c54d0_0 .var "q", 0 0;
L_0x158078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014c5560_0 .net "rst_b", 0 0, L_0x158078130;  1 drivers
v0x6000014c55f0_0 .net "set_b", 0 0, v0x6000014c5b90_0;  alias, 1 drivers
E_0x6000033cdc40/0 .event negedge, v0x6000014c4120_0, v0x6000014c5560_0;
E_0x6000033cdc40/1 .event posedge, v0x6000014c4a20_0;
E_0x6000033cdc40 .event/or E_0x6000033cdc40/0, E_0x6000033cdc40/1;
    .scope S_0x1550041f0;
T_0 ;
    %wait E_0x6000033cd980;
    %load/vec4 v0x6000014c42d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c4480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000014c4120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014c4480_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000014c4750_0;
    %assign/vec4 v0x6000014c4480_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155005d90;
T_1 ;
    %wait E_0x6000033cda00;
    %load/vec4 v0x6000014c4cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c4c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000014c4d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014c4c60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000014c4bd0_0;
    %assign/vec4 v0x6000014c4c60_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155005f00;
T_2 ;
    %wait E_0x6000033cda80;
    %load/vec4 v0x6000014c4fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c4f30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000014c5050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014c4f30_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000014c4ea0_0;
    %assign/vec4 v0x6000014c4f30_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1550050d0;
T_3 ;
    %wait E_0x6000033cdb80;
    %load/vec4 v0x6000014c5290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c5200_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000014c5320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014c5200_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000014c5170_0;
    %assign/vec4 v0x6000014c5200_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155005240;
T_4 ;
    %wait E_0x6000033cdc40;
    %load/vec4 v0x6000014c5560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c54d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000014c55f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014c54d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x6000014c5440_0;
    %assign/vec4 v0x6000014c54d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1550062e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014c5a70_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x6000014c5a70_0;
    %inv;
    %store/vec4 v0x6000014c5a70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x1550062e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014c5b90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000014c5b90_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1550062e0;
T_7 ;
    %vpi_call 2 91 "$display", v0x6000014c5b00_0 {0 0 0};
    %vpi_call 2 92 "$monitor", "%b", v0x6000014c5b00_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ex4.v";
