[
  {
    "arguments": [
      "/opt/riscv/bin/riscv64-unknown-elf-gcc",
      "-c",
      "-O2",
      "-march=rv32imafc",
      "-mabi=ilp32f",
      "-Wno-builtin-declaration-mismatch",
      "-fno-pic",
      "-fno-stack-protector",
      "-w",
      "-o",
      "build/firmware/OS/kernel.c.o",
      "firmware/OS/kernel.c"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA",
    "file": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/firmware/OS/kernel.c",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/build/firmware/OS/kernel.c.o"
  },
  {
    "arguments": [
      "/usr/bin/g++",
      "-I.",
      "-I/usr/local/share/verilator/include",
      "-I/usr/local/share/verilator/include/vltstd",
      "-DVERILATOR=1",
      "-DVM_COVERAGE=0",
      "-DVM_SC=0",
      "-DVM_TIMING=0",
      "-DVM_TRACE=1",
      "-DVM_TRACE_FST=0",
      "-DVM_TRACE_VCD=1",
      "-DVM_TRACE_SAIF=0",
      "-faligned-new",
      "-fcf-protection=none",
      "-Wno-bool-operation",
      "-Wno-int-in-bool-context",
      "-Wno-shadow",
      "-Wno-sign-compare",
      "-Wno-subobject-linkage",
      "-Wno-tautological-compare",
      "-Wno-uninitialized",
      "-Wno-unused-but-set-parameter",
      "-Wno-unused-but-set-variable",
      "-Wno-unused-parameter",
      "-Wno-unused-variable",
      "-Os",
      "-c",
      "-o",
      "simMain.o",
      "../tb/simMain.cpp"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir",
    "file": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/tb/simMain.cpp",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/simMain.o"
  },
  {
    "arguments": [
      "/usr/bin/g++",
      "-I.",
      "-I/usr/local/share/verilator/include",
      "-I/usr/local/share/verilator/include/vltstd",
      "-DVERILATOR=1",
      "-DVM_COVERAGE=0",
      "-DVM_SC=0",
      "-DVM_TIMING=0",
      "-DVM_TRACE=1",
      "-DVM_TRACE_FST=0",
      "-DVM_TRACE_VCD=1",
      "-DVM_TRACE_SAIF=0",
      "-faligned-new",
      "-fcf-protection=none",
      "-Wno-bool-operation",
      "-Wno-int-in-bool-context",
      "-Wno-shadow",
      "-Wno-sign-compare",
      "-Wno-subobject-linkage",
      "-Wno-tautological-compare",
      "-Wno-uninitialized",
      "-Wno-unused-but-set-parameter",
      "-Wno-unused-but-set-variable",
      "-Wno-unused-parameter",
      "-Wno-unused-variable",
      "-Os",
      "-c",
      "-o",
      "uartsim.o",
      "../tb/uartsim.cpp"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir",
    "file": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/tb/uartsim.cpp",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/uartsim.o"
  },
  {
    "arguments": [
      "/usr/bin/g++",
      "-Os",
      "-I.",
      "-I/usr/local/share/verilator/include",
      "-I/usr/local/share/verilator/include/vltstd",
      "-DVERILATOR=1",
      "-DVM_COVERAGE=0",
      "-DVM_SC=0",
      "-DVM_TIMING=0",
      "-DVM_TRACE=1",
      "-DVM_TRACE_FST=0",
      "-DVM_TRACE_VCD=1",
      "-DVM_TRACE_SAIF=0",
      "-faligned-new",
      "-fcf-protection=none",
      "-Wno-bool-operation",
      "-Wno-int-in-bool-context",
      "-Wno-shadow",
      "-Wno-sign-compare",
      "-Wno-subobject-linkage",
      "-Wno-tautological-compare",
      "-Wno-uninitialized",
      "-Wno-unused-but-set-parameter",
      "-Wno-unused-but-set-variable",
      "-Wno-unused-parameter",
      "-Wno-unused-variable",
      "-c",
      "-o",
      "verilated.o",
      "/usr/local/share/verilator/include/verilated.cpp"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir",
    "file": "/usr/local/share/verilator/include/verilated.cpp",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/verilated.o"
  },
  {
    "arguments": [
      "/usr/bin/g++",
      "-Os",
      "-I.",
      "-I/usr/local/share/verilator/include",
      "-I/usr/local/share/verilator/include/vltstd",
      "-DVERILATOR=1",
      "-DVM_COVERAGE=0",
      "-DVM_SC=0",
      "-DVM_TIMING=0",
      "-DVM_TRACE=1",
      "-DVM_TRACE_FST=0",
      "-DVM_TRACE_VCD=1",
      "-DVM_TRACE_SAIF=0",
      "-faligned-new",
      "-fcf-protection=none",
      "-Wno-bool-operation",
      "-Wno-int-in-bool-context",
      "-Wno-shadow",
      "-Wno-sign-compare",
      "-Wno-subobject-linkage",
      "-Wno-tautological-compare",
      "-Wno-uninitialized",
      "-Wno-unused-but-set-parameter",
      "-Wno-unused-but-set-variable",
      "-Wno-unused-parameter",
      "-Wno-unused-variable",
      "-c",
      "-o",
      "verilated_vcd_c.o",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir",
    "file": "/usr/local/share/verilator/include/verilated_vcd_c.cpp",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/verilated_vcd_c.o"
  },
  {
    "arguments": [
      "/usr/bin/g++",
      "-Os",
      "-I.",
      "-I/usr/local/share/verilator/include",
      "-I/usr/local/share/verilator/include/vltstd",
      "-DVERILATOR=1",
      "-DVM_COVERAGE=0",
      "-DVM_SC=0",
      "-DVM_TIMING=0",
      "-DVM_TRACE=1",
      "-DVM_TRACE_FST=0",
      "-DVM_TRACE_VCD=1",
      "-DVM_TRACE_SAIF=0",
      "-faligned-new",
      "-fcf-protection=none",
      "-Wno-bool-operation",
      "-Wno-int-in-bool-context",
      "-Wno-shadow",
      "-Wno-sign-compare",
      "-Wno-subobject-linkage",
      "-Wno-tautological-compare",
      "-Wno-uninitialized",
      "-Wno-unused-but-set-parameter",
      "-Wno-unused-but-set-variable",
      "-Wno-unused-parameter",
      "-Wno-unused-variable",
      "-c",
      "-o",
      "verilated_threads.o",
      "/usr/local/share/verilator/include/verilated_threads.cpp"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir",
    "file": "/usr/local/share/verilator/include/verilated_threads.cpp",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/verilated_threads.o"
  },
  {
    "arguments": [
      "/usr/bin/g++",
      "-Os",
      "-I.",
      "-I/usr/local/share/verilator/include",
      "-I/usr/local/share/verilator/include/vltstd",
      "-DVERILATOR=1",
      "-DVM_COVERAGE=0",
      "-DVM_SC=0",
      "-DVM_TIMING=0",
      "-DVM_TRACE=1",
      "-DVM_TRACE_FST=0",
      "-DVM_TRACE_VCD=1",
      "-DVM_TRACE_SAIF=0",
      "-faligned-new",
      "-fcf-protection=none",
      "-Wno-bool-operation",
      "-Wno-int-in-bool-context",
      "-Wno-shadow",
      "-Wno-sign-compare",
      "-Wno-subobject-linkage",
      "-Wno-tautological-compare",
      "-Wno-uninitialized",
      "-Wno-unused-but-set-parameter",
      "-Wno-unused-but-set-variable",
      "-Wno-unused-parameter",
      "-Wno-unused-variable",
      "-c",
      "-o",
      "VSOC__ALL.o",
      "VSOC__ALL.cpp"
    ],
    "directory": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir",
    "file": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/VSOC__ALL.cpp",
    "output": "/home/vagrant/Programming/FPGA/Risc-V-FPGA/obj_dir/VSOC__ALL.o"
  }
]
