$date
	Mon Aug 18 16:27:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module addsub_tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var reg 1 % M $end
$var reg 1 & x0 $end
$var reg 1 ' x1 $end
$var reg 1 ( x2 $end
$var reg 1 ) x3 $end
$var reg 1 * y0 $end
$var reg 1 + y1 $end
$var reg 1 , y2 $end
$var reg 1 - y3 $end
$scope module e1 $end
$var wire 1 % M $end
$var wire 1 & x0 $end
$var wire 1 ' x1 $end
$var wire 1 ( x2 $end
$var wire 1 ) x3 $end
$var wire 1 * y0 $end
$var wire 1 . y0_ $end
$var wire 1 + y1 $end
$var wire 1 / y1_ $end
$var wire 1 , y2 $end
$var wire 1 0 y2_ $end
$var wire 1 - y3 $end
$var wire 1 1 y3_ $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 2 cout $end
$scope module stage0 $end
$var wire 1 % carryin $end
$var wire 1 & x0 $end
$var wire 1 ' x1 $end
$var wire 1 ( x2 $end
$var wire 1 ) x3 $end
$var wire 1 . y0 $end
$var wire 1 / y1 $end
$var wire 1 0 y2 $end
$var wire 1 1 y3 $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 2 carryout $end
$var wire 1 3 c3 $end
$var wire 1 4 c2 $end
$var wire 1 5 c1 $end
$scope module stage0 $end
$var wire 1 % Cin $end
$var wire 1 5 Cout $end
$var wire 1 $ s $end
$var wire 1 & x $end
$var wire 1 . y $end
$upscope $end
$scope module stage1 $end
$var wire 1 5 Cin $end
$var wire 1 4 Cout $end
$var wire 1 # s $end
$var wire 1 ' x $end
$var wire 1 / y $end
$upscope $end
$scope module stage2 $end
$var wire 1 4 Cin $end
$var wire 1 3 Cout $end
$var wire 1 " s $end
$var wire 1 ( x $end
$var wire 1 0 y $end
$upscope $end
$scope module stage3 $end
$var wire 1 3 Cin $end
$var wire 1 2 Cout $end
$var wire 1 ! s $end
$var wire 1 ) x $end
$var wire 1 1 y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
14
13
02
01
00
1/
1.
0-
0,
1+
1*
0)
1(
1'
0&
0%
1$
0#
0"
1!
$end
#10
04
1#
0"
0!
12
05
0.
0/
10
11
1$
1%
#20
