/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2020 Keith & Koep GmbH
 *
 * This file works as abstraction layer between different Trizeps modules.
 * It is based on imx8mm-pinfuncs.h
 * 
 */

#ifndef __DTS_SBCSOM_PINFUNC_H
#define __DTS_SBCSOM_PINFUNC_H

#define KK_RSRVD_IN	            (1 << 0)
#define KK_RSRVD_OUT            (0 << 0)
#define KK_RSRVD_CHANGEABLE     (1 << 6)
#define KK_RSRVD_OUT_LO		    ((0 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_OUT_HI		    ((1 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_REQUEST(_idx)	((1 << 8) | ((_idx) << 16))
#define KK_RSRVD_EXPORT			(1 << 5)					// @+15.05.2017 S&B HL

#define PAD_GPIO_PU  (MX8MM_IOMUXC_PULLUP_ENABLE|MX8MM_IOMUXC_HYS|MX8MM_IOMUXC_SLOW|MX8MM_IOMUXC_DRIVE(6))
#define PAD_GPIO_PD  (MX8MM_IOMUXC_PULLDOWN_ENABLE|MX8MM_IOMUXC_HYS|MX8MM_IOMUXC_SLOW|MX8MM_IOMUXC_DRIVE(6))
#define PAD_GPIO_HYS (MX8MM_IOMUXC_HYS|MX8MM_IOMUXC_SLOW|MX8MM_IOMUXC_DRIVE(6))
#define PAD_GPIO     (MX8MM_IOMUXC_FAST|MX8MM_IOMUXC_DRIVE(6))
#define PAD_GPIO_OD  (MX8MM_IOMUXC_PULLUP_ENABLE|MX8MM_IOMUXC_HYS|MX8MM_IOMUXC_OPEN_DRAIN|MX8MM_IOMUXC_SLOW|MX8MM_IOMUXC_DRIVE(6))

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */

#define PIN1B35_GPIO1_IO1                                   0x02C 0x294 0x000 0x0 0x0
#define PIN1B35_GPIO                                        0x02C 0x294 0x000 0x0 0x0
#define pin1b35_gpio     &gpio1 1
#define PIN1B35_PWM1_OUT                                    0x02C 0x294 0x000 0x1 0x0
#define PIN1B35_ANAMIX_REF_CLK_24M                          0x02C 0x294 0x4BC 0x5 0x0
#define PIN1B35_CCMSRCGPCMIX_EXT_CLK2                       0x02C 0x294 0x000 0x6 0x0
#define PIN1B35_SJC_ACTIVE                                  0x02C 0x294 0x000 0x7 0x0
#define WDOGRESET_GPIO1_IO2                                0x030 0x298 0x000 0x0 0x0
#define WDOGRESET_GPIO                                     0x030 0x298 0x000 0x0 0x0
#define WDOGRESET_WDOG1_WDOG_B                             0x030 0x298 0x000 0x1 0x0
#define WDOGRESET_WDOG1_WDOG_ANY                           0x030 0x298 0x000 0x5 0x0
#define WDOGRESET_SJC_DE_B                                 0x030 0x298 0x000 0x7 0x0
#define PIN1B22_GPIO1_IO3                                  0x034 0x29C 0x000 0x0 0x0
#define PIN1B22_GPIO                                       0x034 0x29C 0x000 0x0 0x0
#define pin1b22_gpio    &gpio1 3
#define CAMERA_PWDN                                        0x034 0x29C 0x000 0x0 0x0
#define camera_pwdn    &gpio1 3
#define PIN1B22_USDHC1_VSELECT                              0x034 0x29C 0x000 0x1 0x0
#define PIN1B22_SDMA1_EXT_EVENT0                            0x034 0x29C 0x000 0x5 0x0
#define PIN1B22_ANAMIX_XTAL_OK                              0x034 0x29C 0x000 0x6 0x0
#define PIN1B22_SJC_DONE                                    0x034 0x29C 0x000 0x7 0x0
#define LVDS_EN_GPIO1_IO4                                   0x038 0x2A0 0x000 0x0 0x0
#define LVDS_EN_GPIO                                       0x038 0x2A0 0x000 0x0 0x0
#define lvds_en_gpio    &gpio1 4
#define LVDS_EN_USDHC2_VSELECT                              0x038 0x2A0 0x000 0x1 0x0
#define LVDS_EN_SDMA1_EXT_EVENT1                            0x038 0x2A0 0x000 0x5 0x0
#define LVDS_EN_ANAMIX_XTAL_OK_LV                           0x038 0x2A0 0x000 0x6 0x0
#define LVDS_EN_USDHC1_TEST_TRIG                            0x038 0x2A0 0x000 0x7 0x0
#define PIN1B36_GPIO1_IO5                                   0x03C 0x2A4 0x000 0x0 0x0
#define PIN1B36_GPIO                                       0x03C 0x2A4 0x000 0x0 0x0
#define pin1b36_gpio    &gpio1 5
#define DISPLAY_ENABLE                                       0x03C 0x2A4 0x000 0x0 0x0
#define display_enable    &gpio1 5
#define PIN1B36_M4_NMI                                      0x03C 0x2A4 0x000 0x1 0x0
#define PIN1B36_CCMSRCGPCMIX_PMIC_READY                     0x03C 0x2A4 0x000 0x5 0x0
#define PIN1B36_CCMSRCGPCMIX_INT_BOOT                       0x03C 0x2A4 0x000 0x6 0x0
#define PIN1B36_USDHC2_TEST_TRIG                            0x03C 0x2A4 0x000 0x7 0x0
#define ENET_ENABLE_GPIO1_IO6                                   0x040 0x2A8 0x000 0x0 0x0
#define ENET_ENABLE_GPIO                                       0x040 0x2A8 0x000 0x0 0x0
#define enet_enable_gpio    &gpio1 6
#define CAMERA_RESET                                       0x040 0x2A8 0x000 0x0 0x0
#define camera_reset    &gpio1 6
#define ENET_ENABLE_ENET1_MDC                                   0x040 0x2A8 0x000 0x1 0x0
#define ENET_ENABLE_USDHC1_CD_B                                 0x040 0x2A8 0x000 0x5 0x0
#define ENET_ENABLE_CCMSRCGPCMIX_EXT_CLK3                       0x040 0x2A8 0x000 0x6 0x0
#define ENET_ENABLE_ECSPI1_TEST_TRIG                            0x040 0x2A8 0x000 0x7 0x0
#define LVDS_CLK_GPIO1_IO7                                   0x044 0x2AC 0x000 0x0 0x0
#define LVDS_CLK_GPIO                                        0x044 0x2AC 0x000 0x0 0x0
#define lvds_clk_gpio     &gpio1 7
#define LVDS_CLK_ENET1_MDIO                                  0x044 0x2AC 0x000 0x1 0x0
#define LVDS_CLK_USDHC1_WP                                   0x044 0x2AC 0x000 0x5 0x0
#define LVDS_CLK_CCMSRCGPCMIX_EXT_CLK4                       0x044 0x2AC 0x000 0x6 0x0
#define LVDS_CLK_ECSPI2_TEST_TRIG                            0x044 0x2AC 0x000 0x7 0x0
#define LED_GPIO_GPIO1_IO8                                   0x048 0x2B0 0x000 0x0 0x0
#define LED_GPIO_GPIO                                       0x048 0x2B0 0x000 0x0 0x0
#define led_gpio_gpio    &gpio1 8
#define LED_GPIO_ENET1_1588_EVENT0_IN                        0x048 0x2B0 0x000 0x1 0x0
#define LED_GPIO_USDHC2_RESET_B                              0x048 0x2B0 0x000 0x5 0x0
#define LED_GPIO_CCMSRCGPCMIX_WAIT                           0x048 0x2B0 0x000 0x6 0x0
#define LED_GPIO_QSPI_TEST_TRIG                              0x048 0x2B0 0x000 0x7 0x0
#define ENET_RESET_GPIO1_IO9                                   0x04C 0x2B4 0x000 0x0 0x0
#define ENET_RESET_GPIO                                        0x04C 0x2B4 0x000 0x0 0x0
#define ENET_RESET_ENET1_1588_EVENT0_OUT                       0x04C 0x2B4 0x000 0x1 0x0
#define ENET_RESET_SDMA2_EXT_EVENT0                            0x04C 0x2B4 0x000 0x5 0x0
#define ENET_RESET_CCMSRCGPCMIX_STOP                           0x04C 0x2B4 0x000 0x6 0x0
#define ENET_RESET_RAWNAND_TEST_TRIG                           0x04C 0x2B4 0x000 0x7 0x0
#define ENET_WOL_GPIO1_IO10                                  0x050 0x2B8 0x000 0x0 0x0
#define ENET_WOL_GPIO                                        0x050 0x2B8 0x000 0x0 0x0
#define ENET_WOL_USB1_OTG_ID                                 0x050 0x2B8 0x000 0x1 0x0
#define ENET_WOL_OCOTP_CTRL_WRAPPER_FUSE_LATCHED             0x050 0x2B8 0x000 0x7 0x0
#define ENET_INT_GPIO1_IO11                                  0x054 0x2BC 0x000 0x0 0x0
#define ENET_INT_GPIO                                         0x054 0x2BC 0x000 0x0 0x0
#define ENET_INT_USB2_OTG_ID                                 0x054 0x2BC 0x000 0x1 0x0
#define ENET_INT_CCMSRCGPCMIX_PMIC_READY                     0x054 0x2BC 0x4BC 0x5 0x1
#define ENET_INT_CCMSRCGPCMIX_OUT0                           0x054 0x2BC 0x000 0x6 0x0
#define ENET_INT_CAAM_WRAPPER_RNG_OSC_OBS                    0x054 0x2BC 0x000 0x7 0x0
#define SD_VSEL_GPIO1_IO12                                  0x058 0x2C0 0x000 0x0 0x0
#define SD_VSEL_GPIO                                      0x058 0x2C0 0x000 0x0 0x0
#define sd_vsel_gpio    &gpio1 12
#define SD_VSEL_USB1_OTG_PWR                                0x058 0x2C0 0x000 0x1 0x0
#define SD_VSEL_SDMA2_EXT_EVENT1                            0x058 0x2C0 0x000 0x5 0x0
#define SD_VSEL_CCMSRCGPCMIX_OUT1                           0x058 0x2C0 0x000 0x6 0x0
#define SD_VSEL_CSU_CSU_ALARM_AUT0                          0x058 0x2C0 0x000 0x7 0x0
#define USB_OC_GPIO1_IO13                                  0x05C 0x2C4 0x000 0x0 0x0
#define USB_OC_GPIO                                      0x05C 0x2C4 0x000 0x0 0x0
#define usb_oc_gpio    &gpio1 13
#define USB_OC_USB1_OTG_OC                                 0x05C 0x2C4 0x000 0x1 0x0
#define USB_OC_PWM2_OUT                                    0x05C 0x2C4 0x000 0x5 0x0
#define USB_OC_CCMSRCGPCMIX_OUT2                           0x05C 0x2C4 0x000 0x6 0x0
#define USB_OC_CSU_CSU_ALARM_AUT1                          0x05C 0x2C4 0x000 0x7 0x0
#define BBCLK2_GPIO1_IO14                                  0x060 0x2C8 0x000 0x0 0x0
#define BBCLK2_GPIO                                        0x060 0x2C8 0x000 0x0 0x0
#define bbclk2_gpio    &gpio1 14
#define BBCLK2_USB2_OTG_PWR                                0x060 0x2C8 0x000 0x1 0x0
#define BBCLK2_PWM3_OUT                                    0x060 0x2C8 0x000 0x5 0x0
#define BBCLK2_CCMSRCGPCMIX_CLKO1                          0x060 0x2C8 0x000 0x6 0x0
#define BBCLK2_CSU_CSU_ALARM_AUT2                          0x060 0x2C8 0x000 0x7 0x0
#define HDMI_INT_GPIO1_IO15                                  0x064 0x2CC 0x000 0x0 0x0
#define HDMI_INT_GPIO                                        0x064 0x2CC 0x000 0x0 0x0
#define hdmi_int_gpio    &gpio1 15
#define hdmi_int_gpio_parent  &gpio1
#define hdmi_int_gpio_pin     15
#define HDMI_INT_USB2_OTG_OC                                 0x064 0x2CC 0x000 0x1 0x0
#define HDMI_INT_PWM4_OUT                                    0x064 0x2CC 0x000 0x5 0x0
#define HDMI_INT_CCMSRCGPCMIX_CLKO2                          0x064 0x2CC 0x000 0x6 0x0
#define HDMI_INT_CSU_CSU_INT_DEB                             0x064 0x2CC 0x000 0x7 0x0
#define PIN1B37_USDHC2_CD_B                                   0x0D0 0x338 0x000 0x0 0x0
#define PIN1B37_GPIO2_IO12                                    0x0D0 0x338 0x000 0x5 0x0
#define PIN1B37_GPIO                                         0x0D0 0x338 0x000 0x5 0x0
#define pin1b37_gpio     &gpio2 12
#define PIN1B39_USDHC2_CLK                                     0x0D4 0x33C 0x000 0x0 0x0
#define PIN1B39_GPIO2_IO13                                     0x0D4 0x33C 0x000 0x5 0x0
#define PIN1B39_GPIO                                          0x0D4 0x33C 0x000 0x5 0x0
#define pin1b39_gpio     &gpio2 13
#define PIN1B39_CCMSRCGPCMIX_OBSERVE0                          0x0D4 0x33C 0x000 0x6 0x0
#define PIN1B39_OBSERVE_MUX_OUT0                               0x0D4 0x33C 0x000 0x7 0x0
#define PIN1B40_USDHC2_CMD                                     0x0D8 0x340 0x000 0x0 0x0
#define PIN1B40_GPIO2_IO14                                     0x0D8 0x340 0x000 0x5 0x0
#define PIN1B40_GPIO                                         0x0D8 0x340 0x000 0x5 0x0
#define pin1b40_gpio    &gpio2 14
#define PIN1B40_CCMSRCGPCMIX_OBSERVE1                          0x0D8 0x340 0x000 0x6 0x0
#define PIN1B40_OBSERVE_MUX_OUT1                               0x0D8 0x340 0x000 0x7 0x0
#define PIN1B41_USDHC2_DATA0                                 0x0DC 0x344 0x000 0x0 0x0
#define PIN1B41_GPIO2_IO15                                   0x0DC 0x344 0x000 0x5 0x0
#define PIN1B41_GPIO                                         0x0DC 0x344 0x000 0x5 0x0
#define pin1b41_gpio    &gpio2 15
#define PIN1B41_CCMSRCGPCMIX_OBSERVE2                        0x0DC 0x344 0x000 0x6 0x0
#define PIN1B41_OBSERVE_MUX_OUT2                             0x0DC 0x344 0x000 0x7 0x0
#define PIN1B42_USDHC2_DATA1                                 0x0E0 0x348 0x000 0x0 0x0
#define PIN1B42_GPIO2_IO16                                   0x0E0 0x348 0x000 0x5 0x0
#define PIN1B42_GPIO                                    0x0E0 0x348 0x000 0x5 0x0
#define pin1b42_gpio     &gpio2 16
#define PIN1B42_CCMSRCGPCMIX_WAIT                            0x0E0 0x348 0x000 0x6 0x0
#define PIN1B42_OBSERVE_MUX_OUT3                             0x0E0 0x348 0x000 0x7 0x0
#define PIN1B43_USDHC2_DATA2                                 0x0E4 0x34C 0x000 0x0 0x0
#define PIN1B43_GPIO2_IO17                                   0x0E4 0x34C 0x000 0x5 0x0
#define PIN1B43_GPIO                                    0x0E4 0x34C 0x000 0x5 0x0
#define PIN1B43      &gpio2 17
#define PIN1B43_CCMSRCGPCMIX_STOP                            0x0E4 0x34C 0x000 0x6 0x0
#define PIN1B43_OBSERVE_MUX_OUT4                             0x0E4 0x34C 0x000 0x7 0x0
#define PIN1B44_USDHC2_DATA3                                 0x0E8 0x350 0x000 0x0 0x0
#define PIN1B44_GPIO2_IO18                                   0x0E8 0x350 0x000 0x5 0x0
#define PIN1B44_GPIO                                         0x0E8 0x350 0x000 0x5 0x0
#define PIN1B44_gpio &gpio2 18
#define PIN1B44_CCMSRCGPCMIX_EARLY_RESET                     0x0E8 0x350 0x000 0x6 0x0
#define PIN1B21_USDHC2_RESET_B                           0x0EC 0x354 0x000 0x0 0x0
#define PIN1B21_GPIO2_IO19                               0x0EC 0x354 0x000 0x5 0x0
#define PIN1B21_GPIO                                     0x0EC 0x354 0x000 0x5 0x0
#define PCIE_RESET_GPIO2_IO19                               0x0EC 0x354 0x000 0x5 0x0
#define PCIE_RESET_GPIO                                     0x0EC 0x354 0x000 0x5 0x0
#define pcie_reset_gpio &gpio2 19
#define PIN1B21_CCMSRCGPCMIX_SYSTEM_RESET                0x0EC 0x354 0x000 0x6 0x0
#define PIN0B39_RAWNAND_ALE                                   0x0F4 0x35C 0x000 0x0 0x0
#define PIN0B39_QSPI_A_SCLK                                   0x0F4 0x35C 0x000 0x1 0x0
#define PIN0B39_GPIO3_IO0                                     0x0F4 0x35C 0x000 0x5 0x0
#define PIN0B39_GPIO                                         0x0F4 0x35C 0x000 0x5 0x0
#define PIN0B39_gpio    &gpio3 0
#define PIN0B39_SIM_M_HPROT0                                  0x0F4 0x35C 0x000 0x7 0x0
#define PIN0B40_RAWNAND_CE0_B                               0x0F8 0x360 0x000 0x0 0x0
#define PIN0B40_QSPI_A_SS0_B                                0x0F8 0x360 0x000 0x1 0x0
#define PIN0B40_GPIO3_IO1                                   0x0F8 0x360 0x000 0x5 0x0
#define PIN0B40_GPIO                                       0x0F8 0x360 0x000 0x5 0x0
#define pin0b40_gpio    &gpio3 1
#define PIN0B40_SIM_M_HPROT1                                0x0F8 0x360 0x000 0x7 0x0
#define PIN1B33_RAWNAND_CE1_B                               0x0FC 0x364 0x000 0x0 0x0
#define PIN1B33_QSPI_A_SS1_B                                0x0FC 0x364 0x000 0x1 0x0
#define PIN1B33_USDHC3_STROBE                               0x0FC 0x364 0x000 0x2 0x0
#define PIN1B33_GPIO3_IO2                                   0x0FC 0x364 0x000 0x5 0x0
#define PIN1B33_GPIO                                        0x0FC 0x364 0x000 0x5 0x0
#define pin1b33_gpio  &gpio3 2
#define PIN1B33_SIM_M_HPROT2                                0x0FC 0x364 0x000 0x7 0x0
#define PCIE_WAKE_RAWNAND_CE1_B                               0x0FC 0x364 0x000 0x0 0x0
#define PCIE_WAKE_QSPI_A_SS1_B                                0x0FC 0x364 0x000 0x1 0x0
#define PCIE_WAKE_USDHC3_STROBE                               0x0FC 0x364 0x000 0x2 0x0
#define PCIE_WAKE_GPIO3_IO2                                   0x0FC 0x364 0x000 0x5 0x0
#define PCIE_WAKE_GPIO                                        0x0FC 0x364 0x000 0x5 0x0
#define pcie_wake_gpio  &gpio3 2
#define PCIE_WAKE_SIM_M_HPROT2                                0x0FC 0x364 0x000 0x7 0x0
#define PIN0A06_RAWNAND_CE2_B                               0x100 0x368 0x000 0x0 0x0
#define PIN0A06_QSPI_B_SS0_B                                0x100 0x368 0x000 0x1 0x0
#define PIN0A06_USDHC3_DATA5                                0x100 0x368 0x000 0x2 0x0
#define PIN0A06_GPIO3_IO3                                   0x100 0x368 0x000 0x5 0x0
#define PIN0A06_GPIO                                   0x100 0x368 0x000 0x5 0x0
#define PIN0A06_gpio    &gpio3 3
#define PIN0A06_SIM_M_HPROT3                                0x100 0x368 0x000 0x7 0x0
#define TOUCH_INT                                   0x104 0x36C 0x000 0x5 0x0
#define touch_int     &gpio3 4
#define touch_int_parent  &gpio3
#define touch_int_pin     4
#define WL_POWERDOWN_RAWNAND_CLE                                   0x108 0x370 0x000 0x0 0x0
#define WL_POWERDOWN_QSPI_B_SCLK                                   0x108 0x370 0x000 0x1 0x0
#define WL_POWERDOWN_USDHC3_DATA7                                  0x108 0x370 0x000 0x2 0x0
#define WL_POWERDOWN_GPIO3_IO5                                     0x108 0x370 0x000 0x5 0x0
#define WL_POWERDOWN_GPIO                                     0x108 0x370 0x000 0x5 0x0
#define wl_powerdown_gpio   &gpio3 5
#define WL_POWERDOWN_SIM_M_HADDR1                                  0x108 0x370 0x000 0x7 0x0
#define PIN0B41_RAWNAND_DATA00                             0x10C 0x374 0x000 0x0 0x0
#define PIN0B41_QSPI_A_DATA0                               0x10C 0x374 0x000 0x1 0x0
#define PIN0B41_GPIO3_IO6                                  0x10C 0x374 0x000 0x5 0x0
#define PIN0B41_gpio    &gpio3 6
#define PIN0B41_GPIO                                      0x10C 0x374 0x000 0x5 0x0
#define PIN0B41_SIM_M_HADDR2                               0x10C 0x374 0x000 0x7 0x0
#define PIN0B42_RAWNAND_DATA01                             0x110 0x378 0x000 0x0 0x0
#define PIN0B42_QSPI_A_DATA1                               0x110 0x378 0x000 0x1 0x0
#define PIN0B42_GPIO3_IO7                                  0x110 0x378 0x000 0x5 0x0
#define PIN0B42_GPIO                                      0x110 0x378 0x000 0x5 0x0
#define PIN0B42_gpio    &gpio3 7
#define PIN0B42_SIM_M_HADDR3                               0x110 0x378 0x000 0x7 0x0
#define PIN0B43_RAWNAND_DATA02                             0x114 0x37C 0x000 0x0 0x0
#define PIN0B43_QSPI_A_DATA2                               0x114 0x37C 0x000 0x1 0x0
#define PIN0B43_GPIO3_IO8                                  0x114 0x37C 0x000 0x5 0x0
#define PIN0B43_GPIO                                      0x114 0x37C 0x000 0x5 0x0
#define PIN0B43_SIM_M_HADDR4                               0x114 0x37C 0x000 0x7 0x0
#define PIN0B44_RAWNAND_DATA03                             0x118 0x380 0x000 0x0 0x0
#define PIN0B44_QSPI_A_DATA3                               0x118 0x380 0x000 0x1 0x0
#define PIN0B44_GPIO3_IO9                                  0x118 0x380 0x000 0x5 0x0
#define PIN0B44_GPIO                                      0x118 0x380 0x000 0x5 0x0
#define PIN0B44_SIM_M_HADDR5                               0x118 0x380 0x000 0x7 0x0
#define SD3_DATA0_RAWNAND_DATA04                             0x11C 0x384 0x000 0x0 0x0
#define SD3_DATA0_QSPI_B_DATA0                               0x11C 0x384 0x000 0x1 0x0
#define SD3_DATA0_USDHC3_DATA0                               0x11C 0x384 0x000 0x2 0x0
#define SD3_DATA0_GPIO3_IO10                                 0x11C 0x384 0x000 0x5 0x0
#define SD3_DATA0_GPIO                                     0x11C 0x384 0x000 0x5 0x0
#define SD3_DATA0_SIM_M_HADDR6                               0x11C 0x384 0x000 0x7 0x0
#define SD3_DATA1_RAWNAND_DATA05                             0x120 0x388 0x000 0x0 0x0
#define SD3_DATA1_QSPI_B_DATA1                               0x120 0x388 0x000 0x1 0x0
#define SD3_DATA1_USDHC3_DATA1                               0x120 0x388 0x000 0x2 0x0
#define SD3_DATA1_GPIO3_IO11                                 0x120 0x388 0x000 0x5 0x0
#define SD3_DATA1_GPIO                                     0x120 0x388 0x000 0x5 0x0
#define SD3_DATA1_SIM_M_HADDR7                               0x120 0x388 0x000 0x7 0x0
#define SD3_DATA2_RAWNAND_DATA06                             0x124 0x38C 0x000 0x0 0x0
#define SD3_DATA2_QSPI_B_DATA2                               0x124 0x38C 0x000 0x1 0x0
#define SD3_DATA2_USDHC3_DATA2	                            0x124 0x38C 0x000 0x2 0x0
#define SD3_DATA2_GPIO3_IO12                                 0x124 0x38C 0x000 0x5 0x0
#define SD3_DATA2_GPIO                                       0x124 0x38C 0x000 0x5 0x0
#define SD3_DATA2_SIM_M_HADDR8                               0x124 0x38C 0x000 0x7 0x0
#define SD3_DATA3_RAWNAND_DATA07                             0x128 0x390 0x000 0x0 0x0
#define SD3_DATA3_QSPI_B_DATA3                               0x128 0x390 0x000 0x1 0x0
#define SD3_DATA3_USDHC3_DATA3                               0x128 0x390 0x000 0x2 0x0
#define SD3_DATA3_GPIO3_IO13                                 0x128 0x390 0x000 0x5 0x0
#define SD3_DATA3_GPIO                                       0x128 0x390 0x000 0x5 0x0
#define SD3_DATA3_SIM_M_HADDR9                               0x128 0x390 0x000 0x7 0x0
#define RESET_OUT_RAWNAND_DQS                                   0x12C 0x394 0x000 0x0 0x0
#define RESET_OUT_QSPI_A_DQS                                    0x12C 0x394 0x000 0x1 0x0
#define RESET_OUT_GPIO3_IO14                                    0x12C 0x394 0x000 0x5 0x0
#define RESET_OUT_GPIO                                     0x12C 0x394 0x000 0x5 0x0
#define RESET_OUT_SIM_M_HADDR10                                 0x12C 0x394 0x000 0x7 0x0
#define USBC_SWITCH_RAWNAND_RE_B                                 0x130 0x398 0x000 0x0 0x0
#define USBC_SWITCH_QSPI_B_DQS                                   0x130 0x398 0x000 0x1 0x0
#define USBC_SWITCH_USDHC3_DATA4                                 0x130 0x398 0x000 0x2 0x0
#define USBC_SWITCH_GPIO3_IO15                                   0x130 0x398 0x000 0x5 0x0
#define USBC_SWITCH_GPIO                                       0x130 0x398 0x000 0x5 0x0
#define usbc_switch_gpio    &gpio3 15
#define USBC_SWITCH_SIM_M_HADDR11                                0x130 0x398 0x000 0x7 0x0
#define PIN0A07_RAWNAND_READY_B                           0x134 0x39C 0x000 0x0 0x0
#define PIN0A07_GPIO3_IO16                                0x134 0x39C 0x000 0x5 0x0
#define PIN0A07_GPIO                                 0x134 0x39C 0x000 0x5 0x0
#define PIN0A07_SIM_M_HADDR12                             0x134 0x39C 0x000 0x7 0x0
#define SD3_CLK_RAWNAND_WE_B                                 0x138 0x3A0 0x000 0x0 0x0
#define SD3_CLK_USDHC3_CLK                                   0x138 0x3A0 0x000 0x12 0x0
#define SD3_CLK_GPIO3_IO17                                   0x138 0x3A0 0x000 0x5 0x0
#define SD3_CLK_GPIO                                    0x138 0x3A0 0x000 0x5 0x0
#define SD3_CLK_SIM_M_HADDR13                                0x138 0x3A0 0x000 0x7 0x0
#define SD3_CMD_RAWNAND_WP_B                                 0x13C 0x3A4 0x000 0x0 0x0
#define SD3_CMD_USDHC3_CMD                                   0x13C 0x3A4 0x000 0x2 0x0
#define SD3_CMD_GPIO3_IO18                                   0x13C 0x3A4 0x000 0x5 0x0
#define SD3_CMD_GPIO                                    0x13C 0x3A4 0x000 0x5 0x0
#define SD3_CMD_SIM_M_HADDR14                                0x13C 0x3A4 0x000 0x7 0x0
#define PIN0B20_SAI5_RX_SYNC                                 0x140 0x3A8 0x4E4 0x0 0x0
#define PIN0B20_SAI1_TX_DATA0                                0x140 0x3A8 0x000 0x1 0x0
#define PIN0B20_GPIO3_IO19                                   0x140 0x3A8 0x000 0x5 0x0
#define PIN0B20_GPIO                                        0x140 0x3A8 0x000 0x5 0x0
#define PIN0B21_SAI5_RX_BCLK                                  0x144 0x3AC 0x4D0 0x0 0x0
#define PIN0B21_SAI1_TX_DATA1                                 0x144 0x3AC 0x000 0x1 0x0
#define PIN0B21_PDM_CLK                                       0x144 0x3AC 0x000 0x4 0x0
#define PIN0B21_GPIO3_IO20                                    0x144 0x3AC 0x000 0x5 0x0
#define PIN0B21_GPIO                                         0x144 0x3AC 0x000 0x5 0x0
#define TOUCH_INT2                                        0x148 0x3B0 0x000 0x5 0x0
#define touch_int2  &gpio3 21
#define touch_int2_parent  &gpio3
#define touch_int2_pin     21
#define PIN1B34_SAI5_RX_DATA1                                0x14C 0x3B4 0x4D8 0x0 0x0
#define PIN1B34_SAI1_TX_DATA3                                0x14C 0x3B4 0x000 0x1 0x0
#define PIN1B34_SAI1_TX_SYNC                                 0x14C 0x3B4 0x4CC 0x2 0x0
#define PIN1B34_SAI5_TX_SYNC                                 0x14C 0x3B4 0x4EC 0x3 0x0
#define PIN1B34_PDM_DATA1                                    0x14C 0x3B4 0x538 0x4 0x0
#define PIN1B34_GPIO3_IO22                                   0x14C 0x3B4 0x000 0x5 0x0
#define PIN1B34_GPIO                                        0x14C 0x3B4 0x000 0x5 0x0
#define pin1b34_gpio &gpio3 22
#define TOUCH_RESET                                         0x150 0x3B8 0x000 0x5 0x0
#define touch_reset     &gpio3 23
#define SD3_DET_SAI5_RX_DATA3                                0x154 0x3BC 0x4E0 0x0 0x0
#define SD3_DET_SAI1_TX_DATA5                                0x154 0x3BC 0x000 0x1 0x0
#define SD3_DET_SAI1_TX_SYNC                                 0x154 0x3BC 0x4CC 0x2 0x2
#define SD3_DET_SAI5_TX_DATA0                                0x154 0x3BC 0x000 0x3 0x0
#define SD3_DET_PDM_DATA3                                    0x154 0x3BC 0x540 0x4 0x0
#define SD3_DET_GPIO3_IO24                                   0x154 0x3BC 0x000 0x5 0x0
#define SD3_DET_GPIO                                        0x154 0x3BC 0x000 0x5 0x0
#define PIN0B33_SAI1_RX_DATA0                                0x164 0x3CC 0x000 0x0 0x0
#define PIN0B33_SAI5_RX_DATA0                                0x164 0x3CC 0x4D4 0x1 0x1
#define PIN0B33_PDM_DATA0                                    0x164 0x3CC 0x534 0x3 0x1
#define PIN0B33_CORESIGHT_TRACE0                             0x164 0x3CC 0x000 0x4 0x0
#define PIN0B33_GPIO4_IO2                                    0x164 0x3CC 0x000 0x5 0x0
#define PIN0B33_GPIO                                         0x164 0x3CC 0x000 0x5 0x0
#define PIN0B33_CCMSRCGPCMIX_BOOT_CFG0                       0x164 0x3CC 0x000 0x6 0x0
#define PIN0B33_SIM_M_HADDR17                                0x164 0x3CC 0x000 0x7 0x0
#define PIN0B34_SAI1_RX_DATA1                                0x168 0x3D0 0x000 0x0 0x0
#define PIN0B34_SAI5_RX_DATA1                                0x168 0x3D0 0x4D8 0x1 0x1
#define PIN0B34_PDM_DATA1                                    0x168 0x3D0 0x538 0x3 0x1
#define PIN0B34_CORESIGHT_TRACE1                             0x168 0x3D0 0x000 0x4 0x0
#define PIN0B34_GPIO4_IO3                                    0x168 0x3D0 0x000 0x5 0x0
#define PIN0B34_GPIO                                         0x168 0x3D0 0x000 0x5 0x0
#define PIN0B34_CCMSRCGPCMIX_BOOT_CFG1                       0x168 0x3D0 0x000 0x6 0x0
#define PIN0B34_SIM_M_HADDR18                                0x168 0x3D0 0x000 0x7 0x0
#define PIN0B35_SAI1_RX_DATA2                                0x16C 0x3D4 0x000 0x0 0x0
#define PIN0B35_SAI5_RX_DATA2                                0x16C 0x3D4 0x4DC 0x1 0x1
#define PIN0B35_PDM_DATA2                                    0x16C 0x3D4 0x53C 0x3 0x1
#define PIN0B35_CORESIGHT_TRACE2                             0x16C 0x3D4 0x000 0x4 0x0
#define PIN0B35_GPIO4_IO4                                    0x16C 0x3D4 0x000 0x5 0x0
#define PIN0B35_GPIO                                         0x16C 0x3D4 0x000 0x5 0x0
#define PIN0B35_CCMSRCGPCMIX_BOOT_CFG2                       0x16C 0x3D4 0x000 0x6 0x0
#define PIN0B35_SIM_M_HADDR19                                0x16C 0x3D4 0x000 0x7 0x0
#define PIN0B36_SAI1_RX_DATA3                                0x170 0x3D8 0x4E0 0x0 0x1
#define PIN0B36_SAI5_RX_DATA3                                0x170 0x3D8 0x000 0x1 0x0
#define PIN0B36_PDM_DATA3                                    0x170 0x3D8 0x540 0x3 0x1
#define PIN0B36_CORESIGHT_TRACE3                             0x170 0x3D8 0x000 0x4 0x0
#define PIN0B36_GPIO4_IO5                                    0x170 0x3D8 0x000 0x5 0x0
#define PIN0B36_GPIO                                         0x170 0x3D8 0x000 0x5 0x0
#define PIN0B36_CCMSRCGPCMIX_BOOT_CFG3                       0x170 0x3D8 0x000 0x6 0x0
#define PIN0B36_SIM_M_HADDR20                                0x170 0x3D8 0x000 0x7 0x0
#define HDMI_I2S1_RX_BCLK_SAI1_RX_DATA4                                0x174 0x3DC 0x000 0x0 0x0
#define HDMI_I2S1_RX_BCLK_SAI6_TX_BCLK                                 0x174 0x3DC 0x51C 0x1 0x0
#define HDMI_I2S1_RX_BCLK_SAI6_RX_BCLK                                 0x174 0x3DC 0x510 0x2 0x0
#define HDMI_I2S1_RX_BCLK_CORESIGHT_TRACE4                             0x174 0x3DC 0x000 0x4 0x0
#define HDMI_I2S1_RX_BCLK_GPIO4_IO6                                    0x174 0x3DC 0x000 0x5 0x0
#define HDMI_I2S1_RX_BCLK_GPIO                                         0x174 0x3DC 0x000 0x5 0x0
#define HDMI_I2S1_RX_BCLK_CCMSRCGPCMIX_BOOT_CFG4                       0x174 0x3DC 0x000 0x6 0x0
#define HDMI_I2S1_RX_BCLK_SIM_M_HADDR21                                0x174 0x3DC 0x000 0x7 0x0
#define HDMI_I2S1_TX_DATA0_SAI1_RX_DATA5                                0x178 0x3E0 0x000 0x0 0x0
#define HDMI_I2S1_TX_DATA0_SAI6_TX_DATA0                                0x178 0x3E0 0x000 0x1 0x0
#define HDMI_I2S1_TX_DATA0_SAI6_RX_DATA0                                0x178 0x3E0 0x514 0x2 0x0
#define HDMI_I2S1_TX_DATA0_SAI1_RX_SYNC                                 0x178 0x3E0 0x4C4 0x3 0x1
#define HDMI_I2S1_TX_DATA0_CORESIGHT_TRACE5                             0x178 0x3E0 0x000 0x4 0x0
#define HDMI_I2S1_TX_DATA0_GPIO4_IO7                                    0x178 0x3E0 0x000 0x5 0x0
#define HDMI_I2S1_TX_DATA0_GPIO                                         0x178 0x3E0 0x000 0x5 0x0
#define HDMI_I2S1_TX_DATA0_CCMSRCGPCMIX_BOOT_CFG5                       0x178 0x3E0 0x000 0x6 0x0
#define HDMI_I2S1_TX_DATA0_SIM_M_HADDR22                                0x178 0x3E0 0x000 0x7 0x0
#define HDMI_I2S1_RX_SYNC_SAI1_RX_DATA6                                0x17C 0x3E4 0x520 0x0 0x0
#define HDMI_I2S1_RX_SYNC_SAI6_TX_SYNC                                 0x17C 0x3E4 0x000 0x1 0x0
#define HDMI_I2S1_RX_SYNC_SAI6_RX_SYNC                                 0x17C 0x3E4 0x518 0x2 0x0
#define HDMI_I2S1_RX_SYNC_CORESIGHT_TRACE6                             0x17C 0x3E4 0x000 0x4 0x0
#define HDMI_I2S1_RX_SYNC_GPIO4_IO8                                    0x17C 0x3E4 0x000 0x5 0x0
#define HDMI_I2S1_RX_SYNC_GPIO                                         0x17C 0x3E4 0x000 0x5 0x0
#define HDMI_I2S1_RX_SYNC_CCMSRCGPCMIX_BOOT_CFG6                       0x17C 0x3E4 0x000 0x6 0x0
#define HDMI_I2S1_RX_SYNC_SIM_M_HADDR23                                0x17C 0x3E4 0x000 0x7 0x0
#define HDMI_HPD_SAI1_RX_DATA7                                0x180 0x3E8 0x000 0x0 0x0
#define HDMI_HPD_SAI6_MCLK                                    0x180 0x3E8 0x530 0x1 0x0
#define HDMI_HPD_SAI1_TX_SYNC                                 0x180 0x3E8 0x4CC 0x2 0x4
#define HDMI_HPD_SAI1_TX_DATA4                                0x180 0x3E8 0x000 0x3 0x0
#define HDMI_HPD_CORESIGHT_TRACE7                             0x180 0x3E8 0x000 0x4 0x0
#define HDMI_HPD_GPIO4_IO9                                    0x180 0x3E8 0x000 0x5 0x0
#define HDMI_HPD_GPIO                                    0x180 0x3E8 0x000 0x5 0x0
#define HDMI_HPD_CCMSRCGPCMIX_BOOT_CFG7                       0x180 0x3E8 0x000 0x6 0x0
#define HDMI_HPD_SIM_M_HADDR24                                0x180 0x3E8 0x000 0x7 0x0
#define PIN0B38_SAI1_TX_SYNC                                 0x184 0x3EC 0x4CC 0x0 0x3
#define PIN0B38_SAI5_TX_SYNC                                 0x184 0x3EC 0x4EC 0x1 0x1
#define PIN0B38_CORESIGHT_EVENTO                             0x184 0x3EC 0x000 0x4 0x0
#define PIN0B38_GPIO4_IO10                                   0x184 0x3EC 0x000 0x5 0x0
#define PIN0B38_GPIO                                         0x184 0x3EC 0x000 0x5 0x0
#define PIN0B38_SIM_M_HADDR25                                0x184 0x3EC 0x000 0x7 0x0
#define PIN0A31_SAI1_TX_BCLK                                  0x188 0x3F0 0x4C8 0x0 0x1
#define PIN0A31_SAI5_TX_BCLK                                  0x188 0x3F0 0x4E8 0x1 0x1
#define PIN0A31_CORESIGHT_EVENTI                              0x188 0x3F0 0x000 0x4 0x0
#define PIN0A31_GPIO4_IO11                                    0x188 0x3F0 0x000 0x5 0x0
#define PIN0A31_GPIO                                        0x188 0x3F0 0x000 0x5 0x0
#define PIN0A31_SIM_M_HADDR26                                 0x188 0x3F0 0x000 0x7 0x0
#define PIN0B30_SAI1_TX_DATA0                                0x18C 0x3F4 0x000 0x0 0x0
#define PIN0B30_SAI5_TX_DATA0                                0x18C 0x3F4 0x000 0x1 0x0
#define PIN0B30_CORESIGHT_TRACE8                             0x18C 0x3F4 0x000 0x4 0x0
#define PIN0B30_GPIO4_IO12                                   0x18C 0x3F4 0x000 0x5 0x0
#define PIN0B30_GPIO                                       0x18C 0x3F4 0x000 0x5 0x0
#define PIN0B30_CCMSRCGPCMIX_BOOT_CFG8                       0x18C 0x3F4 0x000 0x6 0x0
#define PIN0B30_SIM_M_HADDR27                                0x18C 0x3F4 0x000 0x7 0x0
#define PIN0B31_SAI1_TX_DATA1                                0x190 0x3F8 0x000 0x0 0x0
#define PIN0B31_SAI5_TX_DATA1                                0x190 0x3F8 0x000 0x1 0x0
#define PIN0B31_CORESIGHT_TRACE9                             0x190 0x3F8 0x000 0x4 0x0
#define PIN0B31_GPIO4_IO13                                   0x190 0x3F8 0x000 0x5 0x0
#define PIN0B31_GPIO                                         0x190 0x3F8 0x000 0x5 0x0
#define PIN0B31_CCMSRCGPCMIX_BOOT_CFG9                       0x190 0x3F8 0x000 0x6 0x0
#define PIN0B31_SIM_M_HADDR28                                0x190 0x3F8 0x000 0x7 0x0
#define PIN0B32_SAI1_TX_DATA2                                0x194 0x3FC 0x000 0x0 0x0
#define PIN0B32_SAI5_TX_DATA2                                0x194 0x3FC 0x000 0x1 0x0
#define PIN0B32_CORESIGHT_TRACE10                            0x194 0x3FC 0x000 0x4 0x0
#define PIN0B32_GPIO4_IO14                                   0x194 0x3FC 0x000 0x5 0x0
#define PIN0B32_GPIO                                         0x194 0x3FC 0x000 0x5 0x0
#define PIN0B32_CCMSRCGPCMIX_BOOT_CFG10                      0x194 0x3FC 0x000 0x6 0x0
#define PIN0B32_SIM_M_HADDR29                                0x194 0x3FC 0x000 0x7 0x0
#define PCIE_W_DISABLE_SAI1_TX_DATA3                                0x198 0x400 0x000 0x0 0x0
#define PCIE_W_DISABLE_SAI5_TX_DATA3                                0x198 0x400 0x000 0x1 0x0
#define PCIE_W_DISABLE_CORESIGHT_TRACE11                            0x198 0x400 0x000 0x4 0x0
#define PCIE_W_DISABLE_GPIO4_IO15                                   0x198 0x400 0x000 0x5 0x0
#define PCIE_W_DISABLE_GPIO                                         0x198 0x400 0x000 0x5 0x0
#define pcie_w_disable_gpio &gpio4 15
#define PCIE_W_DISABLE_CCMSRCGPCMIX_BOOT_CFG11                      0x198 0x400 0x000 0x6 0x0
#define PCIE_W_DISABLE_SIM_M_HADDR30                                0x198 0x400 0x000 0x7 0x0
#define BOOT_CFG12_SAI1_TX_DATA4                                0x19C 0x404 0x000 0x0 0x0
#define BOOT_CFG12_SAI6_RX_BCLK                                 0x19C 0x404 0x510 0x1 0x1
#define BOOT_CFG12_SAI6_TX_BCLK                                 0x19C 0x404 0x51C 0x2 0x1
#define BOOT_CFG12_CORESIGHT_TRACE12                            0x19C 0x404 0x000 0x4 0x0
#define BOOT_CFG12_GPIO4_IO16                                   0x19C 0x404 0x000 0x5 0x0
#define BOOT_CFG12_GPIO                                         0x19C 0x404 0x000 0x5 0x0
#define BOOT_CFG12_CCMSRCGPCMIX_BOOT_CFG12                      0x19C 0x404 0x000 0x6 0x0
#define BOOT_CFG12_SIM_M_HADDR31                                0x19C 0x404 0x000 0x7 0x0
#define BOOT_CFG13_SAI1_TX_DATA5                                0x1A0 0x408 0x000 0x0 0x0
#define BOOT_CFG13_SAI6_RX_DATA0                                0x1A0 0x408 0x514 0x1 0x1
#define BOOT_CFG13_SAI6_TX_DATA0                                0x1A0 0x408 0x000 0x2 0x0
#define BOOT_CFG13_CORESIGHT_TRACE13                            0x1A0 0x408 0x000 0x4 0x0
#define BOOT_CFG13_GPIO4_IO17                                   0x1A0 0x408 0x000 0x5 0x0
#define BOOT_CFG13_GPIO                                         0x1A0 0x408 0x000 0x5 0x0
#define BOOT_CFG13_CCMSRCGPCMIX_BOOT_CFG13                      0x1A0 0x408 0x000 0x6 0x0
#define BOOT_CFG13_SIM_M_HBURST0                                0x1A0 0x408 0x000 0x7 0x0
#define FASTBOOT_SAI1_TX_DATA6                                0x1A4 0x40C 0x000 0x0 0x0
#define FASTBOOT_SAI6_RX_SYNC                                 0x1A4 0x40C 0x518 0x1 0x1
#define FASTBOOT_SAI6_TX_SYNC                                 0x1A4 0x40C 0x520 0x2 0x1
#define FASTBOOT_CORESIGHT_TRACE14                            0x1A4 0x40C 0x000 0x4 0x0
#define FASTBOOT_GPIO4_IO18                                   0x1A4 0x40C 0x000 0x5 0x0
#define FASTBOOT_GPIO                                         0x1A4 0x40C 0x000 0x5 0x0
#define FASTBOOT_gpio    &gpio4 18
#define FASTBOOT_CCMSRCGPCMIX_BOOT_CFG14                      0x1A4 0x40C 0x000 0x6 0x0
#define FASTBOOT_SIM_M_HBURST1                                0x1A4 0x40C 0x000 0x7 0x0
#define PIN0B37_SAI1_TX_DATA7                                0x1A8 0x410 0x000 0x0 0x0
#define PIN0B37_SAI6_MCLK                                    0x1A8 0x410 0x530 0x1 0x1
#define PIN0B37_PDM_CLK                                      0x1A8 0x410 0x000 0x3 0x0
#define PIN0B37_CORESIGHT_TRACE15                            0x1A8 0x410 0x000 0x4 0x0
#define PIN0B37_GPIO4_IO19                                   0x1A8 0x410 0x000 0x5 0x0
#define PIN0B37_GPIO                                         0x1A8 0x410 0x000 0x5 0x0
#define pin0b37_gpio    &gpio4 19
#define PIN0B37_CCMSRCGPCMIX_BOOT_CFG15                      0x1A8 0x410 0x000 0x6 0x0
#define PIN0B37_SIM_M_HBURST2                                0x1A8 0x410 0x000 0x7 0x0
#define PIN0B22_SAI2_RX_SYNC                                 0x1B0 0x418 0x000 0x0 0x0
#define PIN0B22_SAI5_TX_SYNC                                 0x1B0 0x418 0x4EC 0x1 0x2
#define PIN0B22_GPIO4_IO21                                   0x1B0 0x418 0x000 0x5 0x0
#define PIN0B22_GPIO                                         0x1B0 0x418 0x000 0x5 0x0
#define PIN0B22_SIM_M_HSIZE0                                 0x1B0 0x418 0x000 0x7 0x0
#define PIN0B23_SAI2_RX_BCLK                                  0x1B4 0x41C 0x000 0x0 0x0
#define PIN0B23_SAI5_TX_BCLK                                  0x1B4 0x41C 0x4E8 0x1 0x2
#define PIN0B23_GPIO4_IO22                                    0x1B4 0x41C 0x000 0x5 0x0
#define PIN0B23_GPIO                                         0x1B4 0x41C 0x000 0x5 0x0
#define PIN0B23_SIM_M_HSIZE1                                  0x1B4 0x41C 0x000 0x7 0x0
#define SAI2_RXD_SAI2_RX_DATA0                                0x1B8 0x420 0x000 0x0 0x0
#define SAI2_RXD_SAI5_TX_DATA0                                0x1B8 0x420 0x000 0x1 0x0
#define SAI2_RXD_GPIO4_IO23                                   0x1B8 0x420 0x000 0x5 0x0
#define SAI2_RXD_GPIO                                          0x1B8 0x420 0x000 0x5 0x0
#define SAI2_RXD_SIM_M_HSIZE2                                 0x1B8 0x420 0x000 0x7 0x0
#define SAI2_TXFS_SAI2_TX_SYNC                                 0x1BC 0x424 0x000 0x0 0x0
#define SAI2_TXFS_SAI5_TX_DATA1                                0x1BC 0x424 0x000 0x1 0x0
#define SAI2_TXFS_GPIO4_IO24                                   0x1BC 0x424 0x000 0x5 0x0
#define SAI2_TXFS_GPIO                                         0x1BC 0x424 0x000 0x5 0x0
#define SAI2_TXFS_SIM_M_HWRITE                                 0x1BC 0x424 0x000 0x7 0x0
#define SAI2_TXC_SAI2_TX_BCLK                                  0x1C0 0x428 0x000 0x0 0x0
#define SAI2_TXC_SAI5_TX_DATA2                                 0x1C0 0x428 0x000 0x1 0x0
#define SAI2_TXC_GPIO4_IO25                                    0x1C0 0x428 0x000 0x5 0x0
#define SAI2_TXC_GPIO                                          0x1C0 0x428 0x000 0x5 0x0
#define SAI2_TXC_SIM_M_HREADYOUT                               0x1C0 0x428 0x000 0x7 0x0
#define SAI2_TXD_SAI2_TX_DATA0                                0x1C4 0x42C 0x000 0x0 0x0
#define SAI2_TXD_SAI5_TX_DATA3                                0x1C4 0x42C 0x000 0x1 0x0
#define SAI2_TXD_GPIO4_IO26                                 0x1C4 0x42C 0x000 0x5 0x0
#define SAI2_TXD_GPIO                                       0x1C4 0x42C 0x000 0x5 0x0
#define SAI2_TXD_TPSMP_CLK                                  0x1C4 0x42C 0x000 0x7 0x0
#define SAI2_MCLK_SAI2_MCLK                                 0x1C8 0x430 0x000 0x0 0x0
#define SAI2_MCLK_SAI5_MCLK                                 0x1C8 0x430 0x52C 0x1 0x2
#define SAI2_MCLK_GPIO4_IO27                                0x1C8 0x430 0x000 0x5 0x0
#define SAI2_MCLK_GPIO                                      0x1C8 0x430 0x000 0x5 0x0
#define SAI2_MCLK_TPSMP_HDATA_DIR                           0x1C8 0x430 0x000 0x7 0x0
#define BT_PCM_SYNC_SAI3_RX_SYNC                                0x1CC 0x434 0x000 0x0 0x0
#define BT_PCM_SYNC_GPT1_CAPTURE1                               0x1CC 0x434 0x000 0x1 0x0
#define BT_PCM_SYNC_SAI5_RX_SYNC                                0x1CC 0x434 0x4E4 0x2 0x2
#define BT_PCM_SYNC_GPIO4_IO28                                  0x1CC 0x434 0x000 0x5 0x0
#define BT_PCM_SYNC_GPIO                                        0x1CC 0x434 0x000 0x5 0x0
#define BT_PCM_SYNC_gpio    &gpio4 28
#define BT_PCM_SYNC_TPSMP_HTRANS0                               0x1CC 0x434 0x000 0x7 0x0
#define BT_PCM_CLK_SAI3_RX_BCLK                                0x1D0 0x438 0x000 0x0 0x0
#define BT_PCM_CLK_GPT1_CLK                                    0x1D0 0x438 0x000 0x1 0x0
#define BT_PCM_CLK_SAI5_RX_BCLK                                0x1D0 0x438 0x4D0 0x2 0x2
#define BT_PCM_CLK_GPIO4_IO29                                  0x1D0 0x438 0x000 0x5 0x0
#define BT_PCM_CLK_GPIO                                        0x1D0 0x438 0x000 0x5 0x0
#define BT_PCM_CLK_TPSMP_HTRANS1                               0x1D0 0x438 0x000 0x7 0x0
#define BT_PCM_OUT_SAI3_RX_DATA0                               0x1D4 0x43C 0x000 0x0 0x0
#define BT_PCM_OUT_GPT1_COMPARE1                               0x1D4 0x43C 0x000 0x1 0x0
#define BT_PCM_OUT_SAI5_RX_DATA0                               0x1D4 0x43C 0x4D4 0x2 0x2
#define BT_PCM_OUT_GPIO4_IO30                                  0x1D4 0x43C 0x000 0x5 0x0
#define BT_PCM_OUT_GPIO                                        0x1D4 0x43C 0x000 0x5 0x0
#define BT_PCM_OUT_TPSMP_HDATA0                                0x1D4 0x43C 0x000 0x7 0x0
#define PIN1A07_SAI3_TX_SYNC                                0x1D8 0x440 0x000 0x0 0x0
#define PIN1A07_GPT1_CAPTURE2                               0x1D8 0x440 0x000 0x1 0x0
#define PIN1A07_SAI5_RX_DATA1                               0x1D8 0x440 0x4D8 0x2 0x2
#define PIN1A07_GPIO4_IO31                                  0x1D8 0x440 0x000 0x5 0x0
#define PIN1A07_GPIO                                        0x1D8 0x440 0x000 0x5 0x0
#define PIN1A07_TPSMP_HDATA1                                0x1D8 0x440 0x000 0x7 0x0
#define RTC_INT_SAI3_TX_BCLK                                0x1DC 0x444 0x000 0x0 0x0
#define RTC_INT_GPT1_COMPARE2                               0x1DC 0x444 0x000 0x1 0x0
#define RTC_INT_SAI5_RX_DATA2                               0x1DC 0x444 0x4DC 0x2 0x2
#define RTC_INT_GPIO5_IO0                                   0x1DC 0x444 0x000 0x5 0x0
#define RTC_INT_GPIO                                        0x1DC 0x444 0x000 0x5 0x0
#define RTC_INT_TPSMP_HDATA2                                0x1DC 0x444 0x000 0x7 0x0
#define BT_PCM_IN_SAI3_TX_DATA0                               0x1E0 0x448 0x000 0x0 0x0
#define BT_PCM_IN_GPT1_COMPARE3                               0x1E0 0x448 0x000 0x1 0x0
#define BT_PCM_IN_SAI5_RX_DATA3                               0x1E0 0x448 0x4E0 0x2 0x2
#define BT_PCM_IN_GPIO5_IO1                                   0x1E0 0x448 0x000 0x5 0x0
#define BT_PCM_IN_GPIO                                        0x1E0 0x448 0x000 0x5 0x0
#define BT_PCM_IN_TPSMP_HDATA3                                0x1E0 0x448 0x000 0x7 0x0
#define PIN1A06_SAI3_MCLK                                    0x1E4 0x44C 0x000 0x0 0x0
#define PIN1A06_PWM4_OUT                                     0x1E4 0x44C 0x000 0x1 0x0
#define PIN1A06_SAI5_MCLK                                    0x1E4 0x44C 0x52C 0x2 0x3
#define PIN1A06_GPIO5_IO2                                    0x1E4 0x44C 0x000 0x5 0x0
#define PIN1A06_GPIO                                         0x1E4 0x44C 0x000 0x5 0x0
#define PIN1A06_TPSMP_HDATA4                                 0x1E4 0x44C 0x000 0x7 0x0
#define PIN0A35_SPDIF1_OUT                                  0x1E8 0x450 0x000 0x0 0x0
#define PIN0A35_PWM3_OUT                                    0x1E8 0x450 0x000 0x1 0x0
#define PIN0A35_GPIO5_IO3                                   0x1E8 0x450 0x000 0x5 0x0
#define PIN0A35_GPIO                                        0x1E8 0x450 0x000 0x5 0x0
#define PIN0A35_TPSMP_HDATA5                                0x1E8 0x450 0x000 0x7 0x0
#define PIN0A34_SPDIF1_IN                                   0x1EC 0x454 0x000 0x0 0x0
#define PIN0A34_PWM2_OUT                                    0x1EC 0x454 0x000 0x1 0x0
#define PIN0A34_GPIO5_IO4                                   0x1EC 0x454 0x000 0x5 0x0
#define PIN0A34_GPIO                                        0x1EC 0x454 0x000 0x5 0x0
#define PIN0A34_TPSMP_HDATA6                                0x1EC 0x454 0x000 0x7 0x0
#define PIN0A32_SPDIF1_EXT_CLK                              0x1F0 0x458 0x000 0x0 0x0
#define PIN0A32_PWM1_OUT                                    0x1F0 0x458 0x000 0x1 0x0
#define PIN0A32_GPIO5_IO5                                   0x1F0 0x458 0x000 0x5 0x0
#define PIN0A32_GPIO                                        0x1F0 0x458 0x000 0x5 0x0
#define PIN0A32_TPSMP_HDATA7                                0x1F0 0x458 0x000 0x7 0x0
#define PIN1B17_ECSPI1_SCLK                                  0x1F4 0x45C 0x000 0x0 0x0
#define PIN1B17_UART3_DCE_RX                                 0x1F4 0x45C 0x504 0x1 0x0
#define PIN1B17_UART3_DTE_TX                                 0x1F4 0x45C 0x000 0x1 0x0
#define PIN1B17_GPIO5_IO6                                    0x1F4 0x45C 0x000 0x5 0x0
#define PIN1B17_GPIO                                         0x1F4 0x45C 0x000 0x5 0x0
#define PIN1B17_TPSMP_HDATA8                                 0x1F4 0x45C 0x000 0x7 0x0
#define PIN1B16_ECSPI1_MOSI                                  0x1F8 0x460 0x000 0x0 0x0
#define PIN1B16_UART3_DCE_TX                                 0x1F8 0x460 0x000 0x1 0x0
#define PIN1B16_UART3_DTE_RX                                 0x1F8 0x460 0x504 0x1 0x1
#define PIN1B16_GPIO5_IO7                                    0x1F8 0x460 0x000 0x5 0x0
#define PIN1B16_GPIO                                         0x1F8 0x460 0x000 0x5 0x0
#define PIN1B16_TPSMP_HDATA9                                 0x1F8 0x460 0x000 0x7 0x0
#define PIN1B18_ECSPI1_MISO                                  0x1FC 0x464 0x000 0x0 0x0
#define PIN1B18_UART3_DCE_CTS_B                              0x1FC 0x464 0x000 0x1 0x0
#define PIN1B18_UART3_DTE_RTS_B                              0x1FC 0x464 0x500 0x1 0x0
#define PIN1B18_GPIO5_IO8                                    0x1FC 0x464 0x000 0x5 0x0
#define PIN1B18_GPIO                                         0x1FC 0x464 0x000 0x5 0x0
#define PIN1B18_TPSMP_HDATA10                                0x1FC 0x464 0x000 0x7 0x0
#define PIN1B19_ECSPI1_SS0                                   0x200 0x468 0x000 0x0 0x0
#define PIN1B19_UART3_DCE_RTS_B                              0x200 0x468 0x500 0x1 0x1
#define PIN1B19_UART3_DTE_CTS_B                              0x200 0x468 0x000 0x1 0x0
#define PIN1B19_GPIO5_IO9                                    0x200 0x468 0x000 0x5 0x0
#define PIN1B19_GPIO                                         0x200 0x468 0x000 0x5 0x0
#define PIN1B19_TPSMP_HDATA11                                0x200 0x468 0x000 0x7 0x0
#define PIN1B13_ECPIN1B13                               0x204 0x46C 0x000 0x0 0x0
#define PIN1B13_UART4_DCE_RX                              0x204 0x46C 0x50C 0x1 0x0
#define PIN1B13_UART4_DTE_TX                              0x204 0x46C 0x000 0x1 0x0
#define PIN1B13_GPIO5_IO10                                0x204 0x46C 0x000 0x5 0x0
#define PIN1B13_GPIO                                      0x204 0x46C 0x000 0x5 0x0
#define PIN1B13_TPSMP_HDATA12                             0x204 0x46C 0x000 0x7 0x0
#define PIN1B12_ECPIN1B12                               0x208 0x470 0x000 0x0 0x0
#define PIN1B12_UART4_DCE_TX                              0x208 0x470 0x000 0x1 0x0
#define PIN1B12_UART4_DTE_RX                              0x208 0x470 0x50C 0x1 0x1
#define PIN1B12_GPIO5_IO11                                0x208 0x470 0x000 0x5 0x0
#define PIN1B12_GPIO                                      0x208 0x470 0x000 0x5 0x0
#define PIN1B12_TPSMP_HDATA13                             0x208 0x470 0x000 0x7 0x0
#define PIN1B14_ECPIN1B14                               0x20C 0x474 0x000 0x0 0x0
#define PIN1B14_UART4_DCE_CTS_B                           0x20C 0x474 0x000 0x1 0x0
#define PIN1B14_UART4_DTE_RTS_B                           0x20C 0x474 0x508 0x1 0x0
#define PIN1B14_GPIO5_IO12                                0x20C 0x474 0x000 0x5 0x0
#define PIN1B14_GPIO                                      0x20C 0x474 0x000 0x5 0x0
#define PIN1B14_TPSMP_HDATA14                             0x20C 0x474 0x000 0x7 0x0
#define PIN1B15_ECSPI2_SS0                                   0x210 0x478 0x000 0x0 0x0
#define PIN1B15_UART4_DCE_RTS_B                              0x210 0x478 0x508 0x1 0x1
#define PIN1B15_UART4_DTE_CTS_B                              0x210 0x478 0x000 0x1 0x0
#define PIN1B15_GPIO5_IO13                                   0x210 0x478 0x000 0x5 0x0
#define PIN1B15_GPIO                                         0x210 0x478 0x000 0x5 0x0
#define PIN1B15_TPSMP_HDATA15                                0x210 0x478 0x000 0x7 0x0
#define PIN0A04_I2C1_SCL                                     0x214 0x47C 0x000 0x0 0x0
#define PIN0A04_ENET1_MDC                                    0x214 0x47C 0x000 0x1 0x0
#define PIN0A04_GPIO5_IO14                                   0x214 0x47C 0x000 0x5 0x0
#define PIN0A04_GPIO                                         0x214 0x47C 0x000 0x5 0x0
#define PIN0A04_TPSMP_HDATA16                                0x214 0x47C 0x000 0x7 0x0
#define PIN0A05_I2C1_SDA                                     0x218 0x480 0x000 0x0 0x0
#define PIN0A05_ENET1_MDIO                                   0x218 0x480 0x4C0 0x1 0x2
#define PIN0A05_GPIO5_IO15                                   0x218 0x480 0x000 0x5 0x0
#define PIN0A05_GPIO                                         0x218 0x480 0x000 0x5 0x0
#define PIN0A05_TPSMP_HDATA17                                0x218 0x480 0x000 0x7 0x0
#define PIN1A04_I2C2_SCL                                    0x21C 0x484 0x000 0x0 0x0
#define PIN1A04_ENET1_1588_EVENT1_IN                        0x21C 0x484 0x000 0x1 0x0
#define PIN1A04_GPIO5_IO16                                  0x21C 0x484 0x000 0x5 0x0
#define PIN1A04_GPIO                                        0x21C 0x484 0x000 0x5 0x0
#define PIN1A04_TPSMP_HDATA18                               0x21C 0x484 0x000 0x7 0x0
#define PIN1A05_I2C2_SDA                                    0x220 0x488 0x000 0x0 0x0
#define PIN1A05_ENET1_1588_EVENT1_OUT                       0x220 0x488 0x000 0x1 0x0
#define PIN1A05_GPIO5_IO17                                  0x220 0x488 0x000 0x5 0x0
#define PIN1A05_GPIO                                        0x220 0x488 0x000 0x5 0x0
#define PIN1A05_TPSMP_HDATA19                               0x220 0x488 0x000 0x7 0x0
#define I2C3_SCL_I2C3_SCL                                   0x224 0x48C 0x000 0x0 0x0
#define I2C3_SCL_PWM4_OUT                                   0x224 0x48C 0x000 0x1 0x0
#define I2C3_SCL_GPT2_CLK                                   0x224 0x48C 0x000 0x2 0x0
#define I2C3_SCL_GPIO5_IO18                                 0x224 0x48C 0x000 0x5 0x0
#define I2C3_SCL_GPIO                                       0x224 0x48C 0x000 0x5 0x0
#define I2C3_SCL_TPSMP_HDATA20                              0x224 0x48C 0x000 0x7 0x0
#define I2C3_SDA_I2C3_SDA                                   0x228 0x490 0x000 0x0 0x0
#define I2C3_SDA_PWM3_OUT                                   0x228 0x490 0x000 0x1 0x0
#define I2C3_SDA_GPT3_CLK                                   0x228 0x490 0x000 0x2 0x0
#define I2C3_SDA_GPIO5_IO19                                 0x228 0x490 0x000 0x5 0x0
#define I2C3_SDA_GPIO                                       0x228 0x490 0x000 0x5 0x0
#define I2C3_SDA_TPSMP_HDATA21                              0x228 0x490 0x000 0x7 0x0
#define PIN1B32_I2C4_SCL                                    0x22C 0x494 0x000 0x0 0x0
#define PIN1B32_PWM2_OUT                                    0x22C 0x494 0x000 0x1 0x0
#define PIN1B32_PCIE1_CLKREQ_B                              0x22C 0x494 0x524 0x12 0x0
#define PIN1B32_GPIO5_IO20                                  0x22C 0x494 0x000 0x5 0x0
#define PIN1B32_GPIO                                        0x22C 0x494 0x000 0x5 0x0
#define PIN1B32_TPSMP_HDATA22                               0x22C 0x494 0x000 0x7 0x0
#define NOTCONNECTED_I2C4_SDA                               0x230 0x498 0x000 0x0 0x0
#define NOTCONNECTED_PWM1_OUT                               0x230 0x498 0x000 0x1 0x0
#define NOTCONNECTED_PCIE2_CLKREQ_B                         0x230 0x498 0x528 0x2 0x0
#define NOTCONNECTED_GPIO5_IO21                             0x230 0x498 0x000 0x5 0x0
#define NOTCONNECTED_TPSMP_HDATA23                          0x230 0x498 0x000 0x7 0x0
#define PIN0B17_UART1_DCE_RX                                 0x234 0x49C 0x4F4 0x0 0x0
#define PIN0B17_UART1_DTE_TX                                 0x234 0x49C 0x000 0x0 0x0
#define PIN0B17_ECSPI3_SCLK                                  0x234 0x49C 0x000 0x1 0x0
#define PIN0B17_GPIO5_IO22                                   0x234 0x49C 0x000 0x5 0x0
#define PIN0B17_GPIO                                         0x234 0x49C 0x000 0x5 0x0
#define PIN0B17_TPSMP_HDATA24                                0x234 0x49C 0x000 0x7 0x0
#define PIN0B16_UART1_DCE_TX                                 0x238 0x4A0 0x000 0x0 0x0
#define PIN0B16_UART1_DTE_RX                                 0x238 0x4A0 0x4F4 0x0 0x0
#define PIN0B16_ECSPI3_MOSI                                  0x238 0x4A0 0x000 0x1 0x0
#define PIN0B16_GPIO5_IO23                                   0x238 0x4A0 0x000 0x5 0x0
#define PIN0B16_GPIO                                         0x238 0x4A0 0x000 0x5 0x0
#define PIN0B16_TPSMP_HDATA25                                0x238 0x4A0 0x000 0x7 0x0
#define PIN0B13_UART2_DCE_RX                                 0x23C 0x4A4 0x4FC 0x0 0x0
#define PIN0B13_UART2_DTE_TX                                 0x23C 0x4A4 0x000 0x0 0x0
#define PIN0B13_ECSPI3_MISO                                  0x23C 0x4A4 0x000 0x1 0x0
#define PIN0B13_GPIO5_IO24                                   0x23C 0x4A4 0x000 0x5 0x0
#define PIN0B13_GPIO                                         0x23C 0x4A4 0x000 0x5 0x0
#define PIN0B13_TPSMP_HDATA26                                0x23C 0x4A4 0x000 0x7 0x0
#define PIN0B12_UART2_DCE_TX                                 0x240 0x4A8 0x000 0x0 0x0
#define PIN0B12_UART2_DTE_RX                                 0x240 0x4A8 0x4FC 0x0 0x1
#define PIN0B12_ECSPI3_SS0                                   0x240 0x4A8 0x000 0x1 0x0
#define PIN0B12_GPIO5_IO25                                   0x240 0x4A8 0x000 0x5 0x0
#define PIN0B12_GPIO                                         0x240 0x4A8 0x000 0x5 0x0
#define PIN0B12_TPSMP_HDATA27                                0x240 0x4A8 0x000 0x7 0x0
#define PIN0B18_UART3_DCE_RX                                 0x244 0x4AC 0x504 0x0 0x2
#define PIN0B18_UART3_DTE_TX                                 0x244 0x4AC 0x000 0x0 0x0
#define PIN0B18_UART1_DCE_CTS_B                              0x244 0x4AC 0x000 0x1 0x0
#define PIN0B18_UART1_DTE_RTS_B                              0x244 0x4AC 0x4F0 0x1 0x0
#define PIN0B18_GPIO5_IO26                                   0x244 0x4AC 0x000 0x5 0x0
#define PIN0B18_GPIO                                         0x244 0x4AC 0x000 0x5 0x0
#define PIN0B18_TPSMP_HDATA28                                0x244 0x4AC 0x000 0x7 0x0
#define PIN0B19_UART3_DCE_TX                                 0x248 0x4B0 0x000 0x0 0x0
#define PIN0B19_UART3_DTE_RX                                 0x248 0x4B0 0x504 0x0 0x3
#define PIN0B19_UART1_DCE_RTS_B                              0x248 0x4B0 0x4F0 0x1 0x1
#define PIN0B19_UART1_DTE_CTS_B                              0x248 0x4B0 0x000 0x1 0x0
#define PIN0B19_GPIO5_IO27                                   0x248 0x4B0 0x000 0x5 0x0
#define PIN0B19_GPIO                                         0x248 0x4B0 0x000 0x5 0x0
#define PIN0B19_TPSMP_HDATA29                                0x248 0x4B0 0x000 0x7 0x0
#define PIN0B14_UART4_DCE_RX                                 0x24C 0x4B4 0x50C 0x0 0x2
#define PIN0B14_UART4_DTE_TX                                 0x24C 0x4B4 0x000 0x0 0x0
#define PIN0B14_UART2_DCE_CTS_B                              0x24C 0x4B4 0x000 0x1 0x0
#define PIN0B14_UART2_DTE_RTS_B                              0x24C 0x4B4 0x4F8 0x1 0x0
#define PIN0B14_PCIE1_CLKREQ_B                               0x24C 0x4B4 0x524 0x2 0x1
#define PIN0B14_GPIO5_IO28                                   0x24C 0x4B4 0x000 0x5 0x0
#define PIN0B14_GPIO                                         0x24C 0x4B4 0x000 0x5 0x0
#define PIN0B14_TPSMP_HDATA30                                0x24C 0x4B4 0x000 0x7 0x0
#define PIN0B15_UART4_DCE_TX                                 0x250 0x4B8 0x000 0x0 0x0
#define PIN0B15_UART4_DTE_RX                                 0x250 0x4B8 0x50C 0x0 0x3
#define PIN0B15_UART2_DCE_RTS_B                              0x250 0x4B8 0x4F8 0x1 0x1
#define PIN0B15_UART2_DTE_CTS_B                              0x250 0x4B8 0x000 0x1 0x0
#define PIN0B15_PCIE2_CLKREQ_B                               0x250 0x4B8 0x528 0x2 0x1
#define PIN0B15_GPIO5_IO29                                   0x250 0x4B8 0x000 0x5 0x0
#define PIN0B15_GPIO                                         0x250 0x4B8 0x000 0x5 0x0
#define PIN0B15_TPSMP_HDATA31                                0x250 0x4B8 0x000 0x7 0x0

#endif /* __DTS_TRIZEPS8MINI_PINFUNC_H */
