#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Mar 14 17:00:16 2022
# Process ID: 41303
# Current directory: /home/admin1/VMlabCN/lab1/lab1.runs/synth_1
# Command line: vivado -log design_3_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_wrapper.tcl
# Log file: /home/admin1/VMlabCN/lab1/lab1.runs/synth_1/design_3_wrapper.vds
# Journal file: /home/admin1/VMlabCN/lab1/lab1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.238 ; gain = 0.000 ; free physical = 1448 ; free virtual = 4348
Command: synth_design -top design_3_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41363
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.336 ; gain = 0.000 ; free physical = 312 ; free virtual = 3215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_wrapper' [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_3' [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/synth/design_3.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/synth/design_3.v:37]
INFO: [Synth 8-6157] synthesizing module 'design_3_ila_0_0' [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/.Xil/Vivado-41303-admin1-ThinkPad-Edge-E530/realtime/design_3_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_ila_0_0' (1#1) [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/.Xil/Vivado-41303-admin1-ThinkPad-Edge-E530/realtime/design_3_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_util_vector_logic_0_0' [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/.Xil/Vivado-41303-admin1-ThinkPad-Edge-E530/realtime/design_3_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_util_vector_logic_0_0' (2#1) [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/.Xil/Vivado-41303-admin1-ThinkPad-Edge-E530/realtime/design_3_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_3_util_vector_logic_1_0' [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/.Xil/Vivado-41303-admin1-ThinkPad-Edge-E530/realtime/design_3_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_3_util_vector_logic_1_0' (3#1) [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/.Xil/Vivado-41303-admin1-ThinkPad-Edge-E530/realtime/design_3_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_vector_logic_1'. This will prevent further optimization [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/synth/design_3.v:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/synth/design_3.v:37]
INFO: [Synth 8-6155] done synthesizing module 'design_3' (4#1) [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/synth/design_3.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_3_wrapper' (5#1) [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2435.336 ; gain = 0.000 ; free physical = 267 ; free virtual = 2951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2435.336 ; gain = 0.000 ; free physical = 907 ; free virtual = 3591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2435.336 ; gain = 0.000 ; free physical = 912 ; free virtual = 3597
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.336 ; gain = 0.000 ; free physical = 1094 ; free virtual = 3778
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/ip/design_3_util_vector_logic_0_0/design_3_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_3_i/util_vector_logic_0'
Finished Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/ip/design_3_util_vector_logic_0_0/design_3_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_3_i/util_vector_logic_0'
Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/ip/design_3_util_vector_logic_1_0/design_3_util_vector_logic_1_0/design_1_util_vector_logic_0_1_in_context.xdc] for cell 'design_3_i/util_vector_logic_1'
Finished Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/ip/design_3_util_vector_logic_1_0/design_3_util_vector_logic_1_0/design_1_util_vector_logic_0_1_in_context.xdc] for cell 'design_3_i/util_vector_logic_1'
Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/ip/design_3_ila_0_0/design_3_ila_0_0/design_3_ila_0_0_in_context.xdc] for cell 'design_3_i/ila_0'
Finished Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_3/ip/design_3_ila_0_0/design_3_ila_0_0/design_3_ila_0_0_in_context.xdc] for cell 'design_3_i/ila_0'
Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.srcs/constrs_1/imports/lab1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.srcs/constrs_1/imports/lab1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/admin1/VMlabCN/lab1/lab1.srcs/constrs_1/imports/lab1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 3686
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 3686
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 1074 ; free virtual = 3760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 1074 ; free virtual = 3760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_3_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_3_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_3_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_3_i/ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 1074 ; free virtual = 3760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 1073 ; free virtual = 3760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 1061 ; free virtual = 3751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 941 ; free virtual = 3631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 941 ; free virtual = 3631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 940 ; free virtual = 3629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_3_ila_0_0               |         1|
|2     |design_3_util_vector_logic_0_0 |         1|
|3     |design_3_util_vector_logic_1_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_3_ila_0               |     1|
|2     |design_3_util_vector_logic_0 |     1|
|3     |design_3_util_vector_logic_1 |     1|
|4     |IBUF                         |     4|
|5     |OBUF                         |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 937 ; free virtual = 3627
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 993 ; free virtual = 3682
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.270 ; gain = 63.934 ; free physical = 993 ; free virtual = 3682
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 987 ; free virtual = 3677
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 1019 ; free virtual = 3709
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 702cdc4
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2499.270 ; gain = 64.031 ; free physical = 1162 ; free virtual = 3852
INFO: [Common 17-1381] The checkpoint '/home/admin1/VMlabCN/lab1/lab1.runs/synth_1/design_3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_wrapper_utilization_synth.rpt -pb design_3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 14 17:01:20 2022...
