# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[MCP19116]
ARCH=PIC14
BANKS=4
BANKSELBITS=0x2
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF
CONFIG=2007-2007
CONFIGPROG=1,1,1
DATABANK=3
FLASHTYPE=READWRITE_A
FLASH_ERASE=10
FLASH_READ=1
FLASH_WRITE=4
IDLOC=2000-2003
IDLOCPROG=1,1,1
MAKE=MICROCHIP
OSCCAL=198
OSCHOW=RETLW
PAGESIZE=0x800
PCBITS=0xD
PROCID=A023
RAMBANK=20-7F,A0-EF,120-16F,1A0-1EF
ROMSIZE=2000
SFR=INDF,0,8
SFR=TMR0,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR,4,8
SFR=PORTGPA,5,8
SFR=PORTA,5,8
SFR=PORTGPB,6,8
SFR=PORTB,6,8
SFR=PIR1,7,8
SFR=PIR2,8,8
SFR=PCON,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=TMR1,C,16
SFR=TMR1L,C,8
SFR=TMR1H,D,8
SFR=T1CON,E,8
SFR=TMR2,F,8
SFR=T2CON,10,8
SFR=PR2,11,8
SFR=PWMPHL,13,8
SFR=PWMPHH,14,8
SFR=PWMRL,15,8
SFR=PWMRH,16,8
SFR=VREFCON,19,8
SFR=VREF2CON,1A,8
SFR=OSCTUNE,1B,8
SFR=ADRES,1C,16
SFR=ADRESL,1C,8
SFR=ADRESH,1D,8
SFR=ADCON0,1E,8
SFR=ADCON1,1F,8
SFR=OPTION_REG,81,8
SFR=TRISGPA,85,8
SFR=TRISA,85,8
SFR=TRISGPB,86,8
SFR=TRISB,86,8
SFR=PIE1,87,8
SFR=PIE2,88,8
SFR=VINUVLO,90,8
SFR=VINOVLO,91,8
SFR=VINCON,92,8
SFR=CC1RL,93,8
SFR=CC1RH,94,8
SFR=CC2RL,95,8
SFR=CC2RH,96,8
SFR=CCDCON,97,8
SFR=DESATCON,98,8
SFR=OVCON,99,8
SFR=OVREFCON,9A,8
SFR=DEADCON,9B,8
SFR=SLPCRCON,9C,8
SFR=ICOACON,9D,8
SFR=ICLEBCON,9E,8
SFR=WPUGPA,105,8
SFR=WPUGPB,106,8
SFR=PE1,107,8
SFR=MODECON,108,8
SFR=ABECON,109,8
SFR=SSPADD,110,8
SFR=SSPBUF,111,8
SFR=SSPCON1,112,8
SFR=SSPCON2,113,8
SFR=SSPCON3,114,8
SFR=SSPMSK,115,8
SFR=SSPSTAT,116,8
SFR=SSPADD2,117,8
SFR=SSPMSK2,118,8
SFR=VRSPCAL,119,8
SFR=VR2SPCAL,11A,8
SFR=SPBRG,11B,8
SFR=RCREG,11C,8
SFR=TXREG,11D,8
SFR=TXSTA,11E,8
SFR=RCSTA,11F,8
SFR=IOCA,185,8
SFR=IOCB,186,8
SFR=ANSELA,187,8
SFR=ANSELB,188,8
SFR=PMCON1,190,8
SFR=PMCON2,191,8
SFR=PMADR,192,16
SFR=PMADRL,192,8
SFR=PMADRH,193,8
SFR=PMDAT,194,16
SFR=PMDATL,194,8
SFR=PMDATH,195,8
SFR=DSTCAL,196,8
SFR=RFBTCAL,197,8
SFR=OSCCAL,198,8
SFR=DCSCAL,199,8
SFR=TTACAL,19A,8
SFR=BGRCAL,19B,8
SFR=EAOFFCAL,19C,8
SFR=AVDDCAL,19D,8
SFR=A2GCAL,19E,8
SFR=OVRSPCAL,19F,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=RP,3,5,2
SFRFLD=IRP,3,7,1
SFRFLD=RP0,3,5,1
SFRFLD=RP1,3,6,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=GPA0,5,0,1
SFRFLD=GPA1,5,1,1
SFRFLD=GPA2,5,2,1
SFRFLD=GPA3,5,3,1
SFRFLD=GPA5,5,5,1
SFRFLD=GPA6,5,6,1
SFRFLD=GPA7,5,7,1
SFRFLD=GPIO0,5,0,1
SFRFLD=GPIO1,5,1,1
SFRFLD=GPIO2,5,2,1
SFRFLD=GPIO3,5,3,1
SFRFLD=GPIO5,5,5,1
SFRFLD=GPIO6,5,6,1
SFRFLD=GPIO7,5,7,1
SFRFLD=RA0,5,0,1
SFRFLD=RA1,5,1,1
SFRFLD=RA2,5,2,1
SFRFLD=RA3,5,3,1
SFRFLD=RA5,5,5,1
SFRFLD=RA6,5,6,1
SFRFLD=RA7,5,7,1
SFRFLD=GPB0,6,0,1
SFRFLD=GPB1,6,1,1
SFRFLD=RB0,6,0,1
SFRFLD=RB1,6,1,1
SFRFLD=TMR1IF,7,0,1
SFRFLD=TMR2IF,7,1,1
SFRFLD=CC1IF,7,2,1
SFRFLD=CC2IF,7,3,1
SFRFLD=SSPIF,7,4,1
SFRFLD=BCLIF,7,5,1
SFRFLD=RCIF,7,6,1
SFRFLD=TXIF,7,7,1
SFRFLD=UVLOIF,8,0,1
SFRFLD=OVLOIF,8,1,1
SFRFLD=DRUVIF,8,2,1
SFRFLD=OVIF,8,3,1
SFRFLD=OTIF,8,4,1
SFRFLD=ADIF,8,6,1
SFRFLD=CDSIF,8,7,1
SFRFLD=nBOR,9,0,1
SFRFLD=nPOR,9,1,1
SFRFLD=VDDOK,9,2,1
SFRFLD=nVDD_FLAG,9,3,1
SFRFLD=ADC_REFR,9,7,1
SFRFLD=IOCF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=T0IF,B,2,1
SFRFLD=IOCE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=T0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=TMR1,C,0,16
SFRFLD=TMR1ON,E,0,1
SFRFLD=TMR1CS,E,1,1
SFRFLD=T1CKPS,E,4,2
SFRFLD=T1CKPS0,E,4,1
SFRFLD=T1CKPS1,E,5,1
SFRFLD=T2CKPS,10,0,2
SFRFLD=TMR2ON,10,2,1
SFRFLD=PR2,11,0,8
SFRFLD=PWMPHL,13,0,8
SFRFLD=PWMPHH,14,0,8
SFRFLD=PWMRL,15,0,8
SFRFLD=PWMRH,16,0,8
SFRFLD=VREF0,19,0,1
SFRFLD=VREF1,19,1,1
SFRFLD=VREF2,19,2,1
SFRFLD=VREF3,19,3,1
SFRFLD=VREF4,19,4,1
SFRFLD=VREF5,19,5,1
SFRFLD=VREF6,19,6,1
SFRFLD=VREF7,19,7,1
SFRFLD=VREF20,1A,0,1
SFRFLD=VREF21,1A,1,1
SFRFLD=VREF22,1A,2,1
SFRFLD=VREF23,1A,3,1
SFRFLD=VREF24,1A,4,1
SFRFLD=VREF25,1A,5,1
SFRFLD=VREF26,1A,6,1
SFRFLD=VREF27,1A,7,1
SFRFLD=TUN0,1B,0,1
SFRFLD=TUN1,1B,1,1
SFRFLD=TUN2,1B,2,1
SFRFLD=TUN3,1B,3,1
SFRFLD=TUN4,1B,4,1
SFRFLD=ADRESL,1C,0,8
SFRFLD=ADRESH,1D,0,8
SFRFLD=ADON,1E,0,1
SFRFLD=GO_nDONE,1E,1,1
SFRFLD=CHS,1E,2,5
SFRFLD=CHS0,1E,2,1
SFRFLD=CHS1,1E,3,1
SFRFLD=CHS2,1E,4,1
SFRFLD=CHS3,1E,5,1
SFRFLD=CHS4,1E,6,1
SFRFLD=VCFG,1F,0,1
SFRFLD=ADCS,1F,4,3
SFRFLD=ADCS0,1F,4,1
SFRFLD=ADCS1,1F,5,1
SFRFLD=ADCS2,1F,6,1
SFRFLD=PS,81,0,3
SFRFLD=PSA,81,3,1
SFRFLD=T0SE,81,4,1
SFRFLD=T0CS,81,5,1
SFRFLD=INTEDG,81,6,1
SFRFLD=nRAPUI,81,7,1
SFRFLD=PS0,81,0,1
SFRFLD=PS1,81,1,1
SFRFLD=PS2,81,2,1
SFRFLD=TRISA0,85,0,1
SFRFLD=TRISA1,85,1,1
SFRFLD=TRISA2,85,2,1
SFRFLD=TRISA3,85,3,1
SFRFLD=TRISA5,85,5,1
SFRFLD=TRISA6,85,6,1
SFRFLD=TRISA7,85,7,1
SFRFLD=TRISB0,86,0,1
SFRFLD=TRISB1,86,1,1
SFRFLD=TMR1IE,87,0,1
SFRFLD=TMR2IE,87,1,1
SFRFLD=CC1IE,87,2,1
SFRFLD=CC2IE,87,3,1
SFRFLD=SSPIE,87,4,1
SFRFLD=BCLIE,87,5,1
SFRFLD=RCIE,87,6,1
SFRFLD=TXIE,87,7,1
SFRFLD=UVLOIE,88,0,1
SFRFLD=OVLOIE,88,1,1
SFRFLD=DRUVIE,88,2,1
SFRFLD=OVIE,88,3,1
SFRFLD=OTIE,88,4,1
SFRFLD=ADIE,88,6,1
SFRFLD=CDSIE,88,7,1
SFRFLD=UVLO0,90,0,1
SFRFLD=UVLO1,90,1,1
SFRFLD=UVLO2,90,2,1
SFRFLD=UVLO3,90,3,1
SFRFLD=UVLO4,90,4,1
SFRFLD=UVLO5,90,5,1
SFRFLD=OVLO0,91,0,1
SFRFLD=OVLO1,91,1,1
SFRFLD=OVLO2,91,2,1
SFRFLD=OVLO3,91,3,1
SFRFLD=OVLO4,91,4,1
SFRFLD=OVLO5,91,5,1
SFRFLD=OVLOINTN,92,0,1
SFRFLD=OVLOINTP,92,1,1
SFRFLD=OVLOOUT,92,2,1
SFRFLD=OVLOEN,92,3,1
SFRFLD=UVLOINTN,92,4,1
SFRFLD=UVLOINTP,92,5,1
SFRFLD=UVLOOUT,92,6,1
SFRFLD=UVLOEN,92,7,1
SFRFLD=CC1RL,93,0,8
SFRFLD=CC1RH,94,0,8
SFRFLD=CC2RL,95,0,8
SFRFLD=CC2RH,96,0,8
SFRFLD=CC1M,97,0,4
SFRFLD=CC2M,97,4,4
SFRFLD=CDSINTN,98,0,1
SFRFLD=CDSINTP,98,1,1
SFRFLD=CDSOUT,98,2,1
SFRFLD=CDSOE,98,3,1
SFRFLD=CDSPOL,98,4,1
SFRFLD=CDSWDE,98,6,1
SFRFLD=CDSMUX,98,7,1
SFRFLD=OVINTN,99,0,1
SFRFLD=OVINTP,99,1,1
SFRFLD=OVOUT,99,2,1
SFRFLD=OVEN,99,3,1
SFRFLD=OOV0,9A,0,1
SFRFLD=OOV1,9A,1,1
SFRFLD=OOV2,9A,2,1
SFRFLD=OOV3,9A,3,1
SFRFLD=OOV4,9A,4,1
SFRFLD=OOV5,9A,5,1
SFRFLD=OOV6,9A,6,1
SFRFLD=OOV7,9A,7,1
SFRFLD=SDRVDT,9B,0,4
SFRFLD=PDRVDT,9B,4,4
SFRFLD=SLPS,9C,0,6
SFRFLD=SLPBY,9C,6,1
SFRFLD=ICOAC,9D,0,4
SFRFLD=ICLEBC,9E,0,2
SFRFLD=WPUGPA0,105,0,1
SFRFLD=WPUGPA1,105,1,1
SFRFLD=WPUGPA2,105,2,1
SFRFLD=WPUGPA3,105,3,1
SFRFLD=WPUGPA5,105,5,1
SFRFLD=WPUA0,105,0,1
SFRFLD=WPUA1,105,1,1
SFRFLD=WPUA2,105,2,1
SFRFLD=WPUA3,105,3,1
SFRFLD=WPUA5,105,5,1
SFRFLD=WPUGPB1,106,1,1
SFRFLD=WPUB1,106,1,1
SFRFLD=PWMSTR_SEN,107,0,1
SFRFLD=PWMSTR_PEN,107,1,1
SFRFLD=ISPUEN,107,2,1
SFRFLD=SDRVBY,107,4,1
SFRFLD=PDRVBY,107,5,1
SFRFLD=SDRVEN,107,6,1
SFRFLD=PDRVEN,107,7,1
SFRFLD=MSC2,108,3,1
SFRFLD=RFB,108,5,1
SFRFLD=MSC,108,6,2
SFRFLD=ANAOEN,109,0,1
SFRFLD=EADIS,109,1,1
SFRFLD=DRUVSEL,109,3,1
SFRFLD=DSEL,109,4,3
SFRFLD=DIGOEN,109,7,1
SFRFLD=ADD,110,0,8
SFRFLD=SSPBUF,111,0,8
SFRFLD=SSPM,112,0,4
SFRFLD=CKP,112,4,1
SFRFLD=SSPEN,112,5,1
SFRFLD=SSPOV,112,6,1
SFRFLD=WCOL,112,7,1
SFRFLD=SSPM0,112,0,1
SFRFLD=SSPM1,112,1,1
SFRFLD=SSPM2,112,2,1
SFRFLD=SSPM3,112,3,1
SFRFLD=SEN,113,0,1
SFRFLD=RSEN,113,1,1
SFRFLD=PEN,113,2,1
SFRFLD=RCEN,113,3,1
SFRFLD=ACKEN,113,4,1
SFRFLD=ACKDT,113,5,1
SFRFLD=ACKSTAT,113,6,1
SFRFLD=GCEN,113,7,1
SFRFLD=DHEN,114,0,1
SFRFLD=AHEN,114,1,1
SFRFLD=SBCDE,114,2,1
SFRFLD=SDAHT,114,3,1
SFRFLD=BOEN,114,4,1
SFRFLD=SCIE,114,5,1
SFRFLD=PCIE,114,6,1
SFRFLD=ACKTIM,114,7,1
SFRFLD=MSK,115,0,8
SFRFLD=BF,116,0,1
SFRFLD=UA,116,1,1
SFRFLD=R_nW,116,2,1
SFRFLD=S,116,3,1
SFRFLD=P,116,4,1
SFRFLD=D_nA,116,5,1
SFRFLD=CKE,116,6,1
SFRFLD=SMP,116,7,1
SFRFLD=ADD2,117,0,8
SFRFLD=MSK2,118,0,8
SFRFLD=VRSPCAL0,119,0,1
SFRFLD=VRSPCAL1,119,1,1
SFRFLD=VRSPCAL2,119,2,1
SFRFLD=VRSPCAL3,119,3,1
SFRFLD=VRSPCAL4,119,4,1
SFRFLD=VR2SPCAL0,11A,0,1
SFRFLD=VR2SPCAL1,11A,1,1
SFRFLD=VR2SPCAL2,11A,2,1
SFRFLD=VR2SPCAL3,11A,3,1
SFRFLD=VR2SPCAL4,11A,4,1
SFRFLD=SPBRG0,11B,0,1
SFRFLD=SPBRG1,11B,1,1
SFRFLD=SPBRG2,11B,2,1
SFRFLD=SPBRG3,11B,3,1
SFRFLD=SPBRG4,11B,4,1
SFRFLD=SPBRG5,11B,5,1
SFRFLD=SPBRG6,11B,6,1
SFRFLD=SPBRG7,11B,7,1
SFRFLD=USART_RCDAT,11C,0,8
SFRFLD=USART_TXDAT,11D,0,8
SFRFLD=TX9D,11E,0,1
SFRFLD=TRMT,11E,1,1
SFRFLD=BRGH,11E,2,1
SFRFLD=SYNC,11E,4,1
SFRFLD=TXEN,11E,5,1
SFRFLD=TX9,11E,6,1
SFRFLD=CSRC,11E,7,1
SFRFLD=RX9D,11F,0,1
SFRFLD=OERR,11F,1,1
SFRFLD=FERR,11F,2,1
SFRFLD=ADDEN,11F,3,1
SFRFLD=CREN,11F,4,1
SFRFLD=SREN,11F,5,1
SFRFLD=RX9,11F,6,1
SFRFLD=SPEN,11F,7,1
SFRFLD=IOCA0,185,0,1
SFRFLD=IOCA1,185,1,1
SFRFLD=IOCA2,185,2,1
SFRFLD=IOCA3,185,3,1
SFRFLD=IOCA5,185,5,1
SFRFLD=IOCA6,185,6,1
SFRFLD=IOCA7,185,7,1
SFRFLD=IOCB0,186,0,1
SFRFLD=IOCB1,186,1,1
SFRFLD=ANSA0,187,0,1
SFRFLD=ANSA1,187,1,1
SFRFLD=ANSA2,187,2,1
SFRFLD=ANSA3,187,3,1
SFRFLD=ANSB1,188,1,1
SFRFLD=RD,190,0,1
SFRFLD=WR,190,1,1
SFRFLD=WREN,190,2,1
SFRFLD=CALSEL,190,6,1
SFRFLD=PMCON2,191,0,8
SFRFLD=PMADRL,192,0,8
SFRFLD=PMADRL0,192,0,1
SFRFLD=PMADRL1,192,1,1
SFRFLD=PMADRL2,192,2,1
SFRFLD=PMADRL3,192,3,1
SFRFLD=PMADRL4,192,4,1
SFRFLD=PMADRL5,192,5,1
SFRFLD=PMADRL6,192,6,1
SFRFLD=PMADRL7,192,7,1
SFRFLD=PMADRH,193,0,4
SFRFLD=PMADRH0,193,0,1
SFRFLD=PMADRH1,193,1,1
SFRFLD=PMADRH2,193,2,1
SFRFLD=PMADRH3,193,3,1
SFRFLD=PMDATL,194,0,8
SFRFLD=PMDATL0,194,0,1
SFRFLD=PMDATL1,194,1,1
SFRFLD=PMDATL2,194,2,1
SFRFLD=PMDATL3,194,3,1
SFRFLD=PMDATL4,194,4,1
SFRFLD=PMDATL5,194,5,1
SFRFLD=PMDATL6,194,6,1
SFRFLD=PMDATL7,194,7,1
SFRFLD=PMDATH,195,0,6
SFRFLD=PMDATH0,195,0,1
SFRFLD=PMDATH1,195,1,1
SFRFLD=PMDATH2,195,2,1
SFRFLD=PMDATH3,195,3,1
SFRFLD=PMDATH4,195,4,1
SFRFLD=PMDATH5,195,5,1
SFRFLD=PMDATH6,195,6,1
SFRFLD=PMDATH7,195,7,1
SFRFLD=DSTCAL0,196,0,1
SFRFLD=DSTCAL1,196,1,1
SFRFLD=DSTCAL2,196,2,1
SFRFLD=DSTCAL3,196,3,1
SFRFLD=DSTCAL4,196,4,1
SFRFLD=RFBCAL0,197,0,1
SFRFLD=RFBCAL1,197,1,1
SFRFLD=RFBCAL2,197,2,1
SFRFLD=RFBCAL3,197,3,1
SFRFLD=RFBCAL4,197,4,1
SFRFLD=RFBCAL5,197,5,1
SFRFLD=FCALT0,198,0,1
SFRFLD=FCALT1,198,1,1
SFRFLD=FCALT2,198,2,1
SFRFLD=FCALT3,198,3,1
SFRFLD=FCALT4,198,4,1
SFRFLD=FCALT5,198,5,1
SFRFLD=FCALT6,198,6,1
SFRFLD=DCSCAL0,199,0,1
SFRFLD=DCSCAL1,199,1,1
SFRFLD=DCSCAL2,199,2,1
SFRFLD=DCSCAL3,199,3,1
SFRFLD=DCSCAL4,199,4,1
SFRFLD=DCSCAL5,199,5,1
SFRFLD=DCSCAL6,199,6,1
SFRFLD=TTA0,19A,0,1
SFRFLD=TTA1,19A,1,1
SFRFLD=TTA2,19A,2,1
SFRFLD=TTA3,19A,3,1
SFRFLD=BGRT0,19B,0,1
SFRFLD=BGRT1,19B,1,1
SFRFLD=BGRT2,19B,2,1
SFRFLD=BGRT3,19B,3,1
SFRFLD=BGRT4,19B,4,1
SFRFLD=EAOFFCAL0,19C,0,1
SFRFLD=EAOFFCAL1,19C,1,1
SFRFLD=EAOFFCAL2,19C,2,1
SFRFLD=EAOFFCAL3,19C,3,1
SFRFLD=EAOFFCAL4,19C,4,1
SFRFLD=AVDDCAL0,19D,0,1
SFRFLD=AVDDCAL1,19D,1,1
SFRFLD=AVDDCAL2,19D,2,1
SFRFLD=AVDDCAL3,19D,3,1
SFRFLD=A2GCAL0,19E,0,1
SFRFLD=A2GCAL1,19E,1,1
SFRFLD=A2GCAL2,19E,2,1
SFRFLD=A2GCAL3,19E,3,1
SFRFLD=OVRSPCAL0,19F,0,1
SFRFLD=OVRSPCAL1,19F,1,1
SFRFLD=OVRSPCAL2,19F,2,1
SFRFLD=OVRSPCAL3,19F,3,1
SFRFLD=OVRSPCAL4,19F,4,1
STACKDEPTH=8
VOLSFRS=191-191
