{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586953315194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586953315197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 15:21:54 2020 " "Processing started: Wed Apr 15 15:21:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586953315197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586953315197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/14.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim testbench testbench " "Command: quartus_sh -t c:/altera/14.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim testbench testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586953315197 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim testbench testbench " "Quartus(args): --rtl_sim testbench testbench" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1586953315197 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1586953315517 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1586953315628 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1586953315629 ""}
{ "Warning" "0" "" "Warning: File testbench_run_msim_rtl_verilog.do already exists - backing up current file as testbench_run_msim_rtl_verilog.do.bak3" {  } {  } 0 0 "Warning: File testbench_run_msim_rtl_verilog.do already exists - backing up current file as testbench_run_msim_rtl_verilog.do.bak3" 0 0 "Quartus II" 0 0 1586953315747 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Andrei/Documents/CID/tema lab 2/simulation/modelsim/testbench_run_msim_rtl_verilog.do" {  } { { "C:/Users/Andrei/Documents/CID/tema lab 2/simulation/modelsim/testbench_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Andrei/Documents/CID/tema lab 2/simulation/modelsim/testbench_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Andrei/Documents/CID/tema lab 2/simulation/modelsim/testbench_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1586953315761 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1586953315762 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1586953316097 ""}
