[advanced]
param=compiler.lockFlowCritSlackThreshold=0
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/home/zhoujw/FPGA/PipeCNN/project_xilinx
misc=BinaryName=conv

[connectivity]
nk=memRead:1:memRead_1
nk=coreConv:1:coreConv_1
nk=memWrite:1:memWrite_1
nk=maxPool:1:maxPool_1

[vivado]
param=hd.routingContainmentAreaExpansion=true
param=hd.supportClockNetCrossDiffReconfigurablePartitions=1
param=bitstream.enablePR=4123
param=physynth.ultraRAMOptOutput=false
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
param=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=fileset.sim_1.xsim.elaborate.debug_level=all

