[{"DBLP title": "Resource-efficient regular expression matching architecture for text analytics.", "DBLP authors": ["Kubilay Atasu"], "year": 2014, "MAG papers": [{"PaperId": 2053347882, "PaperTitle": "resource efficient regular expression matching architecture for text analytics", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Map-reduce processing of k-means algorithm with FPGA-accelerated computer cluster.", "DBLP authors": ["Yuk-Ming Choi", "Hayden Kwok-Hay So"], "year": 2014, "MAG papers": [{"PaperId": 2008241424, "PaperTitle": "map reduce processing of k means algorithm with fpga accelerated computer cluster", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Adaptive scalable SVD unit for fast processing of large LSE problems.", "DBLP authors": ["I\u00f1aki Bildosola", "Unai Martinez-Corral", "Koldo Basterretxea"], "year": 2014, "MAG papers": [{"PaperId": 2036848367, "PaperTitle": "adaptive scalable svd unit for fast processing of large lse problems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of the basque country", "university of the basque country", "university of the basque country"]}], "source": "ES"}, {"DBLP title": "SIR10US: A tightly coupled elliptic-curve cryptography co-processor for the OpenRISC.", "DBLP authors": ["Michael Gautschi", "Michael Muehlberghuber", "Andreas Traber", "Sven Stucki", "Matthias Baer", "Renzo Andri", "Luca Benini", "Beat Muheim", "Hubert Kaeslin"], "year": 2014, "MAG papers": [{"PaperId": 2005886998, "PaperTitle": "sir10us a tightly coupled elliptic curve cryptography co processor for the openrisc", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "eth zurich", "eth zurich", "eth zurich", "eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Customizable coarse-grained energy-efficient reconfigurable packet processing architecture.", "DBLP authors": ["Mohammad Badawi", "Ahmed Hemani", "Zhonghai Lu"], "year": 2014, "MAG papers": [{"PaperId": 1995669079, "PaperTitle": "customizable coarse grained energy efficient reconfigurable packet processing architecture", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Low latency FPGA acceleration of market data feed arbitration.", "DBLP authors": ["Stewart Denholm", "Hiroaki Inoue", "Takashi Takenaka", "Tobias Becker", "Wayne Luk"], "year": 2014, "MAG papers": [{"PaperId": 2046076654, "PaperTitle": "low latency fpga acceleration of market data feed arbitration", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "nec", "nec"]}], "source": "ES"}, {"DBLP title": "Sum-of-product architectures computing just right.", "DBLP authors": ["Florent de Dinechin", "Matei Istoan", "Abdelbassat Massouri"], "year": 2014, "MAG papers": [{"PaperId": 2147841263, "PaperTitle": "sum of product architectures computing just right", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of lyon", "university of lyon", "university of lyon"]}], "source": "ES"}, {"DBLP title": "Pipelined modular multiplier supporting multiple standard prime fields.", "DBLP authors": ["Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2014, "MAG papers": [{"PaperId": 2164774316, "PaperTitle": "pipelined modular multiplier supporting multiple standard prime fields", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of victoria", "king abdulaziz city for science and technology"]}], "source": "ES"}, {"DBLP title": "RNS modular multiplication through reduced base extensions.", "DBLP authors": ["Karim Bigou", "Arnaud Tisserand"], "year": 2014, "MAG papers": [{"PaperId": 2076515953, "PaperTitle": "rns modular multiplication through reduced base extensions", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["french institute for research in computer science and automation", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "On the computation of the reciprocal of floating point expansions using an adapted Newton-Raphson iteration.", "DBLP authors": ["Mioara Joldes", "Jean-Michel Muller", "Valentina Popescu"], "year": 2014, "MAG papers": [{"PaperId": 1975810379, "PaperTitle": "on the computation of the reciprocal of floating point expansions using an adapted newton raphson iteration", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["hoffmann la roche", null, "hoffmann la roche"]}], "source": "ES"}, {"DBLP title": "Performance modeling for highly-threaded many-core GPUs.", "DBLP authors": ["Lin Ma", "Roger D. Chamberlain", "Kunal Agrawal"], "year": 2014, "MAG papers": [{"PaperId": 2028145761, "PaperTitle": "performance modeling for highly threaded many core gpus", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["washington university in st louis", "washington university in st louis", "washington university in st louis"]}], "source": "ES"}, {"DBLP title": "Analyzing the energy-efficiency of dense linear algebra kernels by power-profiling a hybrid CPU/FPGA system.", "DBLP authors": ["Heiner Giefers", "Raphael Polig", "Christoph Hagleitner"], "year": 2014, "MAG papers": [{"PaperId": 2059117794, "PaperTitle": "analyzing the energy efficiency of dense linear algebra kernels by power profiling a hybrid cpu fpga system", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Coordinated and adaptive power gating and dynamic voltage scaling for energy minimization.", "DBLP authors": ["Nathaniel A. Conos", "Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 1985866799, "PaperTitle": "coordinated and adaptive power gating and dynamic voltage scaling for energy minimization", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A case against small data types in GPGPUs.", "DBLP authors": ["Ahmad Lashgar", "Amirali Baniasadi"], "year": 2014, "MAG papers": [{"PaperId": 2052113320, "PaperTitle": "a case against small data types in gpgpus", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of victoria", "university of victoria"]}], "source": "ES"}, {"DBLP title": "He-P2012: Architectural heterogeneity exploration on a scalable many-core platform.", "DBLP authors": ["Francesco Conti", "Chuck Pilkington", "Andrea Marongiu", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2066762506, "PaperTitle": "he p2012 architectural heterogeneity exploration on a scalable many core platform", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of bologna", "stmicroelectronics", "university of bologna", "university of bologna"]}, {"PaperId": 2020404950, "PaperTitle": "he p2012 architectural heterogeneity exploration on a scalable many core platform", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of bologna", "university of bologna", null, "university of bologna"]}], "source": "ES"}, {"DBLP title": "Function-Level Processor (FLP): Raising efficiency by operating at function granularity for market-oriented MPSoC.", "DBLP authors": ["Hamed Tabkhi", "Robert Bushey", "Gunar Schirner"], "year": 2014, "MAG papers": [{"PaperId": 2064820206, "PaperTitle": "function level processor flp raising efficiency by operating at function granularity for market oriented mpsoc", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["northeastern university", "northeastern university", "analog devices"]}], "source": "ES"}, {"DBLP title": "Design of an accelerator-rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network-on-chip.", "DBLP authors": ["Waqar Hussain", "Roberto Airoldi", "Henry Hoffmann", "Tapani Ahonen", "Jari Nurmi"], "year": 2014, "MAG papers": [{"PaperId": 2082365376, "PaperTitle": "design of an accelerator rich architecture by integrating multiple heterogeneous coarse grain reconfigurable arrays over a network on chip", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["tampere university of technology", "tampere university of technology", "tampere university of technology", "university of chicago", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "Secure interrupts on low-end microcontrollers.", "DBLP authors": ["Ruan de Clercq", "Frank Piessens", "Dries Schellekens", "Ingrid Verbauwhede"], "year": 2014, "MAG papers": [{"PaperId": 1993602585, "PaperTitle": "secure interrupts on low end microcontrollers", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "On the characterization of OpenCL dwarfs on fixed and reconfigurable platforms.", "DBLP authors": ["Konstantinos Krommydas", "Wu-chun Feng", "Muhsen Owaida", "Christos D. Antonopoulos", "Nikolaos Bellas"], "year": 2014, "MAG papers": [{"PaperId": 2022977427, "PaperTitle": "on the characterization of opencl dwarfs on fixed and reconfigurable platforms", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of thessaly", "university of thessaly", "virginia tech", "university of thessaly", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications.", "DBLP authors": ["Edoardo Paone", "Davide Gadioli", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2014, "MAG papers": [{"PaperId": 2043846191, "PaperTitle": "evaluating orthogonality between application auto tuning and run time resource management for adaptive opencl applications", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Efficient application mapping on CGRAs based on backward simultaneous scheduling/binding and dynamic graph transformations.", "DBLP authors": ["Thomas Peyret", "Gwenol\u00e9 Corre", "Mathieu Thevenin", "Kevin J. M. Martin", "Philippe Coussy"], "year": 2014, "MAG papers": [{"PaperId": 1976666356, "PaperTitle": "efficient application mapping on cgras based on backward simultaneous scheduling binding and dynamic graph transformations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Domain-specific augmentations for High-Level Synthesis.", "DBLP authors": ["Moritz Schmid", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich", "Vivek Singh Bhadouria", "Dibyendu Ghoshal"], "year": 2014, "MAG papers": [{"PaperId": 2054214690, "PaperTitle": "domain specific augmentations for high level synthesis", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of erlangen nuremberg", "national institute of technology agartala", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "national institute of technology agartala"]}], "source": "ES"}, {"DBLP title": "Pipelined reconfigurable accelerator for ordinal pattern encoding.", "DBLP authors": ["Ce Guo", "Wayne Luk", "Stephen Weston"], "year": 2014, "MAG papers": [{"PaperId": 2080403127, "PaperTitle": "pipelined reconfigurable accelerator for ordinal pattern encoding", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Energy efficient canonical huffman encoding.", "DBLP authors": ["Janarbek Matai", "Joo-Young Kim", "Ryan Kastner"], "year": 2014, "MAG papers": [{"PaperId": 2093838386, "PaperTitle": "energy efficient canonical huffman encoding", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego", "microsoft"]}], "source": "ES"}, {"DBLP title": "Flexible multistandard FEC processor design with ASIP methodology.", "DBLP authors": ["Zhenzhi Wu", "Dake Liu"], "year": 2014, "MAG papers": [{"PaperId": 2059056739, "PaperTitle": "flexible multistandard fec processor design with asip methodology", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Energy-efficient gear-shift LDPC decoders.", "DBLP authors": ["Kevin Cushon", "Saied Hemati", "Shie Mannor", "Warren J. Gross"], "year": 2014, "MAG papers": [{"PaperId": 2068047969, "PaperTitle": "energy efficient gear shift ldpc decoders", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["linkoping university", "university of idaho", "mcgill university", "technion israel institute of technology"]}], "source": "ES"}, {"DBLP title": "Exploring DMA-assisted prefetching strategies for software caches on multicore clusters.", "DBLP authors": ["Christian Pinto", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 1975905836, "PaperTitle": "exploring dma assisted prefetching strategies for software caches on multicore clusters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "A compression-based morphable PCM architecture for improving resistance drift tolerance.", "DBLP authors": ["Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2014, "MAG papers": [{"PaperId": 2053851532, "PaperTitle": "a compression based morphable pcm architecture for improving resistance drift tolerance", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "PVMC: Programmable Vector Memory Controller.", "DBLP authors": ["Tassadaq Hussain", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Eduard Ayguad\u00e9", "Mateo Valero"], "year": 2014, "MAG papers": [{"PaperId": 2012839453, "PaperTitle": "pvmc programmable vector memory controller", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Understanding the design space of DRAM-optimized hardware FFT accelerators.", "DBLP authors": ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "year": 2014, "MAG papers": [{"PaperId": 2002831810, "PaperTitle": "understanding the design space of dram optimized hardware fft accelerators", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Quality-aware video decoding on thermally-constrained MPSoC platforms.", "DBLP authors": ["Deepak Gangadharan", "J\u00fcrgen Teich", "Samarjit Chakraborty"], "year": 2014, "MAG papers": [{"PaperId": 1992268772, "PaperTitle": "quality aware video decoding on thermally constrained mpsoc platforms", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "technische universitat munchen", null]}], "source": "ES"}, {"DBLP title": "Combining flexibility with low power: Dataflow and wide-pipeline LDPC decoding engines in the Gbit/s era.", "DBLP authors": ["Jo\u00e3o Andrade", "Frederico Pratas", "Gabriel Falc\u00e3o", "V\u00edtor Manuel Mendes da Silva", "Leonel Sousa"], "year": 2014, "MAG papers": [{"PaperId": 2019359309, "PaperTitle": "combining flexibility with low power dataflow and wide pipeline ldpc decoding engines in the gbit s era", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["inesc id", "university of coimbra", "university of coimbra", "university of coimbra", "inesc id"]}], "source": "ES"}]