

================================================================
== Vivado HLS Report for 'simd_mul'
================================================================
* Date:           Mon Sep  6 00:44:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.589 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      0|        0|       40|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|       40|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       40|       49|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |ultranet_mac_mulakbM_U72  |ultranet_mac_mulakbM  | i0 + i1 * i2 |
    |ultranet_mac_mulalbW_U73  |ultranet_mac_mulalbW  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_fu_54_p2  |     *    |      0|  0|  40|           4|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  40|           4|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln700_reg_137     |  13|   0|   13|          0|
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  14|   0|   14|          0|
    |p_Result_1_2_reg_147  |   8|   0|    8|          0|
    |p_Result_2_reg_142    |   4|   0|    4|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  40|   0|   40|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   simd_mul   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   simd_mul   | return value |
|ap_return  | out |   14| ap_ctrl_hs |   simd_mul   | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |   simd_mul   | return value |
|weights_V  |  in |   12|   ap_none  |   weights_V  |    scalar    |
|in_V       |  in |   24|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

