#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  3 16:11:44 2021
# Process ID: 9276
# Current directory: D:/DG/VUT/4semester/DE1/project_3.5.2021/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14636 D:\DG\VUT\4semester\DE1\project_3.5.2021\project\project.xpr
# Log file: D:/DG/VUT/4semester/DE1/project_3.5.2021/project/vivado.log
# Journal file: D:/DG/VUT/4semester/DE1/project_3.5.2021/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.xpr
INFO: [Project 1-313] Project file moved from 'D:/DG/VUT/4semester/DE1/project_2.5.2021/project' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.gen/sources_1', nor could it be found using path 'D:/DG/VUT/4semester/DE1/project_2.5.2021/project/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sensor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sensor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sources_1/new/sensor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sensor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sim_1/new/tb_sensor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sensor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.sensor [sensor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sensor
Built simulation snapshot tb_sensor_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim/xsim.dir/tb_sensor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim/xsim.dir/tb_sensor_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  3 16:53:47 2021. For additional details about this file, please refer to the WebTalk help file at D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  3 16:53:47 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sensor_behav -key {Behavioral:sim_1:Functional:tb_sensor} -tclbatch {tb_sensor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_sensor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4s
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sensor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4s
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1186.984 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_sensor/uut_sensor/s_outputdistance}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_sensor/uut_sensor/s_state_echo}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_sensor/uut_sensor/trig_o}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sensor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sensor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run: Time (s): cpu = 00:01:36 ; elapsed = 00:01:24 . Memory (MB): peak = 1186.984 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:01:36 ; elapsed = 00:01:26 . Memory (MB): peak = 1186.984 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:01:37 ; elapsed = 00:01:34 . Memory (MB): peak = 1186.984 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sensor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sensor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sim_1/new/tb_sensor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sensor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.sensor [sensor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sensor
Built simulation snapshot tb_sensor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: Negative time value -800000000 in wait statement
Time: 660110 us  Iteration: 0  Process: /tb_sensor/p_stimulus
  File: D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sim_1/new/tb_sensor.vhd

HDL Line: D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sim_1/new/tb_sensor.vhd:83
run: Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1186.984 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:01:30 ; elapsed = 00:01:29 . Memory (MB): peak = 1186.984 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1186.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_led_bar [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_led_bar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_led_bar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sources_1/new/led_bar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_bar'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sim_1/new/tb_led_bar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_led_bar'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_led_bar_behav xil_defaultlib.tb_led_bar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_led_bar_behav xil_defaultlib.tb_led_bar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.led_bar [led_bar_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_bar
Built simulation snapshot tb_led_bar_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim/xsim.dir/tb_led_bar_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim/xsim.dir/tb_led_bar_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  3 17:01:32 2021. For additional details about this file, please refer to the WebTalk help file at D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  3 17:01:32 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_led_bar_behav -key {Behavioral:sim_1:Functional:tb_led_bar} -tclbatch {tb_led_bar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_led_bar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_led_bar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1186.984 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_led_bar/uut_led_bar/s_led_bar}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_led_bar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_led_bar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_led_bar_behav xil_defaultlib.tb_led_bar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_led_bar_behav xil_defaultlib.tb_led_bar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1186.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_buzzer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_buzzer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_buzzer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sources_1/new/buzzer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'buzzer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.srcs/sim_1/new/tb_buzzer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_buzzer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_buzzer_behav xil_defaultlib.tb_buzzer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_buzzer_behav xil_defaultlib.tb_buzzer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.buzzer [buzzer_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_buzzer
Built simulation snapshot tb_buzzer_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim/xsim.dir/tb_buzzer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim/xsim.dir/tb_buzzer_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  3 17:03:38 2021. For additional details about this file, please refer to the WebTalk help file at D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  3 17:03:38 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_buzzer_behav -key {Behavioral:sim_1:Functional:tb_buzzer} -tclbatch {tb_buzzer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_buzzer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4s
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_buzzer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1186.984 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_buzzer/uut_buzzer/s_buzzer}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.984 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_buzzer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_buzzer_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DG/VUT/4semester/DE1/project_3.5.2021/project/project.sim/sim_1/behav/xsim'
"xelab -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_buzzer_behav xil_defaultlib.tb_buzzer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/DG/VUT/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8fc429b5135e4657b942ac877cbe7d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_buzzer_behav xil_defaultlib.tb_buzzer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1186.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  3 17:06:38 2021...
