#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 19 16:24:35 2023
# Process ID: 8212
# Current directory: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17180 D:\MyFiles\sophomore2\SystemDesignLab\lab3\vivado\IPCore.xpr
# Log file: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/vivado.log
# Journal file: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name PictureROM -dir d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {4096} CONFIG.data_width {24} CONFIG.Component_Name {PictureROM} CONFIG.memory_type {rom} CONFIG.output_options {registered} CONFIG.single_port_output_clock_enable {true} CONFIG.coefficient_file {D:/MyFiles/sophomore2/SystemDesignLab/lab3/fig/fig.coe}] [get_ips PictureROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'PictureROM' to 'PictureROM' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/MyFiles/sophomore2/SystemDesignLab/lab3/fig/fig.coe' provided. It will be converted relative to IP Instance files '../../../../../fig/fig.coe'
generate_target {instantiation_template} [get_files d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/PictureROM/PictureROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PictureROM'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/PictureROM/PictureROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PictureROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PictureROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PictureROM'...
catch { config_ip_cache -export [get_ips -all PictureROM] }
export_ip_user_files -of_objects [get_files d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/PictureROM/PictureROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/PictureROM/PictureROM.xci]
launch_runs  PictureROM_synth_1
[Wed Apr 19 16:29:31 2023] Launched PictureROM_synth_1...
Run output will be captured here: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/PictureROM_synth_1/runme.log
export_simulation -of_objects [get_files d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/PictureROM/PictureROM.xci] -directory D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.ip_user_files/sim_scripts -ip_user_files_dir D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.ip_user_files -ipstatic_source_dir D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/modelsim} {questa=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/questa} {riviera=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/riviera} {activehdl=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name DCM_PLL -dir d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {DCM_PLL} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {175.402} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {110.209} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips DCM_PLL]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DCM_PLL' to 'DCM_PLL' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DCM_PLL'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DCM_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DCM_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'DCM_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DCM_PLL'...
catch { config_ip_cache -export [get_ips -all DCM_PLL] }
export_ip_user_files -of_objects [get_files d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xci]
launch_runs  DCM_PLL_synth_1
[Wed Apr 19 16:33:18 2023] Launched DCM_PLL_synth_1...
Run output will be captured here: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/DCM_PLL_synth_1/runme.log
export_simulation -of_objects [get_files d:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xci] -directory D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.ip_user_files/sim_scripts -ip_user_files_dir D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.ip_user_files -ipstatic_source_dir D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/modelsim} {questa=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/questa} {riviera=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/riviera} {activehdl=D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1
[Wed Apr 19 17:07:20 2023] Launched synth_1...
Run output will be captured here: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/synth_1/runme.log
launch_runs impl_1
[Wed Apr 19 17:08:06 2023] Launched impl_1...
Run output will be captured here: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 19 17:10:07 2023] Launched impl_1...
Run output will be captured here: D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724150B
set_property PROGRAM.FILE {D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/impl_1/IPCore.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/MyFiles/sophomore2/SystemDesignLab/lab3/vivado/IPCore.runs/impl_1/IPCore.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.238 ; gain = 0.465
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276724150B
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 17:14:15 2023...
