{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 19:39:44 2011 " "Info: Processing started: Sun Nov 06 19:39:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IrDX_Receive -c IrDX_Receive " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IrDX_Receive -c IrDX_Receive" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc164_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hc164_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc164_driver " "Info: Found entity 1: hc164_driver" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/IrDX_Receive/hc164_driver.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "irda_data packed irda_check.v(20) " "Warning (10227): Verilog HDL Port Declaration warning at irda_check.v(20): data type declaration for \"irda_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "irda_data irda_check.v(22) " "Info (10151): Verilog HDL Declaration information at irda_check.v(22): \"irda_data\" is declared here" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 22 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda_check.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irda_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 irda_check " "Info: Found entity 1: irda_check" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDX_Receive.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IrDX_Receive.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IrDX_Receive " "Info: Found entity 1: IrDX_Receive" {  } { { "IrDX_Receive.bdf" "" { Schematic "C:/altera/work/IrDX_Receive/IrDX_Receive.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "IrDX_Receive " "Info: Elaborating entity \"IrDX_Receive\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc164_driver hc164_driver:inst " "Info: Elaborating entity \"hc164_driver\" for hierarchy \"hc164_driver:inst\"" {  } { { "IrDX_Receive.bdf" "inst" { Schematic "C:/altera/work/IrDX_Receive/IrDX_Receive.bdf" { { 184 312 480 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irda_check irda_check:inst1 " "Info: Elaborating entity \"irda_check\" for hierarchy \"irda_check:inst1\"" {  } { { "IrDX_Receive.bdf" "inst1" { Schematic "C:/altera/work/IrDX_Receive/IrDX_Receive.bdf" { { -8 304 456 88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|IrDX_Receive\|irda_check:inst1\|cs 4 " "Info: State machine \"\|IrDX_Receive\|irda_check:inst1\|cs\" contains 4 states" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|IrDX_Receive\|irda_check:inst1\|cs " "Info: Selected Auto state machine encoding method for state machine \"\|IrDX_Receive\|irda_check:inst1\|cs\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|IrDX_Receive\|irda_check:inst1\|cs " "Info: Encoding result for state machine \"\|IrDX_Receive\|irda_check:inst1\|cs\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_check:inst1\|cs.IDLE " "Info: Encoded state bit \"irda_check:inst1\|cs.IDLE\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_check:inst1\|cs.DATA_STATE " "Info: Encoded state bit \"irda_check:inst1\|cs.DATA_STATE\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_check:inst1\|cs.LEADER_4 " "Info: Encoded state bit \"irda_check:inst1\|cs.LEADER_4\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_check:inst1\|cs.LEADER_9 " "Info: Encoded state bit \"irda_check:inst1\|cs.LEADER_9\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Receive\|irda_check:inst1\|cs.IDLE 0000 " "Info: State \"\|IrDX_Receive\|irda_check:inst1\|cs.IDLE\" uses code string \"0000\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Receive\|irda_check:inst1\|cs.LEADER_9 1001 " "Info: State \"\|IrDX_Receive\|irda_check:inst1\|cs.LEADER_9\" uses code string \"1001\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Receive\|irda_check:inst1\|cs.LEADER_4 1010 " "Info: State \"\|IrDX_Receive\|irda_check:inst1\|cs.LEADER_4\" uses code string \"1010\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Receive\|irda_check:inst1\|cs.DATA_STATE 1100 " "Info: State \"\|IrDX_Receive\|irda_check:inst1\|cs.DATA_STATE\" uses code string \"1100\"" {  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "irda_check.v" "" { Text "C:/altera/work/IrDX_Receive/irda_check.v" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Info: Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Info: Implemented 160 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 19:39:49 2011 " "Info: Processing ended: Sun Nov 06 19:39:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
