SET_FLAG DEBUG FALSE
SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan3e
SET_PREFERENCE device xc3s500e
SET_PREFERENCE speedgrade -5
SET_PREFERENCE package fg320
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/rohith/Image-Watermarking/ipcore_dir/
SET_PREFERENCE workingdirectory /home/rohith/Image-Watermarking/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /home/rohith/Image-Watermarking/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /home/rohith/Image-Watermarking/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name adder8
SET_PARAMETER Implementation Fabric
SET_PARAMETER A_Type Unsigned
SET_PARAMETER B_Type Unsigned
SET_PARAMETER A_Width 8
SET_PARAMETER B_Width 8
SET_PARAMETER Add_Mode Add_Subtract
SET_PARAMETER Out_Width 9
SET_PARAMETER Latency_Configuration Manual
SET_PARAMETER Latency 0
SET_PARAMETER B_Constant false
SET_PARAMETER B_Value 00000000
SET_PARAMETER CE false
SET_PARAMETER C_In false
SET_PARAMETER C_Out false
SET_PARAMETER Borrow_Sense Active_Low
SET_PARAMETER SCLR false
SET_PARAMETER SSET false
SET_PARAMETER SINIT false
SET_PARAMETER SINIT_Value 0
SET_PARAMETER Bypass false
SET_PARAMETER Bypass_Sense Active_High
SET_PARAMETER Sync_Ctrl_Priority Reset_Overrides_Set
SET_PARAMETER Sync_CE_Priority Sync_Overrides_CE
SET_PARAMETER Bypass_CE_Priority CE_Overrides_Bypass
SET_PARAMETER AINIT_Value 0
SET_SIM_PARAMETER c_implementation 0
SET_SIM_PARAMETER c_a_width 8
SET_SIM_PARAMETER c_b_width 8
SET_SIM_PARAMETER c_out_width 9
SET_SIM_PARAMETER c_ce_overrides_sclr 0
SET_SIM_PARAMETER c_a_type 1
SET_SIM_PARAMETER c_b_type 1
SET_SIM_PARAMETER c_latency 0
SET_SIM_PARAMETER c_add_mode 2
SET_SIM_PARAMETER c_b_constant 0
SET_SIM_PARAMETER c_b_value 00000000
SET_SIM_PARAMETER c_ainit_val 0
SET_SIM_PARAMETER c_sinit_val 0
SET_SIM_PARAMETER c_ce_overrides_bypass 1
SET_SIM_PARAMETER c_bypass_low 0
SET_SIM_PARAMETER c_sclr_overrides_sset 1
SET_SIM_PARAMETER c_has_c_in 0
SET_SIM_PARAMETER c_has_c_out 0
SET_SIM_PARAMETER c_borrow_low 1
SET_SIM_PARAMETER c_has_ce 0
SET_SIM_PARAMETER c_has_bypass 0
SET_SIM_PARAMETER c_has_sclr 0
SET_SIM_PARAMETER c_has_sset 0
SET_SIM_PARAMETER c_has_sinit 0
SET_CORE_NAME Adder Subtracter
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_addsub:11.0
SET_CORE_CLASS com.xilinx.ip.c_addsub_v11_0.c_addsub_v11_0
SET_CORE_PATH /opt/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0
SET_CORE_GUIPATH /opt/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/gui/c_addsub_v11_0.tcl
SET_CORE_DATASHEET /opt/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/ds214_addsub.pdf
ADD_CORE_DOCUMENT </opt/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/c_addsub_v11_0_readme.txt><c_addsub_v11_0_readme.txt>
ADD_CORE_DOCUMENT </opt/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/c_addsub_v11_0_vinfo.html><c_addsub_v11_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_addsub_v11_0/doc/ds214_addsub.pdf><ds214_addsub.pdf>
