-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Multirate_v1_FIR_filter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_n : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Multirate_v1_FIR_filter is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_847A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000010001111010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv29_468 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000010001101000";
    constant ap_const_lv25_1FFFFD2 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111111010010";
    constant ap_const_lv25_6E : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001101110";
    constant ap_const_lv29_1FFFFB88 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111101110001000";
    constant ap_const_lv30_F86 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000111110000110";
    constant ap_const_lv29_438 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000010000111000";
    constant ap_const_lv29_1FFFFBEA : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111101111101010";
    constant ap_const_lv28_FFFFCA4 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111110010100100";
    constant ap_const_lv28_284 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001010000100";
    constant ap_const_lv28_312 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001100010010";
    constant ap_const_lv27_7FFFD2A : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110100101010";
    constant ap_const_lv27_294 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010010100";
    constant ap_const_lv28_FFFFDAA : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111110110101010";
    constant ap_const_lv27_7FFFE28 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111000101000";
    constant ap_const_lv26_3FFFE9E : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111010011110";
    constant ap_const_lv26_3FFFF06 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111100000110";
    constant ap_const_lv26_98 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010011000";
    constant ap_const_lv26_3FFFF62 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111101100010";
    constant ap_const_lv25_1FFFF6A : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101101010";
    constant ap_const_lv26_8A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010001010";
    constant ap_const_lv24_4C : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001100";
    constant ap_const_lv26_3FFFF2E : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111100101110";
    constant ap_const_lv32_5154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000101000101010100";
    constant ap_const_lv29_1FFFFBAA : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111101110101010";
    constant ap_const_lv29_7B4 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000011110110100";
    constant ap_const_lv29_1FFFFA34 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111101000110100";
    constant ap_const_lv28_3EC : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001111101100";
    constant ap_const_lv28_386 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001110000110";
    constant ap_const_lv28_FFFFCB0 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111110010110000";
    constant ap_const_lv27_7FFFE26 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111000100110";
    constant ap_const_lv26_3FFFF26 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111100100110";
    constant ap_const_lv28_214 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000010100";
    constant ap_const_lv27_19A : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000110011010";
    constant ap_const_lv25_1FFFF9A : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111110011010";
    constant ap_const_lv27_12A : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100101010";
    constant ap_const_lv26_CA : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000011001010";
    constant ap_const_lv26_3FFFF5E : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111101011110";
    constant ap_const_lv25_1FFFFA2 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111110100010";
    constant ap_const_lv23_16 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010110";
    constant ap_const_lv31_7FFFE54E : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111110010101001110";
    constant ap_const_lv30_3FFFF56C : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111010101101100";
    constant ap_const_lv28_FFFFC42 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111110001000010";
    constant ap_const_lv27_14A : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000101001010";
    constant ap_const_lv26_9A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010011010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal p_ZL19H_filter_FIR_kernel_115 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_114 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_113 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_112 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_111 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_110 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_109 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_108 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_107 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_106 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_105 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_104 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_103 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_102 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_101 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_99 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_98 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_97 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_95 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_94 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_93 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_92 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_91 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_90 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_89 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_88 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_87 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_86 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_85 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_84 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_83 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_82 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_81 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_79 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_78 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_77 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_76 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_75 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_74 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_73 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_72 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_71 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_70 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_69 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_68 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_67 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_66 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_65 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_64 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_63 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_62 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_61 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_60 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_59 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_58 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_57 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_56 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_55 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_54 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_53 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_52 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_51 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_50 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_49 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_48 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_47 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_46 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_45 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_44 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_43 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_42 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_41 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_40 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_39 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_38 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_37 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_36 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_35 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_34 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_33 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_32 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_31 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_30 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_29 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_28 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_27 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_26 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_25 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_24 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_23 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_22 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_21 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_19 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_18 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_17 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZL19H_filter_FIR_kernel_110_load_reg_3092 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_ZL19H_filter_FIR_kernel_104_load_reg_3097 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_101_load_reg_3102 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_101_load_reg_3102_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_100_load_reg_3107 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_98_load_reg_3112 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_94_load_reg_3117 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_91_load_reg_3122 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_90_load_reg_3127 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_86_load_reg_3132 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_81_load_reg_3137 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_79_load_reg_3142 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_79_load_reg_3142_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_77_load_reg_3147 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_76_load_reg_3152 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_74_load_reg_3157 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_72_load_reg_3162 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_72_load_reg_3162_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_70_load_reg_3167 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_69_load_reg_3172 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_67_load_reg_3177 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_65_load_reg_3182 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_65_load_reg_3182_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_64_load_reg_3187 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_61_load_reg_3192 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_61_load_reg_3192_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_59_load_reg_3197 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_58_load_reg_3202 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_58_load_reg_3202_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_57_load_reg_3207 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_55_load_reg_3212 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_55_load_reg_3212_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_52_load_reg_3217 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_51_load_reg_3222 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_51_load_reg_3222_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_49_load_reg_3227 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_47_load_reg_3232 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_46_load_reg_3237 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_44_load_reg_3242 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_44_load_reg_3242_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_42_load_reg_3247 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_40_load_reg_3252 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_39_load_reg_3257 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_37_load_reg_3262 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_37_load_reg_3262_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_35_load_reg_3267 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_30_load_reg_3272 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_26_load_reg_3277 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_25_load_reg_3282 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_22_load_reg_3287 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_18_load_reg_3292 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_16_load_reg_3297 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_15_load_reg_3302 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_15_load_reg_3302_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_12_load_reg_3307 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_6_load_reg_3312 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp610_fu_1176_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp610_reg_3317 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp610_reg_3317_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_fu_1238_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_reg_3322 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_reg_3322_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp65_fu_1244_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp65_reg_3328 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp65_reg_3328_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp71_fu_1250_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp71_reg_3334 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp71_reg_3334_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp71_reg_3334_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp71_reg_3334_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp81_fu_1256_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp81_reg_3340 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp81_reg_3340_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp85_fu_1262_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp85_reg_3346 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp85_reg_3346_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp105_fu_1268_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp105_reg_3352 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp105_reg_3352_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp109_fu_1274_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp109_reg_3358 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp109_reg_3358_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp113_fu_1280_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp113_reg_3363 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp113_reg_3363_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_fu_2102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2652_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2692_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_2700_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2708_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2716_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2724_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2732_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2740_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_2758_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2766_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_2796_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2804_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2812_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2682_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2748_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_21_reg_3483 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_43_fu_2345_p2 : STD_LOGIC_VECTOR (25 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln68_43_fu_2345_p2 : signal is "no";
    signal add_ln68_43_reg_3498 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_43_reg_3498_pp0_iter4_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2831_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln68_47_reg_3508 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2841_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln68_48_reg_3513 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2851_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_2_reg_3518 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_10_fu_2403_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln68_10_reg_3533 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln68_17_fu_2418_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln68_17_reg_3543 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln68_23_fu_2430_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 of add_ln68_23_fu_2430_p2 : signal is "no";
    signal add_ln68_23_reg_3553 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln68_38_fu_2486_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln68_38_reg_3558 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln68_50_fu_2510_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_50_reg_3568 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln63_fu_384_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_fu_392_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_13_fu_400_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_14_fu_408_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_15_fu_416_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_16_fu_424_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_18_fu_436_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_19_fu_444_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_20_fu_452_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_21_fu_464_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_23_fu_476_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_24_fu_484_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_27_fu_500_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_29_fu_512_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_30_fu_520_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_31_fu_528_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_33_fu_540_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_34_fu_548_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_37_fu_568_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_38_fu_576_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_40_fu_588_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_41_fu_596_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_42_fu_604_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_43_fu_612_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_45_fu_624_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_47_fu_636_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_50_fu_652_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_52_fu_664_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_54_fu_676_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_57_fu_692_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_59_fu_704_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_62_fu_720_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_63_fu_728_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_65_fu_740_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_69_fu_760_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_71_fu_772_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_72_fu_780_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_75_fu_796_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_77_fu_808_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_80_fu_824_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_82_fu_836_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_84_fu_848_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_87_fu_864_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_89_fu_876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_91_fu_888_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_92_fu_896_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_93_fu_904_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_94_fu_912_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_96_fu_924_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_97_fu_932_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_100_fu_952_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_101_fu_960_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_103_fu_972_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_104_fu_980_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_105_fu_988_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_107_fu_1000_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_110_fu_1016_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_111_fu_1024_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_113_fu_1036_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_114_fu_1048_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_115_fu_1056_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_116_fu_1064_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_118_fu_1076_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_119_fu_1084_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_120_fu_1092_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_121_fu_1100_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_122_fu_1108_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_0_load_cast_fu_1116_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_63_fu_728_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_54_fu_676_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp4_fu_1120_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_71_fu_772_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_80_fu_824_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp5_fu_1130_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_ZL19H_filter_FIR_kernel_106_load_cast_fu_1140_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_89_load_cast_fu_1144_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_27_load_cast_fu_1148_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_10_load_cast_fu_1152_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL19H_filter_FIR_kernel_89_load_cast_fu_1144_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_ZL19H_filter_FIR_kernel_106_load_cast_fu_1140_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp6_fu_1156_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_ZL19H_filter_FIR_kernel_27_load_cast_fu_1148_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_ZL19H_filter_FIR_kernel_10_load_cast_fu_1152_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp12_fu_1166_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp12_cast_fu_1172_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_cast_fu_1162_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_40_fu_588_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_19_fu_444_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp117_fu_1182_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_94_fu_912_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_115_fu_1056_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp118_fu_1192_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_18_fu_436_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_16_fu_424_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp13_fu_1202_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp13_cast_fu_1208_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_116_fu_1064_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_24_fu_484_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln63_fu_384_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp119_fu_1218_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_110_fu_1016_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_ZL19H_filter_FIR_kernel_0_load_cast_fu_1116_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp120_fu_1228_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp120_cast_fu_1234_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp119_cast_fu_1224_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_92_fu_896_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_42_fu_604_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_96_fu_924_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_38_fu_576_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_101_fu_960_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_33_fu_540_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_103_fu_972_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_31_fu_528_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_114_fu_1048_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_20_fu_452_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_119_fu_1084_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_15_fu_416_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_121_fu_1100_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln68_13_fu_400_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln68_fu_2102_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_2123_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_2134_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_2_fu_2145_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl184_fu_2141_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl185_fu_2152_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_3_fu_2162_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_2173_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl182_fu_2169_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl183_fu_2180_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp66_fu_2184_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_7_fu_2194_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_2205_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl177_fu_2201_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl178_fu_2212_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp82_fu_2216_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_9_fu_2226_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl174_fu_2233_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_10_fu_2243_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_neg175_fu_2237_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl176_fu_2250_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_11_fu_2260_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl172_fu_2267_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_12_fu_2277_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_neg_fu_2271_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl173_fu_2284_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_13_fu_2294_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl171_fu_2301_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp110_fu_2305_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_14_fu_2315_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl_fu_2322_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp114_fu_2326_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2774_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2785_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2660_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln68_156_fu_2342_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2820_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2671_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_5_fu_2353_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl179_fu_2360_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_6_fu_2370_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_neg180_fu_2364_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_shl181_fu_2377_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp72_fu_2381_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_2861_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_2872_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2883_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2894_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln68_128_fu_2400_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln68_127_fu_2397_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_2905_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2916_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2927_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_134_fu_2415_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln68_133_fu_2412_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2938_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_2949_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_139_fu_2427_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2960_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp72_cast_fu_2387_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_28_fu_2435_p2 : STD_LOGIC_VECTOR (26 downto 0);
    attribute use_dsp48 of add_ln68_28_fu_2435_p2 : signal is "no";
    signal grp_fu_2971_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_145_fu_2444_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_143_fu_2440_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln68_31_fu_2447_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2982_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_2993_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3004_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln68_150_fu_2463_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_149_fu_2460_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_36_fu_2466_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_151_fu_2472_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_148_fu_2457_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln68_37_fu_2476_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_152_fu_2482_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln68_146_fu_2453_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_3015_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3026_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln68_160_fu_2501_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_159_fu_2498_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_49_fu_2504_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_158_fu_2495_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_3037_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln68_124_fu_2516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3048_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln68_129_fu_2527_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln68_126_fu_2524_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln68_11_fu_2530_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln68_130_fu_2536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_5_fu_2519_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln68_5_fu_2519_p2 : signal is "no";
    signal grp_fu_3059_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln68_135_fu_2549_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln68_132_fu_2546_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln68_18_fu_2552_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3070_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_140_fu_2565_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln68_138_fu_2562_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln68_24_fu_2568_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln68_141_fu_2574_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln68_136_fu_2558_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln68_25_fu_2578_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln68_142_fu_2584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_12_fu_2540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3081_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln68_161_fu_2600_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_155_fu_2597_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_44_fu_2603_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln68_163_fu_2613_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_162_fu_2609_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln68_51_fu_2616_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_164_fu_2622_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln68_153_fu_2594_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln68_52_fu_2626_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln68_165_fu_2632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_26_fu_2588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_accu32_fu_2636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2652_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2660_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2660_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2671_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2671_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2682_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2692_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2700_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2708_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2716_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2724_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2732_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2740_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2748_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2758_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2766_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2774_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2785_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2785_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2796_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2804_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2812_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2820_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2831_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2841_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2841_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2851_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2861_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2872_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2883_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2894_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2905_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2916_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2927_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2938_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2949_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2960_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2971_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2982_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2993_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3004_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3015_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3026_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3037_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3048_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3059_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3070_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3081_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Multirate_v1_mul_16s_17ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Multirate_v1_am_addmul_17s_17s_11ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_17s_17s_7s_25s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v1_ama_submuladd_18s_16s_7ns_23s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_12s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_12ns_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_11ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_12s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_11s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_10ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_11s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_10ns_25s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_10s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_10s_25s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_9s_26s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_8ns_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_9s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_am_addmul_16s_16s_9s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_8ns_24s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_7ns_19s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_15ns_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_12s_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_11ns_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_12s_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_10ns_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_10ns_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_11s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_10s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_9s_27s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_8s_26s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_9ns_26s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_8s_25s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_5ns_25s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_14s_30s_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_13s_29s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        din3 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_11s_28s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v1_ama_addmuladd_16s_16s_8ns_25s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;



begin
    mul_16s_17ns_32_1_1_U31 : component Multirate_v1_mul_16s_17ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => p_ZL19H_filter_FIR_kernel_58_load_reg_3202_pp0_iter1_reg,
        din1 => mul_ln68_fu_2102_p1,
        dout => mul_ln68_fu_2102_p2);

    am_addmul_17s_17s_11ns_29_4_1_U32 : component Multirate_v1_am_addmul_17s_17s_11ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        din2_WIDTH => 11,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp5_fu_1130_p2,
        din1 => tmp4_fu_1120_p2,
        din2 => grp_fu_2652_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2652_p3);

    ama_addmuladd_17s_17s_7s_25s_25_4_1_U33 : component Multirate_v1_ama_addmuladd_17s_17s_7s_25s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        din2_WIDTH => 7,
        din3_WIDTH => 25,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp118_fu_1192_p2,
        din1 => tmp117_fu_1182_p2,
        din2 => grp_fu_2660_p2,
        din3 => grp_fu_2660_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2660_p4);

    ama_submuladd_18s_16s_7ns_23s_25_4_1_U34 : component Multirate_v1_ama_submuladd_18s_16s_7ns_23s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 7,
        din3_WIDTH => 23,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2671_p0,
        din1 => sext_ln68_118_fu_1076_p0,
        din2 => grp_fu_2671_p2,
        din3 => tmp110_fu_2305_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2671_p4);

    ama_addmuladd_16s_16s_12s_32s_32_4_1_U35 : component Multirate_v1_ama_addmuladd_16s_16s_12s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 12,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_69_fu_760_p0,
        din1 => sext_ln68_65_fu_740_p0,
        din2 => grp_fu_2682_p2,
        din3 => mul_ln68_fu_2102_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2682_p4);

    am_addmul_16s_16s_12ns_30_4_1_U36 : component Multirate_v1_am_addmul_16s_16s_12ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 12,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_72_fu_780_p0,
        din1 => sext_ln68_62_fu_720_p0,
        din2 => grp_fu_2692_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2692_p3);

    am_addmul_16s_16s_11ns_29_4_1_U37 : component Multirate_v1_am_addmul_16s_16s_11ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_75_fu_796_p0,
        din1 => sext_ln68_59_fu_704_p0,
        din2 => grp_fu_2700_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2700_p3);

    am_addmul_16s_16s_12s_29_4_1_U38 : component Multirate_v1_am_addmul_16s_16s_12s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 12,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_77_fu_808_p0,
        din1 => sext_ln68_57_fu_692_p0,
        din2 => grp_fu_2708_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2708_p3);

    am_addmul_16s_16s_11s_28_4_1_U39 : component Multirate_v1_am_addmul_16s_16s_11s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_82_fu_836_p0,
        din1 => sext_ln68_52_fu_664_p0,
        din2 => grp_fu_2716_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2716_p3);

    am_addmul_16s_16s_10ns_28_4_1_U40 : component Multirate_v1_am_addmul_16s_16s_10ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_84_fu_848_p0,
        din1 => sext_ln68_50_fu_652_p0,
        din2 => grp_fu_2724_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2724_p3);

    am_addmul_16s_16s_10ns_28_4_1_U41 : component Multirate_v1_am_addmul_16s_16s_10ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_87_fu_864_p0,
        din1 => sext_ln68_47_fu_636_p0,
        din2 => grp_fu_2732_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2732_p3);

    am_addmul_16s_16s_11s_27_4_1_U42 : component Multirate_v1_am_addmul_16s_16s_11s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_89_fu_876_p0,
        din1 => sext_ln68_45_fu_624_p0,
        din2 => grp_fu_2740_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2740_p3);

    ama_addmuladd_16s_16s_10ns_25s_27_4_1_U43 : component Multirate_v1_ama_addmuladd_16s_16s_10ns_25s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 25,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_91_fu_888_p0,
        din1 => sext_ln68_43_fu_612_p0,
        din2 => grp_fu_2748_p2,
        din3 => tmp66_fu_2184_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2748_p4);

    am_addmul_16s_16s_11s_28_4_1_U44 : component Multirate_v1_am_addmul_16s_16s_11s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_93_fu_904_p0,
        din1 => sext_ln68_41_fu_596_p0,
        din2 => grp_fu_2758_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2758_p3);

    am_addmul_16s_16s_10s_27_4_1_U45 : component Multirate_v1_am_addmul_16s_16s_10s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_97_fu_932_p0,
        din1 => sext_ln68_37_fu_568_p0,
        din2 => grp_fu_2766_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2766_p3);

    ama_addmuladd_16s_16s_10s_25s_26_4_1_U46 : component Multirate_v1_ama_addmuladd_16s_16s_10s_25s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 25,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_100_fu_952_p0,
        din1 => sext_ln68_34_fu_548_p0,
        din2 => grp_fu_2774_p2,
        din3 => tmp82_fu_2216_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2774_p4);

    ama_addmuladd_16s_16s_9s_26s_26_4_1_U47 : component Multirate_v1_ama_addmuladd_16s_16s_9s_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_104_fu_980_p0,
        din1 => sext_ln68_30_fu_520_p0,
        din2 => grp_fu_2785_p2,
        din3 => grp_fu_2785_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2785_p4);

    am_addmul_16s_16s_8ns_26_4_1_U48 : component Multirate_v1_am_addmul_16s_16s_8ns_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_105_fu_988_p0,
        din1 => sext_ln68_29_fu_512_p0,
        din2 => grp_fu_2796_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2796_p3);

    am_addmul_16s_16s_9s_26_4_1_U49 : component Multirate_v1_am_addmul_16s_16s_9s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_107_fu_1000_p0,
        din1 => sext_ln68_27_fu_500_p0,
        din2 => grp_fu_2804_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2804_p3);

    am_addmul_16s_16s_9s_25_4_1_U50 : component Multirate_v1_am_addmul_16s_16s_9s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_111_fu_1024_p0,
        din1 => sext_ln68_23_fu_476_p0,
        din2 => grp_fu_2812_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2812_p3);

    ama_addmuladd_16s_16s_8ns_24s_26_4_1_U51 : component Multirate_v1_ama_addmuladd_16s_16s_8ns_24s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        din3_WIDTH => 24,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_113_fu_1036_p0,
        din1 => sext_ln68_21_fu_464_p0,
        din2 => grp_fu_2820_p2,
        din3 => tmp_fu_2123_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2820_p4);

    ama_addmuladd_16s_16s_7ns_19s_24_4_1_U52 : component Multirate_v1_ama_addmuladd_16s_16s_7ns_19s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 7,
        din3_WIDTH => 19,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_120_fu_1092_p0,
        din1 => sext_ln68_14_fu_408_p0,
        din2 => grp_fu_2831_p2,
        din3 => tmp114_fu_2326_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2831_p4);

    ama_addmuladd_16s_16s_9s_26s_26_4_1_U53 : component Multirate_v1_ama_addmuladd_16s_16s_9s_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln68_122_fu_1108_p0,
        din1 => sext_ln68_fu_392_p0,
        din2 => grp_fu_2841_p2,
        din3 => grp_fu_2841_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2841_p4);

    ama_addmuladd_16s_16s_15ns_32s_32_4_1_U54 : component Multirate_v1_ama_addmuladd_16s_16s_15ns_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 15,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_57_load_reg_3207,
        din1 => p_ZL19H_filter_FIR_kernel_59_load_reg_3197,
        din2 => grp_fu_2851_p2,
        din3 => grp_fu_2682_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_2851_p4);

    ama_addmuladd_16s_16s_12s_30s_30_4_1_U55 : component Multirate_v1_ama_addmuladd_16s_16s_12s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 12,
        din3_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_52_load_reg_3217,
        din1 => p_ZL19H_filter_FIR_kernel_64_load_reg_3187,
        din2 => grp_fu_2861_p2,
        din3 => grp_fu_2692_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2861_p4);

    ama_addmuladd_16s_16s_11ns_29s_29_4_1_U56 : component Multirate_v1_ama_addmuladd_16s_16s_11ns_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        din3_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_49_load_reg_3227,
        din1 => p_ZL19H_filter_FIR_kernel_67_load_reg_3177,
        din2 => grp_fu_2872_p2,
        din3 => grp_fu_2700_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2872_p4);

    ama_addmuladd_16s_16s_12s_29s_29_4_1_U57 : component Multirate_v1_ama_addmuladd_16s_16s_12s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 12,
        din3_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_47_load_reg_3232,
        din1 => p_ZL19H_filter_FIR_kernel_69_load_reg_3172,
        din2 => grp_fu_2883_p2,
        din3 => grp_fu_2708_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2883_p4);

    ama_addmuladd_16s_16s_10ns_29s_29_4_1_U58 : component Multirate_v1_ama_addmuladd_16s_16s_10ns_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_46_load_reg_3237,
        din1 => p_ZL19H_filter_FIR_kernel_70_load_reg_3167,
        din2 => grp_fu_2894_p2,
        din3 => grp_fu_2652_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2894_p4);

    ama_addmuladd_16s_16s_10ns_28s_28_4_1_U59 : component Multirate_v1_ama_addmuladd_16s_16s_10ns_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_42_load_reg_3247,
        din1 => p_ZL19H_filter_FIR_kernel_74_load_reg_3157,
        din2 => grp_fu_2905_p2,
        din3 => grp_fu_2716_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2905_p4);

    ama_addmuladd_16s_16s_11s_28s_28_4_1_U60 : component Multirate_v1_ama_addmuladd_16s_16s_11s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        din3_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_40_load_reg_3252,
        din1 => p_ZL19H_filter_FIR_kernel_76_load_reg_3152,
        din2 => grp_fu_2916_p2,
        din3 => grp_fu_2724_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2916_p4);

    ama_addmuladd_16s_16s_10s_28s_28_4_1_U61 : component Multirate_v1_ama_addmuladd_16s_16s_10s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_39_load_reg_3257,
        din1 => p_ZL19H_filter_FIR_kernel_77_load_reg_3147,
        din2 => grp_fu_2927_p2,
        din3 => grp_fu_2732_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2927_p4);

    ama_addmuladd_16s_16s_9s_27s_27_4_1_U62 : component Multirate_v1_ama_addmuladd_16s_16s_9s_27s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_35_load_reg_3267,
        din1 => p_ZL19H_filter_FIR_kernel_81_load_reg_3137,
        din2 => grp_fu_2938_p2,
        din3 => grp_fu_2740_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2938_p4);

    ama_addmuladd_16s_16s_10ns_28s_28_4_1_U63 : component Multirate_v1_ama_addmuladd_16s_16s_10ns_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_30_load_reg_3272,
        din1 => p_ZL19H_filter_FIR_kernel_86_load_reg_3132,
        din2 => grp_fu_2949_p2,
        din3 => grp_fu_2758_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2949_p4);

    ama_addmuladd_16s_16s_9ns_27s_27_4_1_U64 : component Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_26_load_reg_3277,
        din1 => p_ZL19H_filter_FIR_kernel_90_load_reg_3127,
        din2 => grp_fu_2960_p2,
        din3 => grp_fu_2766_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2960_p4);

    ama_addmuladd_16s_16s_8s_26s_27_4_1_U65 : component Multirate_v1_ama_addmuladd_16s_16s_8s_26s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        din3_WIDTH => 26,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_25_load_reg_3282,
        din1 => p_ZL19H_filter_FIR_kernel_91_load_reg_3122,
        din2 => grp_fu_2971_p2,
        din3 => grp_fu_2774_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_2971_p4);

    ama_addmuladd_16s_16s_9ns_26s_27_4_1_U66 : component Multirate_v1_ama_addmuladd_16s_16s_9ns_26s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 26,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_22_load_reg_3287,
        din1 => p_ZL19H_filter_FIR_kernel_94_load_reg_3117,
        din2 => grp_fu_2982_p2,
        din3 => grp_fu_2785_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_2982_p4);

    ama_addmuladd_16s_16s_8ns_26s_26_4_1_U67 : component Multirate_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        din3_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_18_load_reg_3292,
        din1 => p_ZL19H_filter_FIR_kernel_98_load_reg_3112,
        din2 => grp_fu_2993_p2,
        din3 => grp_fu_2796_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2993_p4);

    ama_addmuladd_16s_16s_9s_26s_26_4_1_U68 : component Multirate_v1_ama_addmuladd_16s_16s_9s_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_16_load_reg_3297,
        din1 => p_ZL19H_filter_FIR_kernel_100_load_reg_3107,
        din2 => grp_fu_3004_p2,
        din3 => grp_fu_2804_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3004_p4);

    ama_addmuladd_16s_16s_8s_25s_25_4_1_U69 : component Multirate_v1_ama_addmuladd_16s_16s_8s_25s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        din3_WIDTH => 25,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_12_load_reg_3307,
        din1 => p_ZL19H_filter_FIR_kernel_104_load_reg_3097,
        din2 => grp_fu_3015_p2,
        din3 => grp_fu_2812_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_3015_p4);

    ama_addmuladd_16s_16s_5ns_25s_26_4_1_U70 : component Multirate_v1_ama_addmuladd_16s_16s_5ns_25s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 5,
        din3_WIDTH => 25,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_6_load_reg_3312,
        din1 => p_ZL19H_filter_FIR_kernel_110_load_reg_3092,
        din2 => grp_fu_3026_p2,
        din3 => grp_fu_2671_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_3026_p4);

    ama_addmuladd_16s_16s_14s_30s_31_4_1_U71 : component Multirate_v1_ama_addmuladd_16s_16s_14s_30s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 14,
        din3_WIDTH => 30,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_55_load_reg_3212_pp0_iter1_reg,
        din1 => p_ZL19H_filter_FIR_kernel_61_load_reg_3192_pp0_iter1_reg,
        din2 => grp_fu_3037_p2,
        din3 => grp_fu_2861_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_3037_p4);

    ama_addmuladd_16s_16s_13s_29s_30_4_1_U72 : component Multirate_v1_ama_addmuladd_16s_16s_13s_29s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 13,
        din3_WIDTH => 29,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_51_load_reg_3222_pp0_iter1_reg,
        din1 => p_ZL19H_filter_FIR_kernel_65_load_reg_3182_pp0_iter1_reg,
        din2 => grp_fu_3048_p2,
        din3 => grp_fu_2872_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_3048_p4);

    ama_addmuladd_16s_16s_11s_28s_29_4_1_U73 : component Multirate_v1_ama_addmuladd_16s_16s_11s_28s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        din3_WIDTH => 28,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_44_load_reg_3242_pp0_iter1_reg,
        din1 => p_ZL19H_filter_FIR_kernel_72_load_reg_3162_pp0_iter1_reg,
        din2 => grp_fu_3059_p2,
        din3 => grp_fu_2905_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_3059_p4);

    ama_addmuladd_16s_16s_9ns_27s_28_4_1_U74 : component Multirate_v1_ama_addmuladd_16s_16s_9ns_27s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 9,
        din3_WIDTH => 27,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_37_load_reg_3262_pp0_iter1_reg,
        din1 => p_ZL19H_filter_FIR_kernel_79_load_reg_3142_pp0_iter1_reg,
        din2 => grp_fu_3070_p2,
        din3 => grp_fu_2938_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_3070_p4);

    ama_addmuladd_16s_16s_8ns_25s_26_4_1_U75 : component Multirate_v1_ama_addmuladd_16s_16s_8ns_25s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        din3_WIDTH => 25,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL19H_filter_FIR_kernel_15_load_reg_3302_pp0_iter1_reg,
        din1 => p_ZL19H_filter_FIR_kernel_101_load_reg_3102_pp0_iter1_reg,
        din2 => grp_fu_3081_p2,
        din3 => grp_fu_3015_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_3081_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln68_10_reg_3533 <= add_ln68_10_fu_2403_p2;
                add_ln68_17_reg_3543 <= add_ln68_17_fu_2418_p2;
                add_ln68_23_reg_3553 <= add_ln68_23_fu_2430_p2;
                add_ln68_38_reg_3558 <= add_ln68_38_fu_2486_p2;
                add_ln68_43_reg_3498 <= add_ln68_43_fu_2345_p2;
                add_ln68_43_reg_3498_pp0_iter4_reg <= add_ln68_43_reg_3498;
                add_ln68_50_reg_3568 <= add_ln68_50_fu_2510_p2;
                tmp71_reg_3334_pp0_iter2_reg <= tmp71_reg_3334_pp0_iter1_reg;
                tmp71_reg_3334_pp0_iter3_reg <= tmp71_reg_3334_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                add_ln68_21_reg_3483 <= grp_fu_2748_p4;
                add_ln68_47_reg_3508 <= grp_fu_2831_p4;
                add_ln68_48_reg_3513 <= grp_fu_2841_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                add_ln68_2_reg_3518 <= grp_fu_2851_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZL19H_filter_FIR_kernel_0 <= p_ZL19H_filter_FIR_kernel_1;
                p_ZL19H_filter_FIR_kernel_1 <= p_ZL19H_filter_FIR_kernel_2;
                p_ZL19H_filter_FIR_kernel_10 <= p_ZL19H_filter_FIR_kernel_11;
                p_ZL19H_filter_FIR_kernel_100 <= p_ZL19H_filter_FIR_kernel_101;
                p_ZL19H_filter_FIR_kernel_101 <= p_ZL19H_filter_FIR_kernel_102;
                p_ZL19H_filter_FIR_kernel_102 <= p_ZL19H_filter_FIR_kernel_103;
                p_ZL19H_filter_FIR_kernel_103 <= p_ZL19H_filter_FIR_kernel_104;
                p_ZL19H_filter_FIR_kernel_104 <= p_ZL19H_filter_FIR_kernel_105;
                p_ZL19H_filter_FIR_kernel_105 <= p_ZL19H_filter_FIR_kernel_106;
                p_ZL19H_filter_FIR_kernel_106 <= p_ZL19H_filter_FIR_kernel_107;
                p_ZL19H_filter_FIR_kernel_107 <= p_ZL19H_filter_FIR_kernel_108;
                p_ZL19H_filter_FIR_kernel_108 <= p_ZL19H_filter_FIR_kernel_109;
                p_ZL19H_filter_FIR_kernel_109 <= p_ZL19H_filter_FIR_kernel_110;
                p_ZL19H_filter_FIR_kernel_11 <= p_ZL19H_filter_FIR_kernel_12;
                p_ZL19H_filter_FIR_kernel_110 <= p_ZL19H_filter_FIR_kernel_111;
                p_ZL19H_filter_FIR_kernel_111 <= p_ZL19H_filter_FIR_kernel_112;
                p_ZL19H_filter_FIR_kernel_112 <= p_ZL19H_filter_FIR_kernel_113;
                p_ZL19H_filter_FIR_kernel_113 <= p_ZL19H_filter_FIR_kernel_114;
                p_ZL19H_filter_FIR_kernel_114 <= p_ZL19H_filter_FIR_kernel_115;
                p_ZL19H_filter_FIR_kernel_115 <= x_n;
                p_ZL19H_filter_FIR_kernel_12 <= p_ZL19H_filter_FIR_kernel_13;
                p_ZL19H_filter_FIR_kernel_13 <= p_ZL19H_filter_FIR_kernel_14;
                p_ZL19H_filter_FIR_kernel_14 <= p_ZL19H_filter_FIR_kernel_15;
                p_ZL19H_filter_FIR_kernel_15 <= p_ZL19H_filter_FIR_kernel_16;
                p_ZL19H_filter_FIR_kernel_16 <= p_ZL19H_filter_FIR_kernel_17;
                p_ZL19H_filter_FIR_kernel_17 <= p_ZL19H_filter_FIR_kernel_18;
                p_ZL19H_filter_FIR_kernel_18 <= p_ZL19H_filter_FIR_kernel_19;
                p_ZL19H_filter_FIR_kernel_19 <= p_ZL19H_filter_FIR_kernel_20;
                p_ZL19H_filter_FIR_kernel_2 <= p_ZL19H_filter_FIR_kernel_3;
                p_ZL19H_filter_FIR_kernel_20 <= p_ZL19H_filter_FIR_kernel_21;
                p_ZL19H_filter_FIR_kernel_21 <= p_ZL19H_filter_FIR_kernel_22;
                p_ZL19H_filter_FIR_kernel_22 <= p_ZL19H_filter_FIR_kernel_23;
                p_ZL19H_filter_FIR_kernel_23 <= p_ZL19H_filter_FIR_kernel_24;
                p_ZL19H_filter_FIR_kernel_24 <= p_ZL19H_filter_FIR_kernel_25;
                p_ZL19H_filter_FIR_kernel_25 <= p_ZL19H_filter_FIR_kernel_26;
                p_ZL19H_filter_FIR_kernel_26 <= p_ZL19H_filter_FIR_kernel_27;
                p_ZL19H_filter_FIR_kernel_27 <= p_ZL19H_filter_FIR_kernel_28;
                p_ZL19H_filter_FIR_kernel_28 <= p_ZL19H_filter_FIR_kernel_29;
                p_ZL19H_filter_FIR_kernel_29 <= p_ZL19H_filter_FIR_kernel_30;
                p_ZL19H_filter_FIR_kernel_3 <= p_ZL19H_filter_FIR_kernel_4;
                p_ZL19H_filter_FIR_kernel_30 <= p_ZL19H_filter_FIR_kernel_31;
                p_ZL19H_filter_FIR_kernel_31 <= p_ZL19H_filter_FIR_kernel_32;
                p_ZL19H_filter_FIR_kernel_32 <= p_ZL19H_filter_FIR_kernel_33;
                p_ZL19H_filter_FIR_kernel_33 <= p_ZL19H_filter_FIR_kernel_34;
                p_ZL19H_filter_FIR_kernel_34 <= p_ZL19H_filter_FIR_kernel_35;
                p_ZL19H_filter_FIR_kernel_35 <= p_ZL19H_filter_FIR_kernel_36;
                p_ZL19H_filter_FIR_kernel_36 <= p_ZL19H_filter_FIR_kernel_37;
                p_ZL19H_filter_FIR_kernel_37 <= p_ZL19H_filter_FIR_kernel_38;
                p_ZL19H_filter_FIR_kernel_38 <= p_ZL19H_filter_FIR_kernel_39;
                p_ZL19H_filter_FIR_kernel_39 <= p_ZL19H_filter_FIR_kernel_40;
                p_ZL19H_filter_FIR_kernel_4 <= p_ZL19H_filter_FIR_kernel_5;
                p_ZL19H_filter_FIR_kernel_40 <= p_ZL19H_filter_FIR_kernel_41;
                p_ZL19H_filter_FIR_kernel_41 <= p_ZL19H_filter_FIR_kernel_42;
                p_ZL19H_filter_FIR_kernel_42 <= p_ZL19H_filter_FIR_kernel_43;
                p_ZL19H_filter_FIR_kernel_43 <= p_ZL19H_filter_FIR_kernel_44;
                p_ZL19H_filter_FIR_kernel_44 <= p_ZL19H_filter_FIR_kernel_45;
                p_ZL19H_filter_FIR_kernel_45 <= p_ZL19H_filter_FIR_kernel_46;
                p_ZL19H_filter_FIR_kernel_46 <= p_ZL19H_filter_FIR_kernel_47;
                p_ZL19H_filter_FIR_kernel_47 <= p_ZL19H_filter_FIR_kernel_48;
                p_ZL19H_filter_FIR_kernel_48 <= p_ZL19H_filter_FIR_kernel_49;
                p_ZL19H_filter_FIR_kernel_49 <= p_ZL19H_filter_FIR_kernel_50;
                p_ZL19H_filter_FIR_kernel_5 <= p_ZL19H_filter_FIR_kernel_6;
                p_ZL19H_filter_FIR_kernel_50 <= p_ZL19H_filter_FIR_kernel_51;
                p_ZL19H_filter_FIR_kernel_51 <= p_ZL19H_filter_FIR_kernel_52;
                p_ZL19H_filter_FIR_kernel_52 <= p_ZL19H_filter_FIR_kernel_53;
                p_ZL19H_filter_FIR_kernel_53 <= p_ZL19H_filter_FIR_kernel_54;
                p_ZL19H_filter_FIR_kernel_54 <= p_ZL19H_filter_FIR_kernel_55;
                p_ZL19H_filter_FIR_kernel_55 <= p_ZL19H_filter_FIR_kernel_56;
                p_ZL19H_filter_FIR_kernel_56 <= p_ZL19H_filter_FIR_kernel_57;
                p_ZL19H_filter_FIR_kernel_57 <= p_ZL19H_filter_FIR_kernel_58;
                p_ZL19H_filter_FIR_kernel_58 <= p_ZL19H_filter_FIR_kernel_59;
                p_ZL19H_filter_FIR_kernel_59 <= p_ZL19H_filter_FIR_kernel_60;
                p_ZL19H_filter_FIR_kernel_6 <= p_ZL19H_filter_FIR_kernel_7;
                p_ZL19H_filter_FIR_kernel_60 <= p_ZL19H_filter_FIR_kernel_61;
                p_ZL19H_filter_FIR_kernel_61 <= p_ZL19H_filter_FIR_kernel_62;
                p_ZL19H_filter_FIR_kernel_62 <= p_ZL19H_filter_FIR_kernel_63;
                p_ZL19H_filter_FIR_kernel_63 <= p_ZL19H_filter_FIR_kernel_64;
                p_ZL19H_filter_FIR_kernel_64 <= p_ZL19H_filter_FIR_kernel_65;
                p_ZL19H_filter_FIR_kernel_65 <= p_ZL19H_filter_FIR_kernel_66;
                p_ZL19H_filter_FIR_kernel_66 <= p_ZL19H_filter_FIR_kernel_67;
                p_ZL19H_filter_FIR_kernel_67 <= p_ZL19H_filter_FIR_kernel_68;
                p_ZL19H_filter_FIR_kernel_68 <= p_ZL19H_filter_FIR_kernel_69;
                p_ZL19H_filter_FIR_kernel_69 <= p_ZL19H_filter_FIR_kernel_70;
                p_ZL19H_filter_FIR_kernel_7 <= p_ZL19H_filter_FIR_kernel_8;
                p_ZL19H_filter_FIR_kernel_70 <= p_ZL19H_filter_FIR_kernel_71;
                p_ZL19H_filter_FIR_kernel_71 <= p_ZL19H_filter_FIR_kernel_72;
                p_ZL19H_filter_FIR_kernel_72 <= p_ZL19H_filter_FIR_kernel_73;
                p_ZL19H_filter_FIR_kernel_73 <= p_ZL19H_filter_FIR_kernel_74;
                p_ZL19H_filter_FIR_kernel_74 <= p_ZL19H_filter_FIR_kernel_75;
                p_ZL19H_filter_FIR_kernel_75 <= p_ZL19H_filter_FIR_kernel_76;
                p_ZL19H_filter_FIR_kernel_76 <= p_ZL19H_filter_FIR_kernel_77;
                p_ZL19H_filter_FIR_kernel_77 <= p_ZL19H_filter_FIR_kernel_78;
                p_ZL19H_filter_FIR_kernel_78 <= p_ZL19H_filter_FIR_kernel_79;
                p_ZL19H_filter_FIR_kernel_79 <= p_ZL19H_filter_FIR_kernel_80;
                p_ZL19H_filter_FIR_kernel_8 <= p_ZL19H_filter_FIR_kernel_9;
                p_ZL19H_filter_FIR_kernel_80 <= p_ZL19H_filter_FIR_kernel_81;
                p_ZL19H_filter_FIR_kernel_81 <= p_ZL19H_filter_FIR_kernel_82;
                p_ZL19H_filter_FIR_kernel_82 <= p_ZL19H_filter_FIR_kernel_83;
                p_ZL19H_filter_FIR_kernel_83 <= p_ZL19H_filter_FIR_kernel_84;
                p_ZL19H_filter_FIR_kernel_84 <= p_ZL19H_filter_FIR_kernel_85;
                p_ZL19H_filter_FIR_kernel_85 <= p_ZL19H_filter_FIR_kernel_86;
                p_ZL19H_filter_FIR_kernel_86 <= p_ZL19H_filter_FIR_kernel_87;
                p_ZL19H_filter_FIR_kernel_87 <= p_ZL19H_filter_FIR_kernel_88;
                p_ZL19H_filter_FIR_kernel_88 <= p_ZL19H_filter_FIR_kernel_89;
                p_ZL19H_filter_FIR_kernel_89 <= p_ZL19H_filter_FIR_kernel_90;
                p_ZL19H_filter_FIR_kernel_9 <= p_ZL19H_filter_FIR_kernel_10;
                p_ZL19H_filter_FIR_kernel_90 <= p_ZL19H_filter_FIR_kernel_91;
                p_ZL19H_filter_FIR_kernel_91 <= p_ZL19H_filter_FIR_kernel_92;
                p_ZL19H_filter_FIR_kernel_92 <= p_ZL19H_filter_FIR_kernel_93;
                p_ZL19H_filter_FIR_kernel_93 <= p_ZL19H_filter_FIR_kernel_94;
                p_ZL19H_filter_FIR_kernel_94 <= p_ZL19H_filter_FIR_kernel_95;
                p_ZL19H_filter_FIR_kernel_95 <= p_ZL19H_filter_FIR_kernel_96;
                p_ZL19H_filter_FIR_kernel_96 <= p_ZL19H_filter_FIR_kernel_97;
                p_ZL19H_filter_FIR_kernel_97 <= p_ZL19H_filter_FIR_kernel_98;
                p_ZL19H_filter_FIR_kernel_98 <= p_ZL19H_filter_FIR_kernel_99;
                p_ZL19H_filter_FIR_kernel_99 <= p_ZL19H_filter_FIR_kernel_100;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZL19H_filter_FIR_kernel_100_load_reg_3107 <= p_ZL19H_filter_FIR_kernel_100;
                p_ZL19H_filter_FIR_kernel_101_load_reg_3102 <= p_ZL19H_filter_FIR_kernel_101;
                p_ZL19H_filter_FIR_kernel_101_load_reg_3102_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_101_load_reg_3102;
                p_ZL19H_filter_FIR_kernel_104_load_reg_3097 <= p_ZL19H_filter_FIR_kernel_104;
                p_ZL19H_filter_FIR_kernel_110_load_reg_3092 <= p_ZL19H_filter_FIR_kernel_110;
                p_ZL19H_filter_FIR_kernel_12_load_reg_3307 <= p_ZL19H_filter_FIR_kernel_12;
                p_ZL19H_filter_FIR_kernel_15_load_reg_3302 <= p_ZL19H_filter_FIR_kernel_15;
                p_ZL19H_filter_FIR_kernel_15_load_reg_3302_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_15_load_reg_3302;
                p_ZL19H_filter_FIR_kernel_16_load_reg_3297 <= p_ZL19H_filter_FIR_kernel_16;
                p_ZL19H_filter_FIR_kernel_18_load_reg_3292 <= p_ZL19H_filter_FIR_kernel_18;
                p_ZL19H_filter_FIR_kernel_22_load_reg_3287 <= p_ZL19H_filter_FIR_kernel_22;
                p_ZL19H_filter_FIR_kernel_25_load_reg_3282 <= p_ZL19H_filter_FIR_kernel_25;
                p_ZL19H_filter_FIR_kernel_26_load_reg_3277 <= p_ZL19H_filter_FIR_kernel_26;
                p_ZL19H_filter_FIR_kernel_30_load_reg_3272 <= p_ZL19H_filter_FIR_kernel_30;
                p_ZL19H_filter_FIR_kernel_35_load_reg_3267 <= p_ZL19H_filter_FIR_kernel_35;
                p_ZL19H_filter_FIR_kernel_37_load_reg_3262 <= p_ZL19H_filter_FIR_kernel_37;
                p_ZL19H_filter_FIR_kernel_37_load_reg_3262_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_37_load_reg_3262;
                p_ZL19H_filter_FIR_kernel_39_load_reg_3257 <= p_ZL19H_filter_FIR_kernel_39;
                p_ZL19H_filter_FIR_kernel_40_load_reg_3252 <= p_ZL19H_filter_FIR_kernel_40;
                p_ZL19H_filter_FIR_kernel_42_load_reg_3247 <= p_ZL19H_filter_FIR_kernel_42;
                p_ZL19H_filter_FIR_kernel_44_load_reg_3242 <= p_ZL19H_filter_FIR_kernel_44;
                p_ZL19H_filter_FIR_kernel_44_load_reg_3242_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_44_load_reg_3242;
                p_ZL19H_filter_FIR_kernel_46_load_reg_3237 <= p_ZL19H_filter_FIR_kernel_46;
                p_ZL19H_filter_FIR_kernel_47_load_reg_3232 <= p_ZL19H_filter_FIR_kernel_47;
                p_ZL19H_filter_FIR_kernel_49_load_reg_3227 <= p_ZL19H_filter_FIR_kernel_49;
                p_ZL19H_filter_FIR_kernel_51_load_reg_3222 <= p_ZL19H_filter_FIR_kernel_51;
                p_ZL19H_filter_FIR_kernel_51_load_reg_3222_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_51_load_reg_3222;
                p_ZL19H_filter_FIR_kernel_52_load_reg_3217 <= p_ZL19H_filter_FIR_kernel_52;
                p_ZL19H_filter_FIR_kernel_55_load_reg_3212 <= p_ZL19H_filter_FIR_kernel_55;
                p_ZL19H_filter_FIR_kernel_55_load_reg_3212_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_55_load_reg_3212;
                p_ZL19H_filter_FIR_kernel_57_load_reg_3207 <= p_ZL19H_filter_FIR_kernel_57;
                p_ZL19H_filter_FIR_kernel_58_load_reg_3202 <= p_ZL19H_filter_FIR_kernel_58;
                p_ZL19H_filter_FIR_kernel_58_load_reg_3202_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_58_load_reg_3202;
                p_ZL19H_filter_FIR_kernel_59_load_reg_3197 <= p_ZL19H_filter_FIR_kernel_59;
                p_ZL19H_filter_FIR_kernel_61_load_reg_3192 <= p_ZL19H_filter_FIR_kernel_61;
                p_ZL19H_filter_FIR_kernel_61_load_reg_3192_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_61_load_reg_3192;
                p_ZL19H_filter_FIR_kernel_64_load_reg_3187 <= p_ZL19H_filter_FIR_kernel_64;
                p_ZL19H_filter_FIR_kernel_65_load_reg_3182 <= p_ZL19H_filter_FIR_kernel_65;
                p_ZL19H_filter_FIR_kernel_65_load_reg_3182_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_65_load_reg_3182;
                p_ZL19H_filter_FIR_kernel_67_load_reg_3177 <= p_ZL19H_filter_FIR_kernel_67;
                p_ZL19H_filter_FIR_kernel_69_load_reg_3172 <= p_ZL19H_filter_FIR_kernel_69;
                p_ZL19H_filter_FIR_kernel_6_load_reg_3312 <= p_ZL19H_filter_FIR_kernel_6;
                p_ZL19H_filter_FIR_kernel_70_load_reg_3167 <= p_ZL19H_filter_FIR_kernel_70;
                p_ZL19H_filter_FIR_kernel_72_load_reg_3162 <= p_ZL19H_filter_FIR_kernel_72;
                p_ZL19H_filter_FIR_kernel_72_load_reg_3162_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_72_load_reg_3162;
                p_ZL19H_filter_FIR_kernel_74_load_reg_3157 <= p_ZL19H_filter_FIR_kernel_74;
                p_ZL19H_filter_FIR_kernel_76_load_reg_3152 <= p_ZL19H_filter_FIR_kernel_76;
                p_ZL19H_filter_FIR_kernel_77_load_reg_3147 <= p_ZL19H_filter_FIR_kernel_77;
                p_ZL19H_filter_FIR_kernel_79_load_reg_3142 <= p_ZL19H_filter_FIR_kernel_79;
                p_ZL19H_filter_FIR_kernel_79_load_reg_3142_pp0_iter1_reg <= p_ZL19H_filter_FIR_kernel_79_load_reg_3142;
                p_ZL19H_filter_FIR_kernel_81_load_reg_3137 <= p_ZL19H_filter_FIR_kernel_81;
                p_ZL19H_filter_FIR_kernel_86_load_reg_3132 <= p_ZL19H_filter_FIR_kernel_86;
                p_ZL19H_filter_FIR_kernel_90_load_reg_3127 <= p_ZL19H_filter_FIR_kernel_90;
                p_ZL19H_filter_FIR_kernel_91_load_reg_3122 <= p_ZL19H_filter_FIR_kernel_91;
                p_ZL19H_filter_FIR_kernel_94_load_reg_3117 <= p_ZL19H_filter_FIR_kernel_94;
                p_ZL19H_filter_FIR_kernel_98_load_reg_3112 <= p_ZL19H_filter_FIR_kernel_98;
                tmp105_reg_3352 <= tmp105_fu_1268_p2;
                tmp105_reg_3352_pp0_iter1_reg <= tmp105_reg_3352;
                tmp109_reg_3358 <= tmp109_fu_1274_p2;
                tmp109_reg_3358_pp0_iter1_reg <= tmp109_reg_3358;
                tmp113_reg_3363 <= tmp113_fu_1280_p2;
                tmp113_reg_3363_pp0_iter1_reg <= tmp113_reg_3363;
                tmp19_reg_3322 <= tmp19_fu_1238_p2;
                tmp19_reg_3322_pp0_iter1_reg <= tmp19_reg_3322;
                tmp610_reg_3317 <= tmp610_fu_1176_p2;
                tmp610_reg_3317_pp0_iter1_reg <= tmp610_reg_3317;
                tmp65_reg_3328 <= tmp65_fu_1244_p2;
                tmp65_reg_3328_pp0_iter1_reg <= tmp65_reg_3328;
                tmp71_reg_3334 <= tmp71_fu_1250_p2;
                tmp71_reg_3334_pp0_iter1_reg <= tmp71_reg_3334;
                tmp81_reg_3340 <= tmp81_fu_1256_p2;
                tmp81_reg_3340_pp0_iter1_reg <= tmp81_reg_3340;
                tmp85_reg_3346 <= tmp85_fu_1262_p2;
                tmp85_reg_3346_pp0_iter1_reg <= tmp85_reg_3346;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FIR_accu32_fu_2636_p2 <= std_logic_vector(signed(sext_ln68_165_fu_2632_p1) + signed(add_ln68_26_fu_2588_p2));
    add_ln68_10_fu_2403_p2 <= std_logic_vector(signed(sext_ln68_128_fu_2400_p1) + signed(sext_ln68_127_fu_2397_p1));
    add_ln68_11_fu_2530_p2 <= std_logic_vector(signed(sext_ln68_129_fu_2527_p1) + signed(sext_ln68_126_fu_2524_p1));
    add_ln68_12_fu_2540_p2 <= std_logic_vector(signed(sext_ln68_130_fu_2536_p1) + signed(add_ln68_5_fu_2519_p2));
    add_ln68_17_fu_2418_p2 <= std_logic_vector(signed(sext_ln68_134_fu_2415_p1) + signed(sext_ln68_133_fu_2412_p1));
    add_ln68_18_fu_2552_p2 <= std_logic_vector(signed(sext_ln68_135_fu_2549_p1) + signed(sext_ln68_132_fu_2546_p1));
    add_ln68_23_fu_2430_p2 <= std_logic_vector(signed(grp_fu_2949_p4) + signed(sext_ln68_139_fu_2427_p1));
    add_ln68_24_fu_2568_p2 <= std_logic_vector(signed(sext_ln68_140_fu_2565_p1) + signed(sext_ln68_138_fu_2562_p1));
    add_ln68_25_fu_2578_p2 <= std_logic_vector(signed(sext_ln68_141_fu_2574_p1) + signed(sext_ln68_136_fu_2558_p1));
    add_ln68_26_fu_2588_p2 <= std_logic_vector(signed(sext_ln68_142_fu_2584_p1) + signed(add_ln68_12_fu_2540_p2));
    add_ln68_28_fu_2435_p2 <= std_logic_vector(signed(grp_fu_2960_p4) + signed(tmp72_cast_fu_2387_p1));
    add_ln68_31_fu_2447_p2 <= std_logic_vector(signed(sext_ln68_145_fu_2444_p1) + signed(sext_ln68_143_fu_2440_p1));
    add_ln68_36_fu_2466_p2 <= std_logic_vector(signed(sext_ln68_150_fu_2463_p1) + signed(sext_ln68_149_fu_2460_p1));
    add_ln68_37_fu_2476_p2 <= std_logic_vector(signed(sext_ln68_151_fu_2472_p1) + signed(sext_ln68_148_fu_2457_p1));
    add_ln68_38_fu_2486_p2 <= std_logic_vector(signed(sext_ln68_152_fu_2482_p1) + signed(sext_ln68_146_fu_2453_p1));
    add_ln68_43_fu_2345_p2 <= std_logic_vector(signed(sext_ln68_156_fu_2342_p1) + signed(grp_fu_2820_p4));
    add_ln68_44_fu_2603_p2 <= std_logic_vector(signed(sext_ln68_161_fu_2600_p1) + signed(sext_ln68_155_fu_2597_p1));
    add_ln68_49_fu_2504_p2 <= std_logic_vector(signed(sext_ln68_160_fu_2501_p1) + signed(sext_ln68_159_fu_2498_p1));
    add_ln68_50_fu_2510_p2 <= std_logic_vector(unsigned(add_ln68_49_fu_2504_p2) + unsigned(sext_ln68_158_fu_2495_p1));
    add_ln68_51_fu_2616_p2 <= std_logic_vector(signed(sext_ln68_163_fu_2613_p1) + signed(sext_ln68_162_fu_2609_p1));
    add_ln68_52_fu_2626_p2 <= std_logic_vector(signed(sext_ln68_164_fu_2622_p1) + signed(sext_ln68_153_fu_2594_p1));
    add_ln68_5_fu_2519_p2 <= std_logic_vector(signed(sext_ln68_124_fu_2516_p1) + signed(add_ln68_2_reg_3518));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= FIR_accu32_fu_2636_p2(31 downto 16);
    grp_fu_2652_p2 <= ap_const_lv29_468(11 - 1 downto 0);
    grp_fu_2660_p2 <= ap_const_lv25_1FFFFD2(7 - 1 downto 0);
    grp_fu_2660_p3 <= std_logic_vector(unsigned(p_neg_fu_2271_p2) - unsigned(p_shl173_fu_2284_p1));
    grp_fu_2671_p0 <= std_logic_vector(signed(tmp13_cast_fu_1208_p1) + signed(sext_ln68_116_fu_1064_p1));
    grp_fu_2671_p2 <= ap_const_lv25_6E(7 - 1 downto 0);
    grp_fu_2682_p2 <= ap_const_lv29_1FFFFB88(12 - 1 downto 0);
    grp_fu_2692_p2 <= ap_const_lv30_F86(12 - 1 downto 0);
    grp_fu_2700_p2 <= ap_const_lv29_438(11 - 1 downto 0);
    grp_fu_2708_p2 <= ap_const_lv29_1FFFFBEA(12 - 1 downto 0);
    grp_fu_2716_p2 <= ap_const_lv28_FFFFCA4(11 - 1 downto 0);
    grp_fu_2724_p2 <= ap_const_lv28_284(10 - 1 downto 0);
    grp_fu_2732_p2 <= ap_const_lv28_312(10 - 1 downto 0);
    grp_fu_2740_p2 <= ap_const_lv27_7FFFD2A(11 - 1 downto 0);
    grp_fu_2748_p2 <= ap_const_lv27_294(10 - 1 downto 0);
    grp_fu_2758_p2 <= ap_const_lv28_FFFFDAA(11 - 1 downto 0);
    grp_fu_2766_p2 <= ap_const_lv27_7FFFE28(10 - 1 downto 0);
    grp_fu_2774_p2 <= ap_const_lv26_3FFFE9E(10 - 1 downto 0);
    grp_fu_2785_p2 <= ap_const_lv26_3FFFF06(9 - 1 downto 0);
    grp_fu_2785_p3 <= std_logic_vector(unsigned(p_neg175_fu_2237_p2) - unsigned(p_shl176_fu_2250_p1));
    grp_fu_2796_p2 <= ap_const_lv26_98(8 - 1 downto 0);
    grp_fu_2804_p2 <= ap_const_lv26_3FFFF62(9 - 1 downto 0);
    grp_fu_2812_p2 <= ap_const_lv25_1FFFF6A(9 - 1 downto 0);
    grp_fu_2820_p2 <= ap_const_lv26_8A(8 - 1 downto 0);
    grp_fu_2831_p2 <= ap_const_lv24_4C(7 - 1 downto 0);
    grp_fu_2841_p2 <= ap_const_lv26_3FFFF2E(9 - 1 downto 0);
    grp_fu_2841_p3 <= std_logic_vector(signed(p_shl184_fu_2141_p1) - signed(p_shl185_fu_2152_p1));
    grp_fu_2851_p2 <= ap_const_lv32_5154(15 - 1 downto 0);
    grp_fu_2861_p2 <= ap_const_lv29_1FFFFBAA(12 - 1 downto 0);
    grp_fu_2872_p2 <= ap_const_lv29_7B4(11 - 1 downto 0);
    grp_fu_2883_p2 <= ap_const_lv29_1FFFFA34(12 - 1 downto 0);
    grp_fu_2894_p2 <= ap_const_lv28_3EC(10 - 1 downto 0);
    grp_fu_2905_p2 <= ap_const_lv28_386(10 - 1 downto 0);
    grp_fu_2916_p2 <= ap_const_lv28_FFFFCB0(11 - 1 downto 0);
    grp_fu_2927_p2 <= ap_const_lv27_7FFFE26(10 - 1 downto 0);
    grp_fu_2938_p2 <= ap_const_lv26_3FFFF26(9 - 1 downto 0);
    grp_fu_2949_p2 <= ap_const_lv28_214(10 - 1 downto 0);
    grp_fu_2960_p2 <= ap_const_lv27_19A(9 - 1 downto 0);
    grp_fu_2971_p2 <= ap_const_lv25_1FFFF9A(8 - 1 downto 0);
    grp_fu_2982_p2 <= ap_const_lv27_12A(9 - 1 downto 0);
    grp_fu_2993_p2 <= ap_const_lv26_CA(8 - 1 downto 0);
    grp_fu_3004_p2 <= ap_const_lv26_3FFFF5E(9 - 1 downto 0);
    grp_fu_3015_p2 <= ap_const_lv25_1FFFFA2(8 - 1 downto 0);
    grp_fu_3026_p2 <= ap_const_lv23_16(5 - 1 downto 0);
    grp_fu_3037_p2 <= ap_const_lv31_7FFFE54E(14 - 1 downto 0);
    grp_fu_3048_p2 <= ap_const_lv30_3FFFF56C(13 - 1 downto 0);
    grp_fu_3059_p2 <= ap_const_lv28_FFFFC42(11 - 1 downto 0);
    grp_fu_3070_p2 <= ap_const_lv27_14A(9 - 1 downto 0);
    grp_fu_3081_p2 <= ap_const_lv26_9A(8 - 1 downto 0);
    mul_ln68_fu_2102_p1 <= ap_const_lv32_847A(17 - 1 downto 0);
    p_ZL19H_filter_FIR_kernel_0_load_cast_fu_1116_p0 <= p_ZL19H_filter_FIR_kernel_0;
        p_ZL19H_filter_FIR_kernel_0_load_cast_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL19H_filter_FIR_kernel_0_load_cast_fu_1116_p0),17));

    p_ZL19H_filter_FIR_kernel_106_load_cast_fu_1140_p0 <= p_ZL19H_filter_FIR_kernel_106;
        p_ZL19H_filter_FIR_kernel_106_load_cast_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL19H_filter_FIR_kernel_106_load_cast_fu_1140_p0),17));

    p_ZL19H_filter_FIR_kernel_10_load_cast_fu_1152_p0 <= p_ZL19H_filter_FIR_kernel_10;
        p_ZL19H_filter_FIR_kernel_10_load_cast_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL19H_filter_FIR_kernel_10_load_cast_fu_1152_p0),17));

    p_ZL19H_filter_FIR_kernel_27_load_cast_fu_1148_p0 <= p_ZL19H_filter_FIR_kernel_27;
        p_ZL19H_filter_FIR_kernel_27_load_cast_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL19H_filter_FIR_kernel_27_load_cast_fu_1148_p0),17));

    p_ZL19H_filter_FIR_kernel_89_load_cast_fu_1144_p0 <= p_ZL19H_filter_FIR_kernel_89;
        p_ZL19H_filter_FIR_kernel_89_load_cast_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL19H_filter_FIR_kernel_89_load_cast_fu_1144_p0),17));

    p_neg175_fu_2237_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(p_shl174_fu_2233_p1));
    p_neg180_fu_2364_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(p_shl179_fu_2360_p1));
    p_neg_fu_2271_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(p_shl172_fu_2267_p1));
        p_shl171_fu_2301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_2294_p3),23));

        p_shl172_fu_2267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_2260_p3),25));

        p_shl173_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_2277_p3),25));

        p_shl174_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_2226_p3),26));

        p_shl176_fu_2250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_2243_p3),26));

        p_shl177_fu_2201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_2194_p3),25));

        p_shl178_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_fu_2205_p3),25));

        p_shl179_fu_2360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_2353_p3),23));

        p_shl181_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_2370_p3),23));

        p_shl182_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_2162_p3),25));

        p_shl183_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_2173_p3),25));

        p_shl184_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_2134_p3),26));

        p_shl185_fu_2152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_2145_p3),26));

        p_shl_fu_2322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_2315_p3),19));

    sext_ln63_fu_384_p0 <= x_n;
        sext_ln63_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln63_fu_384_p0),17));

    sext_ln68_100_fu_952_p0 <= p_ZL19H_filter_FIR_kernel_24;
    sext_ln68_101_fu_960_p0 <= p_ZL19H_filter_FIR_kernel_23;
        sext_ln68_101_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_101_fu_960_p0),17));

    sext_ln68_103_fu_972_p0 <= p_ZL19H_filter_FIR_kernel_21;
        sext_ln68_103_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_103_fu_972_p0),17));

    sext_ln68_104_fu_980_p0 <= p_ZL19H_filter_FIR_kernel_20;
    sext_ln68_105_fu_988_p0 <= p_ZL19H_filter_FIR_kernel_19;
    sext_ln68_107_fu_1000_p0 <= p_ZL19H_filter_FIR_kernel_17;
    sext_ln68_110_fu_1016_p0 <= p_ZL19H_filter_FIR_kernel_14;
        sext_ln68_110_fu_1016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_110_fu_1016_p0),17));

    sext_ln68_111_fu_1024_p0 <= p_ZL19H_filter_FIR_kernel_13;
    sext_ln68_113_fu_1036_p0 <= p_ZL19H_filter_FIR_kernel_11;
    sext_ln68_114_fu_1048_p0 <= p_ZL19H_filter_FIR_kernel_9;
        sext_ln68_114_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_114_fu_1048_p0),17));

    sext_ln68_115_fu_1056_p0 <= p_ZL19H_filter_FIR_kernel_8;
        sext_ln68_115_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_115_fu_1056_p0),17));

    sext_ln68_116_fu_1064_p0 <= p_ZL19H_filter_FIR_kernel_7;
        sext_ln68_116_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_116_fu_1064_p0),18));

    sext_ln68_118_fu_1076_p0 <= p_ZL19H_filter_FIR_kernel_5;
    sext_ln68_119_fu_1084_p0 <= p_ZL19H_filter_FIR_kernel_4;
        sext_ln68_119_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_119_fu_1084_p0),17));

    sext_ln68_120_fu_1092_p0 <= p_ZL19H_filter_FIR_kernel_3;
    sext_ln68_121_fu_1100_p0 <= p_ZL19H_filter_FIR_kernel_2;
        sext_ln68_121_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_121_fu_1100_p0),17));

    sext_ln68_122_fu_1108_p0 <= p_ZL19H_filter_FIR_kernel_1;
        sext_ln68_124_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3037_p4),32));

        sext_ln68_126_fu_2524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3048_p4),31));

        sext_ln68_127_fu_2397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2883_p4),30));

        sext_ln68_128_fu_2400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2894_p4),30));

        sext_ln68_129_fu_2527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_10_reg_3533),31));

        sext_ln68_130_fu_2536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_11_fu_2530_p2),32));

        sext_ln68_132_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3059_p4),30));

        sext_ln68_133_fu_2412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2916_p4),29));

        sext_ln68_134_fu_2415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2927_p4),29));

        sext_ln68_135_fu_2549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_17_reg_3543),30));

        sext_ln68_136_fu_2558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_18_fu_2552_p2),31));

        sext_ln68_138_fu_2562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3070_p4),29));

        sext_ln68_139_fu_2427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_21_reg_3483),28));

    sext_ln68_13_fu_400_p0 <= p_ZL19H_filter_FIR_kernel_114;
        sext_ln68_13_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_13_fu_400_p0),17));

        sext_ln68_140_fu_2565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_23_reg_3553),29));

        sext_ln68_141_fu_2574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_24_fu_2568_p2),31));

        sext_ln68_142_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_25_fu_2578_p2),32));

        sext_ln68_143_fu_2440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_28_fu_2435_p2),28));

        sext_ln68_145_fu_2444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2971_p4),28));

        sext_ln68_146_fu_2453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_31_fu_2447_p2),29));

        sext_ln68_148_fu_2457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2982_p4),28));

        sext_ln68_149_fu_2460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2993_p4),27));

    sext_ln68_14_fu_408_p0 <= p_ZL19H_filter_FIR_kernel_113;
        sext_ln68_150_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3004_p4),27));

        sext_ln68_151_fu_2472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_36_fu_2466_p2),28));

        sext_ln68_152_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_37_fu_2476_p2),29));

        sext_ln68_153_fu_2594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_38_reg_3558),30));

        sext_ln68_155_fu_2597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3081_p4),27));

        sext_ln68_156_fu_2342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2660_p4),26));

        sext_ln68_158_fu_2495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3026_p4),27));

        sext_ln68_159_fu_2498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_47_reg_3508),27));

    sext_ln68_15_fu_416_p0 <= p_ZL19H_filter_FIR_kernel_112;
        sext_ln68_15_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_15_fu_416_p0),17));

        sext_ln68_160_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_48_reg_3513),27));

        sext_ln68_161_fu_2600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_43_reg_3498_pp0_iter4_reg),27));

        sext_ln68_162_fu_2609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_44_fu_2603_p2),28));

        sext_ln68_163_fu_2613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_50_reg_3568),28));

        sext_ln68_164_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_51_fu_2616_p2),30));

        sext_ln68_165_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln68_52_fu_2626_p2),32));

    sext_ln68_16_fu_424_p0 <= p_ZL19H_filter_FIR_kernel_111;
        sext_ln68_16_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_16_fu_424_p0),17));

    sext_ln68_18_fu_436_p0 <= p_ZL19H_filter_FIR_kernel_109;
        sext_ln68_18_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_18_fu_436_p0),17));

    sext_ln68_19_fu_444_p0 <= p_ZL19H_filter_FIR_kernel_108;
        sext_ln68_19_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_19_fu_444_p0),17));

    sext_ln68_20_fu_452_p0 <= p_ZL19H_filter_FIR_kernel_107;
        sext_ln68_20_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_20_fu_452_p0),17));

    sext_ln68_21_fu_464_p0 <= p_ZL19H_filter_FIR_kernel_105;
    sext_ln68_23_fu_476_p0 <= p_ZL19H_filter_FIR_kernel_103;
    sext_ln68_24_fu_484_p0 <= p_ZL19H_filter_FIR_kernel_102;
        sext_ln68_24_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_24_fu_484_p0),17));

    sext_ln68_27_fu_500_p0 <= p_ZL19H_filter_FIR_kernel_99;
    sext_ln68_29_fu_512_p0 <= p_ZL19H_filter_FIR_kernel_97;
    sext_ln68_30_fu_520_p0 <= p_ZL19H_filter_FIR_kernel_96;
    sext_ln68_31_fu_528_p0 <= p_ZL19H_filter_FIR_kernel_95;
        sext_ln68_31_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_31_fu_528_p0),17));

    sext_ln68_33_fu_540_p0 <= p_ZL19H_filter_FIR_kernel_93;
        sext_ln68_33_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_33_fu_540_p0),17));

    sext_ln68_34_fu_548_p0 <= p_ZL19H_filter_FIR_kernel_92;
    sext_ln68_37_fu_568_p0 <= p_ZL19H_filter_FIR_kernel_88;
    sext_ln68_38_fu_576_p0 <= p_ZL19H_filter_FIR_kernel_87;
        sext_ln68_38_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_38_fu_576_p0),17));

    sext_ln68_40_fu_588_p0 <= p_ZL19H_filter_FIR_kernel_85;
        sext_ln68_40_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_40_fu_588_p0),17));

    sext_ln68_41_fu_596_p0 <= p_ZL19H_filter_FIR_kernel_84;
    sext_ln68_42_fu_604_p0 <= p_ZL19H_filter_FIR_kernel_83;
        sext_ln68_42_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_42_fu_604_p0),17));

    sext_ln68_43_fu_612_p0 <= p_ZL19H_filter_FIR_kernel_82;
    sext_ln68_45_fu_624_p0 <= p_ZL19H_filter_FIR_kernel_80;
    sext_ln68_47_fu_636_p0 <= p_ZL19H_filter_FIR_kernel_78;
    sext_ln68_50_fu_652_p0 <= p_ZL19H_filter_FIR_kernel_75;
    sext_ln68_52_fu_664_p0 <= p_ZL19H_filter_FIR_kernel_73;
    sext_ln68_54_fu_676_p0 <= p_ZL19H_filter_FIR_kernel_71;
        sext_ln68_54_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_54_fu_676_p0),17));

    sext_ln68_57_fu_692_p0 <= p_ZL19H_filter_FIR_kernel_68;
    sext_ln68_59_fu_704_p0 <= p_ZL19H_filter_FIR_kernel_66;
    sext_ln68_62_fu_720_p0 <= p_ZL19H_filter_FIR_kernel_63;
    sext_ln68_63_fu_728_p0 <= p_ZL19H_filter_FIR_kernel_62;
        sext_ln68_63_fu_728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_63_fu_728_p0),17));

    sext_ln68_65_fu_740_p0 <= p_ZL19H_filter_FIR_kernel_60;
    sext_ln68_69_fu_760_p0 <= p_ZL19H_filter_FIR_kernel_56;
    sext_ln68_71_fu_772_p0 <= p_ZL19H_filter_FIR_kernel_54;
        sext_ln68_71_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_71_fu_772_p0),17));

    sext_ln68_72_fu_780_p0 <= p_ZL19H_filter_FIR_kernel_53;
    sext_ln68_75_fu_796_p0 <= p_ZL19H_filter_FIR_kernel_50;
    sext_ln68_77_fu_808_p0 <= p_ZL19H_filter_FIR_kernel_48;
    sext_ln68_80_fu_824_p0 <= p_ZL19H_filter_FIR_kernel_45;
        sext_ln68_80_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_80_fu_824_p0),17));

    sext_ln68_82_fu_836_p0 <= p_ZL19H_filter_FIR_kernel_43;
    sext_ln68_84_fu_848_p0 <= p_ZL19H_filter_FIR_kernel_41;
    sext_ln68_87_fu_864_p0 <= p_ZL19H_filter_FIR_kernel_38;
    sext_ln68_89_fu_876_p0 <= p_ZL19H_filter_FIR_kernel_36;
    sext_ln68_91_fu_888_p0 <= p_ZL19H_filter_FIR_kernel_34;
    sext_ln68_92_fu_896_p0 <= p_ZL19H_filter_FIR_kernel_33;
        sext_ln68_92_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_92_fu_896_p0),17));

    sext_ln68_93_fu_904_p0 <= p_ZL19H_filter_FIR_kernel_32;
    sext_ln68_94_fu_912_p0 <= p_ZL19H_filter_FIR_kernel_31;
        sext_ln68_94_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_94_fu_912_p0),17));

    sext_ln68_96_fu_924_p0 <= p_ZL19H_filter_FIR_kernel_29;
        sext_ln68_96_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln68_96_fu_924_p0),17));

    sext_ln68_97_fu_932_p0 <= p_ZL19H_filter_FIR_kernel_28;
    sext_ln68_fu_392_p0 <= p_ZL19H_filter_FIR_kernel_115;
    tmp105_fu_1268_p2 <= std_logic_vector(signed(sext_ln68_114_fu_1048_p1) + signed(sext_ln68_20_fu_452_p1));
    tmp109_fu_1274_p2 <= std_logic_vector(signed(sext_ln68_119_fu_1084_p1) + signed(sext_ln68_15_fu_416_p1));
    tmp110_fu_2305_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(p_shl171_fu_2301_p1));
    tmp113_fu_1280_p2 <= std_logic_vector(signed(sext_ln68_121_fu_1100_p1) + signed(sext_ln68_13_fu_400_p1));
    tmp114_fu_2326_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(p_shl_fu_2322_p1));
    tmp117_fu_1182_p2 <= std_logic_vector(signed(sext_ln68_40_fu_588_p1) + signed(sext_ln68_19_fu_444_p1));
    tmp118_fu_1192_p2 <= std_logic_vector(signed(sext_ln68_94_fu_912_p1) + signed(sext_ln68_115_fu_1056_p1));
        tmp119_cast_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp119_fu_1218_p2),18));

    tmp119_fu_1218_p2 <= std_logic_vector(signed(sext_ln68_24_fu_484_p1) + signed(sext_ln63_fu_384_p1));
        tmp120_cast_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp120_fu_1228_p2),18));

    tmp120_fu_1228_p2 <= std_logic_vector(signed(sext_ln68_110_fu_1016_p1) + signed(p_ZL19H_filter_FIR_kernel_0_load_cast_fu_1116_p1));
        tmp12_cast_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp12_fu_1166_p2),18));

    tmp12_fu_1166_p2 <= std_logic_vector(signed(p_ZL19H_filter_FIR_kernel_27_load_cast_fu_1148_p1) + signed(p_ZL19H_filter_FIR_kernel_10_load_cast_fu_1152_p1));
        tmp13_cast_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp13_fu_1202_p2),18));

    tmp13_fu_1202_p2 <= std_logic_vector(signed(sext_ln68_18_fu_436_p1) - signed(sext_ln68_16_fu_424_p1));
    tmp19_fu_1238_p2 <= std_logic_vector(signed(tmp120_cast_fu_1234_p1) + signed(tmp119_cast_fu_1224_p1));
    tmp4_fu_1120_p2 <= std_logic_vector(signed(sext_ln68_63_fu_728_p1) + signed(sext_ln68_54_fu_676_p1));
    tmp5_fu_1130_p2 <= std_logic_vector(signed(sext_ln68_71_fu_772_p1) + signed(sext_ln68_80_fu_824_p1));
    tmp610_fu_1176_p2 <= std_logic_vector(signed(tmp12_cast_fu_1172_p1) + signed(tmp6_cast_fu_1162_p1));
    tmp65_fu_1244_p2 <= std_logic_vector(signed(sext_ln68_92_fu_896_p1) + signed(sext_ln68_42_fu_604_p1));
    tmp66_fu_2184_p2 <= std_logic_vector(signed(p_shl182_fu_2169_p1) - signed(p_shl183_fu_2180_p1));
        tmp6_cast_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp6_fu_1156_p2),18));

    tmp6_fu_1156_p2 <= std_logic_vector(signed(p_ZL19H_filter_FIR_kernel_89_load_cast_fu_1144_p1) + signed(p_ZL19H_filter_FIR_kernel_106_load_cast_fu_1140_p1));
    tmp71_fu_1250_p2 <= std_logic_vector(signed(sext_ln68_96_fu_924_p1) + signed(sext_ln68_38_fu_576_p1));
        tmp72_cast_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp72_fu_2381_p2),27));

    tmp72_fu_2381_p2 <= std_logic_vector(unsigned(p_neg180_fu_2364_p2) - unsigned(p_shl181_fu_2377_p1));
    tmp81_fu_1256_p2 <= std_logic_vector(signed(sext_ln68_101_fu_960_p1) + signed(sext_ln68_33_fu_540_p1));
    tmp82_fu_2216_p2 <= std_logic_vector(signed(p_shl177_fu_2201_p1) - signed(p_shl178_fu_2212_p1));
    tmp85_fu_1262_p2 <= std_logic_vector(signed(sext_ln68_103_fu_972_p1) + signed(sext_ln68_31_fu_528_p1));
    tmp_10_fu_2243_p3 <= (tmp85_reg_3346_pp0_iter1_reg & ap_const_lv4_0);
    tmp_11_fu_2260_p3 <= (tmp105_reg_3352_pp0_iter1_reg & ap_const_lv7_0);
    tmp_12_fu_2277_p3 <= (tmp105_reg_3352_pp0_iter1_reg & ap_const_lv1_0);
    tmp_13_fu_2294_p3 <= (tmp109_reg_3358_pp0_iter1_reg & ap_const_lv5_0);
    tmp_14_fu_2315_p3 <= (tmp113_reg_3363_pp0_iter1_reg & ap_const_lv1_0);
    tmp_1_fu_2134_p3 <= (tmp19_reg_3322_pp0_iter1_reg & ap_const_lv7_0);
    tmp_2_fu_2145_p3 <= (tmp19_reg_3322_pp0_iter1_reg & ap_const_lv2_0);
    tmp_3_fu_2162_p3 <= (tmp65_reg_3328_pp0_iter1_reg & ap_const_lv7_0);
    tmp_4_fu_2173_p3 <= (tmp65_reg_3328_pp0_iter1_reg & ap_const_lv3_0);
    tmp_5_fu_2353_p3 <= (tmp71_reg_3334_pp0_iter3_reg & ap_const_lv4_0);
    tmp_6_fu_2370_p3 <= (tmp71_reg_3334_pp0_iter3_reg & ap_const_lv1_0);
    tmp_7_fu_2194_p3 <= (tmp81_reg_3340_pp0_iter1_reg & ap_const_lv7_0);
    tmp_8_fu_2205_p3 <= (tmp81_reg_3340_pp0_iter1_reg & ap_const_lv1_0);
    tmp_9_fu_2226_p3 <= (tmp85_reg_3346_pp0_iter1_reg & ap_const_lv7_0);
    tmp_fu_2123_p3 <= (tmp610_reg_3317_pp0_iter1_reg & ap_const_lv6_0);
end behav;
