<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_qspi.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_qspi.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_QSPI_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_QSPI_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Quad Serial Peripheral Interface */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_QSPI Quad Serial Peripheral Interface */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Qspi hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_qspi.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_qspi.html#a568109a701c00882bec4a6307f95b5dd">00042</a>   __O  uint32_t QSPI_CR;       <span class="comment">/**&lt; \brief (Qspi Offset: 0x00) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_qspi.html#a6e5738c4defd648cbb9b8d376d24c3f8">00043</a>   __IO uint32_t QSPI_MR;       <span class="comment">/**&lt; \brief (Qspi Offset: 0x04) Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_qspi.html#ade5e7d885774eedf6c53ed64c96b5d0d">00044</a>   __I  uint32_t QSPI_RDR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x08) Receive Data Register */</span>
<a name="l00045"></a><a class="code" href="struct_qspi.html#a6dba40b323785845dee562016c2f9ab5">00045</a>   __O  uint32_t QSPI_TDR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x0C) Transmit Data Register */</span>
<a name="l00046"></a><a class="code" href="struct_qspi.html#a2bfac023f7b78002f45c1ab0f8676678">00046</a>   __I  uint32_t QSPI_SR;       <span class="comment">/**&lt; \brief (Qspi Offset: 0x10) Status Register */</span>
<a name="l00047"></a><a class="code" href="struct_qspi.html#ae658b151a8292cd68054ca58150d6bbf">00047</a>   __O  uint32_t QSPI_IER;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x14) Interrupt Enable Register */</span>
<a name="l00048"></a><a class="code" href="struct_qspi.html#a51a1eb144324df765856c394cc19d336">00048</a>   __O  uint32_t QSPI_IDR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x18) Interrupt Disable Register */</span>
<a name="l00049"></a><a class="code" href="struct_qspi.html#a0d157f3578d539ce48be0cd8b8eaec32">00049</a>   __I  uint32_t QSPI_IMR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x1C) Interrupt Mask Register */</span>
<a name="l00050"></a><a class="code" href="struct_qspi.html#a0fd69b17320c731f217eb93ca080d004">00050</a>   __IO uint32_t QSPI_SCR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x20) Serial Clock Register */</span>
<a name="l00051"></a>00051   __I  uint32_t Reserved1[3];
<a name="l00052"></a><a class="code" href="struct_qspi.html#a70b72dad02643f1523b149eccf486c9b">00052</a>   __IO uint32_t QSPI_IAR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x30) Instruction Address Register */</span>
<a name="l00053"></a><a class="code" href="struct_qspi.html#ab5c61d2cf8fca6d7cb39cb701366e366">00053</a>   __IO uint32_t QSPI_ICR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x34) Instruction Code Register */</span>
<a name="l00054"></a><a class="code" href="struct_qspi.html#a96864a59fec645179b97a341dabdeab7">00054</a>   __IO uint32_t QSPI_IFR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x38) Instruction Frame Register */</span>
<a name="l00055"></a>00055   __I  uint32_t Reserved2[1];
<a name="l00056"></a><a class="code" href="struct_qspi.html#aa9d2e718e014af79dd4a8d0ce6851132">00056</a>   __IO uint32_t QSPI_SMR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x40) Scrambling Mode Register */</span>
<a name="l00057"></a><a class="code" href="struct_qspi.html#a581d7496746e8c2db1e57e4c72690ea7">00057</a>   __O  uint32_t QSPI_SKR;      <span class="comment">/**&lt; \brief (Qspi Offset: 0x44) Scrambling Key Register */</span>
<a name="l00058"></a>00058   __I  uint32_t Reserved3[39];
<a name="l00059"></a><a class="code" href="struct_qspi.html#a0f668a6fc6c510f696d6f0c3cd83aaf9">00059</a>   __IO uint32_t QSPI_WPMR;     <span class="comment">/**&lt; \brief (Qspi Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00060"></a><a class="code" href="struct_qspi.html#ab09bd23205fb10a7b74009efacd9d731">00060</a>   __I  uint32_t QSPI_WPSR;     <span class="comment">/**&lt; \brief (Qspi Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00061"></a>00061 } <a class="code" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a>;
<a name="l00062"></a>00062 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00063"></a>00063 <span class="comment">/* -------- QSPI_CR : (QSPI Offset: 0x00) Control Register -------- */</span>
<a name="l00064"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga90f0e9416d2f161c4889134ba8261a74">00064</a> <span class="preprocessor">#define QSPI_CR_QSPIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_CR) QSPI Enable */</span>
<a name="l00065"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga2eb6014a4b4bc3e74a4c0c44c2847ed5">00065</a> <span class="preprocessor">#define QSPI_CR_QSPIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_CR) QSPI Disable */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gae54af9f02ac1067f268df2720f3e0f81">00066</a> <span class="preprocessor">#define QSPI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (QSPI_CR) QSPI Software Reset */</span>
<a name="l00067"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga2fcfcb5edd748a258d701567cf91eca1">00067</a> <span class="preprocessor">#define QSPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (QSPI_CR) Last Transfer */</span>
<a name="l00068"></a>00068 <span class="comment">/* -------- QSPI_MR : (QSPI Offset: 0x04) Mode Register -------- */</span>
<a name="l00069"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa57cd613b8a2eb4aed847d4c89fd293b">00069</a> <span class="preprocessor">#define QSPI_MR_SMM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_MR) Serial Memory Mode */</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga3985ad58e070e3fb0cca337ac25370e8">00070</a> <span class="preprocessor">#define   QSPI_MR_SMM_SPI (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_MR) The QSPI is in SPI mode. */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gabac78087b91cbf53bd1b5e1d496f9582">00071</a> <span class="preprocessor">#define   QSPI_MR_SMM_MEMORY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_MR) The QSPI is in Serial Memory mode. */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga36a7d1c84df6dbece4003be557fd15aa">00072</a> <span class="preprocessor">#define QSPI_MR_LLB (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_MR) Local Loopback Enable */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga272d9577ebceb0ba715cb4f862de278e">00073</a> <span class="preprocessor">#define   QSPI_MR_LLB_DISABLED (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_MR) Local loopback path disabled. */</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaedb85956f8f700bad0efd53c7081a073">00074</a> <span class="preprocessor">#define   QSPI_MR_LLB_ENABLED (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_MR) Local loopback path enabled. */</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga117191cc09fdf9f09c95f91db887268d">00075</a> <span class="preprocessor">#define QSPI_MR_WDRBT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_MR) Wait Data Read Before Transfer */</span>
<a name="l00076"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaf737adc289710f2188d4991c59a5e178">00076</a> <span class="preprocessor">#define   QSPI_MR_WDRBT_DISABLED (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_MR) No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is. */</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa6abbbc7e623a4407f56eac363657137">00077</a> <span class="preprocessor">#define   QSPI_MR_WDRBT_ENABLED (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_MR) In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception. */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define QSPI_MR_CSMODE_Pos 4</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa73f99d1567a6bb653cd5a5365453563">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_MR_CSMODE_Msk (0x3u &lt;&lt; QSPI_MR_CSMODE_Pos) </span><span class="comment">/**&lt; \brief (QSPI_MR) Chip Select Mode */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define QSPI_MR_CSMODE(value) ((QSPI_MR_CSMODE_Msk &amp; ((value) &lt;&lt; QSPI_MR_CSMODE_Pos)))</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga04176fa522d50528b41dd4dd93ca247d">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define   QSPI_MR_CSMODE_NOT_RELOADED (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (QSPI_MR) The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer. */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaec271e241e38a8fb74d899005ebdaa79">00082</a> <span class="preprocessor">#define   QSPI_MR_CSMODE_LASTXFER (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (QSPI_MR) The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred. */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gae7afa526325d17b7ee44388372868137">00083</a> <span class="preprocessor">#define   QSPI_MR_CSMODE_SYSTEMATICALLY (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (QSPI_MR) The chip select is deasserted systematically after each transfer. */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define QSPI_MR_NBBITS_Pos 8</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga20d894ea74d40ffb32d138bf196d8715">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_MR_NBBITS_Msk (0xfu &lt;&lt; QSPI_MR_NBBITS_Pos) </span><span class="comment">/**&lt; \brief (QSPI_MR) Number Of Bits Per Transfer */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define QSPI_MR_NBBITS(value) ((QSPI_MR_NBBITS_Msk &amp; ((value) &lt;&lt; QSPI_MR_NBBITS_Pos)))</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gab843b5d73785bfa4e918679f7c3997e8">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define   QSPI_MR_NBBITS_8_BIT (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_MR) 8 bits for transfer */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga520db2b910d1ee82d9076135369e886f">00088</a> <span class="preprocessor">#define   QSPI_MR_NBBITS_16_BIT (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_MR) 16 bits for transfer */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define QSPI_MR_DLYBCT_Pos 16</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa6ca542141b9cc396deb8576238dfd36">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_MR_DLYBCT_Msk (0xffu &lt;&lt; QSPI_MR_DLYBCT_Pos) </span><span class="comment">/**&lt; \brief (QSPI_MR) Delay Between Consecutive Transfers */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define QSPI_MR_DLYBCT(value) ((QSPI_MR_DLYBCT_Msk &amp; ((value) &lt;&lt; QSPI_MR_DLYBCT_Pos)))</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define QSPI_MR_DLYCS_Pos 24</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga2eafdfdf99c3920f82e2d9a741972ffd">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_MR_DLYCS_Msk (0xffu &lt;&lt; QSPI_MR_DLYCS_Pos) </span><span class="comment">/**&lt; \brief (QSPI_MR) Minimum Inactive QCS Delay */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define QSPI_MR_DLYCS(value) ((QSPI_MR_DLYCS_Msk &amp; ((value) &lt;&lt; QSPI_MR_DLYCS_Pos)))</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_RDR : (QSPI Offset: 0x08) Receive Data Register -------- */</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define QSPI_RDR_RD_Pos 0</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga1ca321ce92d305206c3e2b0697429ca6">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_RDR_RD_Msk (0xffffu &lt;&lt; QSPI_RDR_RD_Pos) </span><span class="comment">/**&lt; \brief (QSPI_RDR) Receive Data */</span>
<a name="l00098"></a>00098 <span class="comment">/* -------- QSPI_TDR : (QSPI Offset: 0x0C) Transmit Data Register -------- */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define QSPI_TDR_TD_Pos 0</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga625a8ad3280ced301bc8790c9b4621fb">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_TDR_TD_Msk (0xffffu &lt;&lt; QSPI_TDR_TD_Pos) </span><span class="comment">/**&lt; \brief (QSPI_TDR) Transmit Data */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define QSPI_TDR_TD(value) ((QSPI_TDR_TD_Msk &amp; ((value) &lt;&lt; QSPI_TDR_TD_Pos)))</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_SR : (QSPI Offset: 0x10) Status Register -------- */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga3ffc3fe6157008ecefc6a7f4f9fdadd3">00103</a> <span class="preprocessor">#define QSPI_SR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_SR) Receive Data Register Full */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga99da78df7a72a9d5fd24d2044f6e506a">00104</a> <span class="preprocessor">#define QSPI_SR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_SR) Transmit Data Register Empty */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga23fc7a629e3a6b81567a1aeb1e46ad90">00105</a> <span class="preprocessor">#define QSPI_SR_TXEMPTY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_SR) Transmission Registers Empty */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga40463e521c12c00c33757b4f661b5f20">00106</a> <span class="preprocessor">#define QSPI_SR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (QSPI_SR) Overrun Error Status */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga34062cee32e944d2b086b98ff81c30e7">00107</a> <span class="preprocessor">#define QSPI_SR_CSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_SR) Chip Select Rise */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga1d043679c3a6c77dea3af2718eea3073">00108</a> <span class="preprocessor">#define QSPI_SR_CSS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (QSPI_SR) Chip Select Status */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga8d5f227a7a082483181e7f200aea1597">00109</a> <span class="preprocessor">#define QSPI_SR_INSTRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_SR) Instruction End Status */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gabcf52f8782c519a757b644ab6dc638fc">00110</a> <span class="preprocessor">#define QSPI_SR_QSPIENS (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (QSPI_SR) QSPI Enable Status */</span>
<a name="l00111"></a>00111 <span class="comment">/* -------- QSPI_IER : (QSPI Offset: 0x14) Interrupt Enable Register -------- */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga473ccd988a46d1705f06dc34fb8a2db3">00112</a> <span class="preprocessor">#define QSPI_IER_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IER) Receive Data Register Full Interrupt Enable */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga8255a0cdc1e85f0107dc5812af810b2f">00113</a> <span class="preprocessor">#define QSPI_IER_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_IER) Transmit Data Register Empty Interrupt Enable */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga7c678874cee224ce438e86443e79172f">00114</a> <span class="preprocessor">#define QSPI_IER_TXEMPTY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_IER) Transmission Registers Empty Enable */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gacfb37967a13238160bf4513382ec5d45">00115</a> <span class="preprocessor">#define QSPI_IER_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (QSPI_IER) Overrun Error Interrupt Enable */</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga149fd9b77d35f1dbc48cbf9e5603773b">00116</a> <span class="preprocessor">#define QSPI_IER_CSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IER) Chip Select Rise Interrupt Enable */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga886dcf43ec7db82626e9f07ef51c4c53">00117</a> <span class="preprocessor">#define QSPI_IER_CSS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (QSPI_IER) Chip Select Status Interrupt Enable */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga53643366c809573377321aed58a8078e">00118</a> <span class="preprocessor">#define QSPI_IER_INSTRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_IER) Instruction End Interrupt Enable */</span>
<a name="l00119"></a>00119 <span class="comment">/* -------- QSPI_IDR : (QSPI Offset: 0x18) Interrupt Disable Register -------- */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga70e2567d3c8ca1de2f2c3dca01be9880">00120</a> <span class="preprocessor">#define QSPI_IDR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Receive Data Register Full Interrupt Disable */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga4b29edb2c07a368e0f0867dc0ed82b7e">00121</a> <span class="preprocessor">#define QSPI_IDR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Transmit Data Register Empty Interrupt Disable */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaf46c057ed59ea88170b0a07099476533">00122</a> <span class="preprocessor">#define QSPI_IDR_TXEMPTY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Transmission Registers Empty Disable */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gacefa932402e107b8fbc28c94d75bdcc6">00123</a> <span class="preprocessor">#define QSPI_IDR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Overrun Error Interrupt Disable */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga5ceb34bbfbd3e3484e11c67d23959612">00124</a> <span class="preprocessor">#define QSPI_IDR_CSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Chip Select Rise Interrupt Disable */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gae4a738ccfde3362dbabca4c979f6e3af">00125</a> <span class="preprocessor">#define QSPI_IDR_CSS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Chip Select Status Interrupt Disable */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga1b77d8fb6922378b2c68de6f6ff00593">00126</a> <span class="preprocessor">#define QSPI_IDR_INSTRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_IDR) Instruction End Interrupt Disable */</span>
<a name="l00127"></a>00127 <span class="comment">/* -------- QSPI_IMR : (QSPI Offset: 0x1C) Interrupt Mask Register -------- */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga96d1b8d72209e8eb2ca5869a0b92a357">00128</a> <span class="preprocessor">#define QSPI_IMR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Receive Data Register Full Interrupt Mask */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga2d9a4487c698c717e16adedc8b847752">00129</a> <span class="preprocessor">#define QSPI_IMR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Transmit Data Register Empty Interrupt Mask */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga8de71210e2f445fa80f0f0d807360519">00130</a> <span class="preprocessor">#define QSPI_IMR_TXEMPTY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Transmission Registers Empty Mask */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga0ca26630f4db85178a26959fb00a9423">00131</a> <span class="preprocessor">#define QSPI_IMR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Overrun Error Interrupt Mask */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga1233bcc2baf7426b9e3a04052e50c692">00132</a> <span class="preprocessor">#define QSPI_IMR_CSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Chip Select Rise Interrupt Mask */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gadd713b508287bc907fcbf6143b94fdf1">00133</a> <span class="preprocessor">#define QSPI_IMR_CSS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Chip Select Status Interrupt Mask */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga7169b7964b536fdc6dddb7bfab65f86d">00134</a> <span class="preprocessor">#define QSPI_IMR_INSTRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_IMR) Instruction End Interrupt Mask */</span>
<a name="l00135"></a>00135 <span class="comment">/* -------- QSPI_SCR : (QSPI Offset: 0x20) Serial Clock Register -------- */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga01719064c05f4b55ab8f962b27ff1c6a">00136</a> <span class="preprocessor">#define QSPI_SCR_CPOL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_SCR) Clock Polarity */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga285afb88d0b385f398c5b9147613c886">00137</a> <span class="preprocessor">#define QSPI_SCR_CPHA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_SCR) Clock Phase */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define QSPI_SCR_SCBR_Pos 8</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga379cff34143591cea24f9d1aba9b4a6d">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_SCR_SCBR_Msk (0xffu &lt;&lt; QSPI_SCR_SCBR_Pos) </span><span class="comment">/**&lt; \brief (QSPI_SCR) Serial Clock Baud Rate */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define QSPI_SCR_SCBR(value) ((QSPI_SCR_SCBR_Msk &amp; ((value) &lt;&lt; QSPI_SCR_SCBR_Pos)))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define QSPI_SCR_DLYBS_Pos 16</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gac89b22d3f0171cc5a573831412756030">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_SCR_DLYBS_Msk (0xffu &lt;&lt; QSPI_SCR_DLYBS_Pos) </span><span class="comment">/**&lt; \brief (QSPI_SCR) Delay Before QSCK */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define QSPI_SCR_DLYBS(value) ((QSPI_SCR_DLYBS_Msk &amp; ((value) &lt;&lt; QSPI_SCR_DLYBS_Pos)))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_IAR : (QSPI Offset: 0x30) Instruction Address Register -------- */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define QSPI_IAR_ADDR_Pos 0</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa7c1946e8410005f2f9772044948a00f">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_IAR_ADDR_Msk (0xffffffffu &lt;&lt; QSPI_IAR_ADDR_Pos) </span><span class="comment">/**&lt; \brief (QSPI_IAR) Address */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define QSPI_IAR_ADDR(value) ((QSPI_IAR_ADDR_Msk &amp; ((value) &lt;&lt; QSPI_IAR_ADDR_Pos)))</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_ICR : (QSPI Offset: 0x34) Instruction Code Register -------- */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define QSPI_ICR_INST_Pos 0</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gab5b1a5d04719b58db80aa102e0fbc177">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_ICR_INST_Msk (0xffu &lt;&lt; QSPI_ICR_INST_Pos) </span><span class="comment">/**&lt; \brief (QSPI_ICR) Instruction Code */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define QSPI_ICR_INST(value) ((QSPI_ICR_INST_Msk &amp; ((value) &lt;&lt; QSPI_ICR_INST_Pos)))</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define QSPI_ICR_OPT_Pos 16</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gacf0d9e66096379cdd717c045da1822eb">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_ICR_OPT_Msk (0xffu &lt;&lt; QSPI_ICR_OPT_Pos) </span><span class="comment">/**&lt; \brief (QSPI_ICR) Option Code */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define QSPI_ICR_OPT(value) ((QSPI_ICR_OPT_Msk &amp; ((value) &lt;&lt; QSPI_ICR_OPT_Pos)))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_IFR : (QSPI Offset: 0x38) Instruction Frame Register -------- */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define QSPI_IFR_WIDTH_Pos 0</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga52a0d834539c68fffe979b00b96f44a7">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_IFR_WIDTH_Msk (0x7u &lt;&lt; QSPI_IFR_WIDTH_Pos) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Width of Instruction Code, Address, Option Code and Data */</span>
<a name="l00158"></a>00158 <span class="preprocessor">#define QSPI_IFR_WIDTH(value) ((QSPI_IFR_WIDTH_Msk &amp; ((value) &lt;&lt; QSPI_IFR_WIDTH_Pos)))</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gac2da150f455aa83b22d4e18c44acc9f6">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define   QSPI_IFR_WIDTH_SINGLE_BIT_SPI (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaf96484640d019979e3541b6be5a30765">00160</a> <span class="preprocessor">#define   QSPI_IFR_WIDTH_DUAL_OUTPUT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga0181e18043567a80f112ba4144ced9d6">00161</a> <span class="preprocessor">#define   QSPI_IFR_WIDTH_QUAD_OUTPUT (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gab0d153024ea47260bd236c74821c9675">00162</a> <span class="preprocessor">#define   QSPI_IFR_WIDTH_DUAL_IO (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa8337832bb7c4e37cc5894fc86cf3beb">00163</a> <span class="preprocessor">#define   QSPI_IFR_WIDTH_QUAD_IO (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga04b8bf3cf4a560a6229348a03d08f63e">00164</a> <span class="preprocessor">#define   QSPI_IFR_WIDTH_DUAL_CMD (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gab09489b90d6996e831ac5b400510d48a">00165</a> <span class="preprocessor">#define   QSPI_IFR_WIDTH_QUAD_CMD (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga797e1811a50f6427f5ecb3abb5b774c5">00166</a> <span class="preprocessor">#define QSPI_IFR_INSTEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Instruction Enable */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga1ca576d18922795c764bc9af387cf007">00167</a> <span class="preprocessor">#define QSPI_IFR_ADDREN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Address Enable */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa391ed5fc96a5cb8af5f8cb0b4d849ce">00168</a> <span class="preprocessor">#define QSPI_IFR_OPTEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Option Enable */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga521abe8a8e604b2829062843ce5eea3b">00169</a> <span class="preprocessor">#define QSPI_IFR_DATAEN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Data Enable */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define QSPI_IFR_OPTL_Pos 8</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaf2ea11568008e7625121bdcc6e16d064">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_IFR_OPTL_Msk (0x3u &lt;&lt; QSPI_IFR_OPTL_Pos) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Option Code Length */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define QSPI_IFR_OPTL(value) ((QSPI_IFR_OPTL_Msk &amp; ((value) &lt;&lt; QSPI_IFR_OPTL_Pos)))</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga9ac18e124baedb6379bad27f7509cb17">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_1BIT (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The option code is 1 bit long. */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga55288f73e854f517223e71c231239f5f">00174</a> <span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_2BIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The option code is 2 bits long. */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga8151619f92f23bb3aea97afb0932d0b8">00175</a> <span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_4BIT (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The option code is 4 bits long. */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa764b0797a5ee477cfe8117bafd5856e">00176</a> <span class="preprocessor">#define   QSPI_IFR_OPTL_OPTION_8BIT (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The option code is 8 bits long. */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga63a855e0e70b35056245bd35aa61e045">00177</a> <span class="preprocessor">#define QSPI_IFR_ADDRL (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Address Length */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gad6e1bd556056bb120c0d41c54b3470a2">00178</a> <span class="preprocessor">#define   QSPI_IFR_ADDRL_24_BIT (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The address is 24 bits long. */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga2be291885e3c03be42df7dddee63f8b1">00179</a> <span class="preprocessor">#define   QSPI_IFR_ADDRL_32_BIT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The address is 32 bits long. */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define QSPI_IFR_TFRTYP_Pos 12</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa4ae414774e43e034c4b41d8734114b3">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_IFR_TFRTYP_Msk (0x3u &lt;&lt; QSPI_IFR_TFRTYP_Pos) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Data Transfer Type */</span>
<a name="l00182"></a>00182 <span class="preprocessor">#define QSPI_IFR_TFRTYP(value) ((QSPI_IFR_TFRTYP_Msk &amp; ((value) &lt;&lt; QSPI_IFR_TFRTYP_Pos)))</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaea9d44b068b8770d1fa539a37cdc72b0">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_READ (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible. */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaef893438abea6552d97a0a52dbdfa7bb">00184</a> <span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible. */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga24e6637cd9be9f1a926b80b77c6639fa">00185</a> <span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_WRITE (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Write transfer into the serial memory.Scrambling is not performed. */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga7a748336b5c0e8af585247901c882d61">00186</a> <span class="preprocessor">#define   QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Write data transfer into the serial memory.If enabled, scrambling is performed. */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaae11675ca400ebc3e3ca61fba0b22dc0">00187</a> <span class="preprocessor">#define QSPI_IFR_CRM (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Continuous Read Mode */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaed869575fc0226820ed33c0b100f2a9e">00188</a> <span class="preprocessor">#define   QSPI_IFR_CRM_DISABLED (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The Continuous Read mode is disabled. */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gac9f5415e3e242f4afc91dba9ba97313a">00189</a> <span class="preprocessor">#define   QSPI_IFR_CRM_ENABLED (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (QSPI_IFR) The Continuous Read mode is enabled. */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define QSPI_IFR_NBDUM_Pos 16</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gacd48ca168a7415d52b9e1ee084a9d4e0">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_IFR_NBDUM_Msk (0x1fu &lt;&lt; QSPI_IFR_NBDUM_Pos) </span><span class="comment">/**&lt; \brief (QSPI_IFR) Number Of Dummy Cycles */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define QSPI_IFR_NBDUM(value) ((QSPI_IFR_NBDUM_Msk &amp; ((value) &lt;&lt; QSPI_IFR_NBDUM_Pos)))</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_SMR : (QSPI Offset: 0x40) Scrambling Mode Register -------- */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga9c90e9e361ca92acd406e2afda2a0043">00194</a> <span class="preprocessor">#define QSPI_SMR_SCREN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_SMR) Scrambling/Unscrambling Enable */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gac804c41773eb3644f9962bb5bffb66fb">00195</a> <span class="preprocessor">#define   QSPI_SMR_SCREN_DISABLED (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_SMR) The scrambling/unscrambling is disabled. */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gae3203087d62d8a8e612e2894f79abc18">00196</a> <span class="preprocessor">#define   QSPI_SMR_SCREN_ENABLED (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_SMR) The scrambling/unscrambling is enabled. */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaa4d907f2286fe66e36de7e1d80a0963c">00197</a> <span class="preprocessor">#define QSPI_SMR_RVDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (QSPI_SMR) Scrambling/Unscrambling Random Value Disable */</span>
<a name="l00198"></a>00198 <span class="comment">/* -------- QSPI_SKR : (QSPI Offset: 0x44) Scrambling Key Register -------- */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define QSPI_SKR_USRK_Pos 0</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gacccc83da56cd25997adb002cf04b888c">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_SKR_USRK_Msk (0xffffffffu &lt;&lt; QSPI_SKR_USRK_Pos) </span><span class="comment">/**&lt; \brief (QSPI_SKR) Scrambling User Key */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define QSPI_SKR_USRK(value) ((QSPI_SKR_USRK_Msk &amp; ((value) &lt;&lt; QSPI_SKR_USRK_Pos)))</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="comment">/* -------- QSPI_WPMR : (QSPI Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga545eae7e621da4f5c7c4f0b9c5644980">00203</a> <span class="preprocessor">#define QSPI_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_WPMR) Write Protection Enable */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define QSPI_WPMR_WPKEY_Pos 8</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga0739ad759d041ed26a87514223f72956">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; QSPI_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (QSPI_WPMR) Write Protection Key */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define QSPI_WPMR_WPKEY(value) ((QSPI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; QSPI_WPMR_WPKEY_Pos)))</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gaff253ffe11d888b957bae4c25a57083c">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define   QSPI_WPMR_WPKEY_PASSWD (0x515350u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (QSPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */</span>
<a name="l00208"></a>00208 <span class="comment">/* -------- QSPI_WPSR : (QSPI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#ga32565475f45767d7c0d4365f5718a834">00209</a> <span class="preprocessor">#define QSPI_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (QSPI_WPSR) Write Protection Violation Status */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define QSPI_WPSR_WPVSRC_Pos 8</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___q_s_p_i.html#gab225658731bd850a2bfa6bd12ecb6cea">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define QSPI_WPSR_WPVSRC_Msk (0xffu &lt;&lt; QSPI_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (QSPI_WPSR) Write Protection Violation Source */</span>
<a name="l00212"></a>00212 <span class="comment"></span>
<a name="l00213"></a>00213 <span class="comment">/*@}*/</span>
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 
<a name="l00216"></a>00216 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_QSPI_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
