ARM GAS  /tmp/cca1VyQZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32wlxx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	SystemInit:
  25              	.LFB721:
  26              		.file 1 "hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c"
   1:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
   2:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   ******************************************************************************
   3:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @file    system_stm32wlxx.c
   4:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @author  MCD Application Team
   5:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @brief   CMSIS Cortex Device Peripheral Access Layer System Source File
   6:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
   7:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   ******************************************************************************
   8:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @attention
   9:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  10:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * Copyright (c) 2020(-2021) STMicroelectronics.
  11:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * All rights reserved.
  12:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  13:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * in the root directory of this software component.
  15:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  17:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   ******************************************************************************
  18:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *   This file provides two functions and one global variable to be called from
  19:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *   user application:
  20:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  21:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *                      before branch to main program. This call is made inside
  22:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *                      the "startup_stm32wlxx.s" file.
  23:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  24:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  25:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *                                  by the user application to setup the SysTick
  26:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *                                  timer or configure other parameters.
  27:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  28:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  29:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *                                 be called whenever the core clock is changed
  30:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *                                 during program execution.
  31:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  32:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
ARM GAS  /tmp/cca1VyQZ.s 			page 2


  33:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *   Then SystemInit() function is called, in "startup_stm32wlxx.s" file, to
  34:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *   configure the system clock before to branch to main program.
  35:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
  36:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *   This file configures the system clock as follows:
  37:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *=============================================================================
  38:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  39:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        System Clock source                    | MSI
  40:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  41:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        SYSCLK(Hz)                             | 4000000
  42:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  43:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        HCLK(Hz)                               | 4000000
  44:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  45:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        AHB Prescaler                          | 1
  46:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  47:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        APB1 Prescaler                         | 1
  48:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  49:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        APB2 Prescaler                         | 1
  50:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  51:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLL_M                                  | 1
  52:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  53:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLL_N                                  | 8
  54:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  55:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLL_P                                  | 7
  56:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  57:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLL_Q                                  | 2
  58:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  59:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLL_R                                  | 2
  60:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  61:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLLSAI1_P                              | NA
  62:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  63:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLLSAI1_Q                              | NA
  64:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  65:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        PLLSAI1_R                              | NA
  66:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  67:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  68:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *        SDIO and RNG clock                     |
  69:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *-----------------------------------------------------------------------------
  70:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *=============================================================================
  71:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
  72:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  73:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup CMSIS
  74:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
  75:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
  76:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  77:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup stm32WLxx_system
  78:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
  79:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
  80:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  81:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup stm32WLxx_System_Private_Includes
  82:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
  83:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
  84:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  85:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #include "stm32wlxx.h"
  86:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  87:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if !defined  (HSE_VALUE)
  88:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   #define HSE_VALUE    (32000000UL) /*!< Value of the External oscillator in Hz */
  89:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif /* HSE_VALUE */
ARM GAS  /tmp/cca1VyQZ.s 			page 3


  90:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  91:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if !defined  (MSI_VALUE)
  92:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    #define MSI_VALUE    (4000000UL) /*!< Value of the Internal oscillator in Hz*/
  93:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif /* MSI_VALUE */
  94:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  95:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if !defined  (HSI_VALUE)
  96:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   #define HSI_VALUE    (16000000UL) /*!< Value of the Internal oscillator in Hz*/
  97:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif /* HSI_VALUE */
  98:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  99:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if !defined  (LSI_VALUE)
 100:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****  #define LSI_VALUE  (32000UL)       /*!< Value of LSI in Hz*/
 101:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif /* LSI_VALUE */
 102:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 103:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if !defined  (LSE_VALUE)
 104:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   #define LSE_VALUE    (32768UL)    /*!< Value of LSE in Hz*/
 105:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif /* LSE_VALUE */
 106:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 107:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 108:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @}
 109:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 110:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 111:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup STM32WLxx_System_Private_TypesDefinitions
 112:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
 113:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 114:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 115:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 116:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @}
 117:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 118:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 119:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup STM32WLxx_System_Private_Defines
 120:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
 121:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 122:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 123:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /* Note: Following vector table addresses must be defined in line with linker
 124:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****          configuration. */
 125:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /*!< Uncomment the following line if you need to relocate CPU1 CM4 and/or CPU2
 126:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****      CM0+ vector table anywhere in Sram or Flash. Else vector table will be kept
 127:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****      at address 0x00 which correspond to automatic remap of boot address selected */
 128:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /* #define USER_VECT_TAB_ADDRESS */
 129:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 130:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #ifdef CORE_CM0PLUS
 131:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****  /*!< Uncomment this line for user vector table remap in Sram else user remap
 132:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       will be done in Flash. */
 133:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /* #define VECT_TAB_SRAM */
 134:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if defined(VECT_TAB_SRAM)
 135:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM2_BASE      /*!< Vector Table base address field.
 136:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x100. */
 137:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_OFFSET         0x00008000U     /*!< Vector Table base offset field.
 138:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x100. */
 139:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #else
 140:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 141:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x100. */
 142:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_OFFSET         0x00020000U        /*!< Vector Table base offset field.
 143:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x100. */
 144:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 145:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #else /* CORE_CM4 */
 146:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****  /*!< Uncomment this line for user vector table remap in Sram else user remap
ARM GAS  /tmp/cca1VyQZ.s 			page 4


 147:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       will be done in Flash. */
 148:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /* #define VECT_TAB_SRAM */
 149:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if defined(VECT_TAB_SRAM)
 150:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 151:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x200. */
 152:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 153:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x200. */
 154:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #else
 155:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 156:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x200. */
 157:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 158:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****                                                      This value must be a multiple of 0x200. */
 159:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 160:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 161:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 162:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 163:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 164:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @}
 165:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 166:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 167:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup STM32WLxx_System_Private_Macros
 168:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
 169:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 170:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 171:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 172:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @}
 173:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 174:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 175:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup STM32WLxx_System_Private_Variables
 176:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
 177:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 178:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* The SystemCoreClock variable is updated in three ways:
 179:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       1) from within HAL_Init()
 180:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       2) by calling CMSIS function SystemCoreClockUpdate()
 181:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 182:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 183:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   uint32_t SystemCoreClock  = 4000000UL; /*CPU1: M4 on MSI clock after startup (4MHz)*/
 184:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 185:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   const uint32_t AHBPrescTable[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16
 186:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 187:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   const uint32_t APBPrescTable[8UL]  = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
 188:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 189:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000U
 190:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****     4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 48000000UL, 0UL, 0UL, 0UL, 0UL}; /* 0
 191:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 192:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @}
 193:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 194:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 195:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup STM32WLxx_System_Private_FunctionPrototypes
 196:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
 197:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 198:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 199:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @}
 200:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 201:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 202:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /** @addtogroup STM32WLxx_System_Private_Functions
 203:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @{
ARM GAS  /tmp/cca1VyQZ.s 			page 5


 204:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 205:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 206:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 207:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @brief  Setup the microcontroller system.
 208:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @param  None
 209:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @retval None
 210:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 211:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** void SystemInit(void)
 212:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** {
  27              		.loc 1 212 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 213:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 214:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 215:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 216:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 217:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 218:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* FPU settings ------------------------------------------------------------*/
 219:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 220:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 221:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 222:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** }
  32              		.loc 1 222 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE721:
  37              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  38              		.align	1
  39              		.global	SystemCoreClockUpdate
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  44              	SystemCoreClockUpdate:
  45              	.LFB722:
 223:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 224:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** /**
 225:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 226:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 227:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         be used by the user application to setup the SysTick timer or configure
 228:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         other parameters.
 229:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 230:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 231:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 232:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         based on this variable will be incorrect.
 233:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 234:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @note   - The system frequency computed by this function is not the real
 235:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           frequency in the chip. It is calculated based on the predefined
 236:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           constant and the selected clock source:
 237:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 238:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 239:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 240:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 241:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 242:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 243:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
ARM GAS  /tmp/cca1VyQZ.s 			page 6


 244:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 245:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 246:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 247:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         (*) MSI_VALUE is a constant defined in stm32wlxx_hal.h file (default value
 248:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *             4 MHz) but the real value may vary depending on the variations
 249:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *             in voltage and temperature.
 250:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 251:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         (**) HSI_VALUE is a constant defined in stm32wlxx_hal_conf.h file (default value
 252:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *              16 MHz) but the real value may vary depending on the variations
 253:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *              in voltage and temperature.
 254:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 255:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         (***) HSE_VALUE is a constant defined in stm32wlxx_hal_conf.h file (default value
 256:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *              32 MHz), user has to ensure that HSE_VALUE is same as the real
 257:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *              frequency of the crystal used. Otherwise, this function may
 258:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *              have wrong result.
 259:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 260:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *         - The result of this function could be not correct when using fractional
 261:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *           value for HSE crystal.
 262:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   *
 263:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @param  None
 264:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   * @retval None
 265:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   */
 266:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** void SystemCoreClockUpdate(void)
 267:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** {
  46              		.loc 1 267 1 view -0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 0, uses_anonymous_args = 0
 268:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;
  50              		.loc 1 268 3 view .LVU3
 269:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 270:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****  /* Get MSI Range frequency--------------------------------------------------*/
 271:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 272:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    /* Get MSI Range frequency--------------------------------------------------*/
 273:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
  51              		.loc 1 273 4 view .LVU4
  52              		.loc 1 273 11 is_stmt 0 view .LVU5
  53 0000 4FF0B043 		mov	r3, #1476395008
 274:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    { /* MSISRANGE from RCC_CSR applies */
 275:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 276:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
 277:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    else
 278:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    { /* MSIRANGE from RCC_CR applies */
 279:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 280:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
 281:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    /*MSI frequency range in HZ*/
 282:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    msirange = MSIRangeTable[msirange];
 283:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 284:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 285:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /*SystemCoreClock=HAL_RCC_GetSysClockFreq();*/
 286:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 287:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  54              		.loc 1 287 14 view .LVU6
  55 0004 4FF0B040 		mov	r0, #1476395008
 273:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    { /* MSISRANGE from RCC_CSR applies */
  56              		.loc 1 273 11 view .LVU7
  57 0008 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/cca1VyQZ.s 			page 7


  58 000a 2549     		ldr	r1, .L16
 273:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    { /* MSISRANGE from RCC_CSR applies */
  59              		.loc 1 273 6 view .LVU8
  60 000c 1207     		lsls	r2, r2, #28
 275:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
  61              		.loc 1 275 6 is_stmt 1 view .LVU9
 275:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
  62              		.loc 1 275 21 is_stmt 0 view .LVU10
  63 000e 54BF     		ite	pl
  64 0010 D3F89430 		ldrpl	r3, [r3, #148]
 279:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
  65              		.loc 1 279 21 view .LVU11
  66 0014 1B68     		ldrmi	r3, [r3]
 282:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  67              		.loc 1 282 13 view .LVU12
  68 0016 234A     		ldr	r2, .L16+4
 275:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
  69              		.loc 1 275 15 view .LVU13
  70 0018 54BF     		ite	pl
  71 001a C3F30323 		ubfxpl	r3, r3, #8, #4
 279:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
  72              		.loc 1 279 6 is_stmt 1 view .LVU14
 279:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****    }
  73              		.loc 1 279 15 is_stmt 0 view .LVU15
  74 001e C3F30313 		ubfxmi	r3, r3, #4, #4
  75              	.LVL0:
 282:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  76              		.loc 1 282 4 is_stmt 1 view .LVU16
 267:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;
  77              		.loc 1 267 1 is_stmt 0 view .LVU17
  78 0022 10B5     		push	{r4, lr}
  79              	.LCFI0:
  80              		.cfi_def_cfa_offset 8
  81              		.cfi_offset 4, -8
  82              		.cfi_offset 14, -4
 282:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
  83              		.loc 1 282 13 view .LVU18
  84 0024 52F82340 		ldr	r4, [r2, r3, lsl #2]
  85              	.LVL1:
  86              		.loc 1 287 3 is_stmt 1 view .LVU19
  87              		.loc 1 287 14 is_stmt 0 view .LVU20
  88 0028 8268     		ldr	r2, [r0, #8]
  89              		.loc 1 287 21 view .LVU21
  90 002a 02F00C02 		and	r2, r2, #12
  91              		.loc 1 287 3 view .LVU22
  92 002e 082A     		cmp	r2, #8
  93 0030 12D0     		beq	.L5
  94 0032 0C2A     		cmp	r2, #12
  95 0034 12D0     		beq	.L6
  96 0036 042A     		cmp	r2, #4
  97 0038 30D1     		bne	.L7
 288:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   {
 289:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****     case 0x00:   /* MSI used as system clock source */
 290:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       SystemCoreClock = msirange;
 291:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 292:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 293:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****     case 0x04:  /* HSI used as system clock source */
ARM GAS  /tmp/cca1VyQZ.s 			page 8


 294:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       /* HSI used as system clock source */
 295:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****         SystemCoreClock = HSI_VALUE;
  98              		.loc 1 295 9 is_stmt 1 view .LVU23
  99              		.loc 1 295 25 is_stmt 0 view .LVU24
 100 003a 1B4B     		ldr	r3, .L16+8
 101              	.L15:
 296:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 297:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 298:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****     case 0x08:  /* HSE used as system clock source */
 299:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       SystemCoreClock = HSE_VALUE;
 300:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 301:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 302:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****     case 0x0C: /* PLL used as system clock  source */
 303:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 304:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****          SYSCLK = PLL_VCO / PLLR
 305:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****          */
 306:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 307:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 308:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 309:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       switch (pllsource)
 310:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       {
 311:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****         case 0x02:  /* HSI used as PLL clock source */
 312:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           pllvco = (HSI_VALUE / pllm);
 313:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 314:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 315:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****         case 0x03:  /* HSE used as PLL clock source */
 316:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           pllvco = (HSE_VALUE / pllm);
 317:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 318:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 319:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****         default:    /* MSI used as PLL clock source */
 320:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           pllvco = (msirange / pllm);
 321:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 322:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       }
 323:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 324:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 325:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 326:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 327:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       SystemCoreClock = pllvco/pllr;
 102              		.loc 1 327 23 view .LVU25
 103 003c 0B60     		str	r3, [r1]
 328:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 104              		.loc 1 328 7 is_stmt 1 view .LVU26
 105              	.L8:
 329:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 330:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****     default:
 331:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       SystemCoreClock = msirange;
 332:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 333:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   }
 334:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 335:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 336:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #if defined(DUAL_CORE) &&  defined(CORE_CM0PLUS)
 337:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* Get HCLK2 prescaler */
 338:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   tmp = AHBPrescTable[((RCC->EXTCFGR & RCC_EXTCFGR_C2HPRE) >> RCC_EXTCFGR_C2HPRE_Pos)];
 339:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #else
 340:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* Get HCLK1 prescaler */
 341:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 106              		.loc 1 341 3 view .LVU27
ARM GAS  /tmp/cca1VyQZ.s 			page 9


 107              		.loc 1 341 28 is_stmt 0 view .LVU28
 108 003e 4FF0B043 		mov	r3, #1476395008
 342:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 343:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 344:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   /* Core clock frequency */
 345:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   SystemCoreClock = SystemCoreClock / tmp;
 109              		.loc 1 345 37 view .LVU29
 110 0042 1A48     		ldr	r0, .L16+12
 341:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 111              		.loc 1 341 28 view .LVU30
 112 0044 9A68     		ldr	r2, [r3, #8]
 113              	.LVL2:
 114              		.loc 1 345 3 is_stmt 1 view .LVU31
 115              		.loc 1 345 37 is_stmt 0 view .LVU32
 116 0046 0B68     		ldr	r3, [r1]
 341:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** #endif
 117              		.loc 1 341 52 view .LVU33
 118 0048 C2F30312 		ubfx	r2, r2, #4, #4
 119              	.LVL3:
 120              		.loc 1 345 37 view .LVU34
 121 004c 50F82220 		ldr	r2, [r0, r2, lsl #2]
 122 0050 B3FBF2F3 		udiv	r3, r3, r2
 123              		.loc 1 345 19 view .LVU35
 124 0054 0B60     		str	r3, [r1]
 346:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** }
 125              		.loc 1 346 1 view .LVU36
 126 0056 10BD     		pop	{r4, pc}
 127              	.LVL4:
 128              	.L5:
 299:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 129              		.loc 1 299 7 is_stmt 1 view .LVU37
 299:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 130              		.loc 1 299 23 is_stmt 0 view .LVU38
 131 0058 154B     		ldr	r3, .L16+16
 132 005a EFE7     		b	.L15
 133              	.L6:
 306:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 134              		.loc 1 306 7 is_stmt 1 view .LVU39
 306:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 135              		.loc 1 306 23 is_stmt 0 view .LVU40
 136 005c C268     		ldr	r2, [r0, #12]
 307:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 137              		.loc 1 307 19 view .LVU41
 138 005e C368     		ldr	r3, [r0, #12]
 306:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 139              		.loc 1 306 17 view .LVU42
 140 0060 02F00302 		and	r2, r2, #3
 141              	.LVL5:
 307:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 142              		.loc 1 307 7 is_stmt 1 view .LVU43
 307:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 143              		.loc 1 307 49 is_stmt 0 view .LVU44
 144 0064 C3F30213 		ubfx	r3, r3, #4, #3
 145 0068 022A     		cmp	r2, #2
 307:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 146              		.loc 1 307 12 view .LVU45
 147 006a 03F10103 		add	r3, r3, #1
ARM GAS  /tmp/cca1VyQZ.s 			page 10


 148              	.LVL6:
 309:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       {
 149              		.loc 1 309 7 is_stmt 1 view .LVU46
 150 006e 04D0     		beq	.L9
 151 0070 032A     		cmp	r2, #3
 152 0072 11D0     		beq	.L10
 320:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 153              		.loc 1 320 11 view .LVU47
 320:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 154              		.loc 1 320 18 is_stmt 0 view .LVU48
 155 0074 B4FBF3F3 		udiv	r3, r4, r3
 156              	.LVL7:
 321:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       }
 157              		.loc 1 321 11 is_stmt 1 view .LVU49
 158 0078 02E0     		b	.L12
 159              	.LVL8:
 160              	.L9:
 312:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 161              		.loc 1 312 11 view .LVU50
 312:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 162              		.loc 1 312 18 is_stmt 0 view .LVU51
 163 007a 0B4A     		ldr	r2, .L16+8
 164              	.LVL9:
 165              	.L14:
 316:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 166              		.loc 1 316 18 view .LVU52
 167 007c B2FBF3F3 		udiv	r3, r2, r3
 168              	.LVL10:
 317:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 169              		.loc 1 317 11 is_stmt 1 view .LVU53
 170              	.L12:
 324:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 171              		.loc 1 324 7 view .LVU54
 324:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 172              		.loc 1 324 30 is_stmt 0 view .LVU55
 173 0080 4FF0B040 		mov	r0, #1476395008
 174 0084 C268     		ldr	r2, [r0, #12]
 175              	.LVL11:
 325:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 176              		.loc 1 325 7 is_stmt 1 view .LVU56
 325:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 177              		.loc 1 325 20 is_stmt 0 view .LVU57
 178 0086 C068     		ldr	r0, [r0, #12]
 179              	.LVL12:
 327:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 180              		.loc 1 327 7 is_stmt 1 view .LVU58
 324:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 181              		.loc 1 324 60 is_stmt 0 view .LVU59
 182 0088 C2F30622 		ubfx	r2, r2, #8, #7
 183              	.LVL13:
 324:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 184              		.loc 1 324 14 view .LVU60
 185 008c 5343     		muls	r3, r2, r3
 325:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
 186              		.loc 1 325 50 view .LVU61
 187 008e 420F     		lsrs	r2, r0, #29
 325:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c **** 
ARM GAS  /tmp/cca1VyQZ.s 			page 11


 188              		.loc 1 325 12 view .LVU62
 189 0090 0132     		adds	r2, r2, #1
 190              	.LVL14:
 327:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 191              		.loc 1 327 31 view .LVU63
 192 0092 B3FBF2F3 		udiv	r3, r3, r2
 193 0096 D1E7     		b	.L15
 194              	.LVL15:
 195              	.L10:
 316:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 196              		.loc 1 316 11 is_stmt 1 view .LVU64
 316:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 197              		.loc 1 316 18 is_stmt 0 view .LVU65
 198 0098 054A     		ldr	r2, .L16+16
 199              	.LVL16:
 316:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****           break;
 200              		.loc 1 316 18 view .LVU66
 201 009a EFE7     		b	.L14
 202              	.LVL17:
 203              	.L7:
 331:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 204              		.loc 1 331 7 is_stmt 1 view .LVU67
 331:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****       break;
 205              		.loc 1 331 23 is_stmt 0 view .LVU68
 206 009c 0C60     		str	r4, [r1]
 332:hardware/mcu/st/cmsis_device_wl/Source/Templates/system_stm32wlxx.c ****   }
 207              		.loc 1 332 7 is_stmt 1 view .LVU69
 208 009e CEE7     		b	.L8
 209              	.L17:
 210              		.align	2
 211              	.L16:
 212 00a0 00000000 		.word	.LANCHOR1
 213 00a4 00000000 		.word	.LANCHOR0
 214 00a8 0024F400 		.word	16000000
 215 00ac 00000000 		.word	.LANCHOR2
 216 00b0 0048E801 		.word	32000000
 217              		.cfi_endproc
 218              	.LFE722:
 220              		.global	MSIRangeTable
 221              		.global	APBPrescTable
 222              		.global	AHBPrescTable
 223              		.global	SystemCoreClock
 224              		.section	.data.SystemCoreClock,"aw"
 225              		.align	2
 226              		.set	.LANCHOR1,. + 0
 229              	SystemCoreClock:
 230 0000 00093D00 		.word	4000000
 231              		.section	.rodata.AHBPrescTable,"a"
 232              		.align	2
 233              		.set	.LANCHOR2,. + 0
 236              	AHBPrescTable:
 237 0000 01000000 		.word	1
 238 0004 03000000 		.word	3
 239 0008 05000000 		.word	5
 240 000c 01000000 		.word	1
 241 0010 01000000 		.word	1
 242 0014 06000000 		.word	6
ARM GAS  /tmp/cca1VyQZ.s 			page 12


 243 0018 0A000000 		.word	10
 244 001c 20000000 		.word	32
 245 0020 02000000 		.word	2
 246 0024 04000000 		.word	4
 247 0028 08000000 		.word	8
 248 002c 10000000 		.word	16
 249 0030 40000000 		.word	64
 250 0034 80000000 		.word	128
 251 0038 00010000 		.word	256
 252 003c 00020000 		.word	512
 253              		.section	.rodata.APBPrescTable,"a"
 254              		.align	2
 257              	APBPrescTable:
 258 0000 00000000 		.word	0
 259 0004 00000000 		.word	0
 260 0008 00000000 		.word	0
 261 000c 00000000 		.word	0
 262 0010 01000000 		.word	1
 263 0014 02000000 		.word	2
 264 0018 03000000 		.word	3
 265 001c 04000000 		.word	4
 266              		.section	.rodata.MSIRangeTable,"a"
 267              		.align	2
 268              		.set	.LANCHOR0,. + 0
 271              	MSIRangeTable:
 272 0000 A0860100 		.word	100000
 273 0004 400D0300 		.word	200000
 274 0008 801A0600 		.word	400000
 275 000c 00350C00 		.word	800000
 276 0010 40420F00 		.word	1000000
 277 0014 80841E00 		.word	2000000
 278 0018 00093D00 		.word	4000000
 279 001c 00127A00 		.word	8000000
 280 0020 0024F400 		.word	16000000
 281 0024 00366E01 		.word	24000000
 282 0028 0048E801 		.word	32000000
 283 002c 006CDC02 		.word	48000000
 284 0030 00000000 		.word	0
 285 0034 00000000 		.word	0
 286 0038 00000000 		.word	0
 287 003c 00000000 		.word	0
 288              		.text
 289              	.Letext0:
 290              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 291              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 292              		.file 4 "hardware/mcu/st/cmsis_device_wl/Include/system_stm32wlxx.h"
 293              		.file 5 "hardware/mcu/st/cmsis_device_wl/Include/stm32wle5xx.h"
 294              		.file 6 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_dma.h"
ARM GAS  /tmp/cca1VyQZ.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32wlxx.c
     /tmp/cca1VyQZ.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/cca1VyQZ.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/cca1VyQZ.s:38     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/cca1VyQZ.s:44     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/cca1VyQZ.s:212    .text.SystemCoreClockUpdate:00000000000000a0 $d
     /tmp/cca1VyQZ.s:271    .rodata.MSIRangeTable:0000000000000000 MSIRangeTable
     /tmp/cca1VyQZ.s:257    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/cca1VyQZ.s:236    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/cca1VyQZ.s:229    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/cca1VyQZ.s:225    .data.SystemCoreClock:0000000000000000 $d
     /tmp/cca1VyQZ.s:232    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/cca1VyQZ.s:254    .rodata.APBPrescTable:0000000000000000 $d
     /tmp/cca1VyQZ.s:267    .rodata.MSIRangeTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
