Drill report for /home/user/projects/jvc43/jvc43.kicad_pcb
Created on Mon 19 Dec 2022 09:08:37 AM PST

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  L2.Cu                     in1
    L3 :  L3.Cu                     in2
    L4 :  L4.Cu                     in3
    L5 :  L5.Cu                     in4
    L6 :  B.Cu                      back


Drill file 'jvc43-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.20mm  0.008"  (90 holes)
    T2  0.33mm  0.013"  (50 holes)
    T3  0.38mm  0.015"  (80 holes)
    T4  0.40mm  0.016"  (16 holes)
    T5  0.60mm  0.024"  (4 holes)  (with 4 slots)
    T6  0.80mm  0.031"  (4 holes)  (with 4 slots)
    T7  0.89mm  0.035"  (16 holes)
    T8  1.10mm  0.043"  (8 holes)

    Total plated holes count 268


Drill file 'jvc43-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  1.80mm  0.071"  (4 holes)

    Total unplated holes count 4
