// Seed: 3478110887
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire [1 : -1 'h0] id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_4,
      id_4,
      id_3
  );
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire [1 : id_1] id_6;
  wire [-1 'b0 : 1 'h0] id_7;
  logic id_8 = 1, id_9;
endmodule
