

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_25_13'
================================================================
* Date:           Wed Nov 12 17:48:59 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%root = alloca i32 1"   --->   Operation 5 'alloca' 'root' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%root_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %root_12"   --->   Operation 7 'read' 'root_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %root_12_read, i16 %root"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%root_1 = load i16 %root"   --->   Operation 10 'load' 'root_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i16 %root_1" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 11 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln25" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 12 'getelementptr' 'parent_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%root_2 = load i9 %parent_addr" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 13 'load' 'root_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (3.25ns)   --->   "%root_2 = load i9 %parent_addr" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 15 'load' 'root_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%icmp_ln25 = icmp_eq  i16 %root_2, i16 %root_1" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 16 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %while.body.i, void %while.cond4.i.preheader.exitStub" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 18 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln25 = store i16 %root_2, i16 %root" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 19 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.58>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln25 = br void %while.cond.i" [obj_detect.cpp:25->obj_detect.cpp:219]   --->   Operation 20 'br' 'br_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %root_out, i16 %root_1"   --->   Operation 21 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('root') [4]  (0.000 ns)
	'load' operation ('root') on local variable 'root' [10]  (0.000 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:25->obj_detect.cpp:219) [13]  (0.000 ns)
	'load' operation ('root', obj_detect.cpp:25->obj_detect.cpp:219) on array 'parent' [14]  (3.254 ns)

 <State 2>: 6.919ns
The critical path consists of the following:
	'load' operation ('root', obj_detect.cpp:25->obj_detect.cpp:219) on array 'parent' [14]  (3.254 ns)
	'icmp' operation ('icmp_ln25', obj_detect.cpp:25->obj_detect.cpp:219) [15]  (2.077 ns)
	blocking operation 1.588 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
