

================================================================
== Vitis HLS Report for 'krnl_idct_Pipeline_loop_wr_blocks'
================================================================
* Date:           Tue Jan 25 07:51:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_idct
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2051|     2051|  8.204 us|  8.204 us|  2051|  2051|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wr_blocks  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i_i"   --->   Operation 7 'read' 'mul_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln297_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln297"   --->   Operation 8 'read' 'sext_ln297_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln297_cast = sext i58 %sext_ln297_read"   --->   Operation 9 'sext' 'sext_ln297_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ivoutp, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_11, i32 0, i32 0, void @empty_12, i32 64, i32 0, void @empty_15, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln297 = icmp_eq  i32 %i_1, i32 %mul_i_i_read" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 15 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln297 = add i32 %i_1, i32 1" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 16 'add' 'add_ln297' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln297, void %.split, void %_Z18krnl_idct_dataflowPK6ap_intILi512EEPK7ap_uintILi512EEPS0_ij.exit.loopexit.exitStub" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 17 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln297 = store i32 %add_ln297, i32 %i" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 18 'store' 'store_ln297' <Predicate = (!icmp_ln297)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln297_cast" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 19 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.23ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %ivoutp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp' <Predicate = (!icmp_ln297)> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 512> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln297)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln297 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 21 'specpipeline' 'specpipeline_ln297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln297 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln297 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:297]   --->   Operation 23 'specloopname' 'specloopname_ln297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.92ns)   --->   "%write_ln300 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem2_addr, i512 %tmp, i64 18446744073709551615" [/home/centos/workspace/optimization_lab_kernels/src/krnl_idct.cpp:300]   --->   Operation 24 'write' 'write_ln300' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln297]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ivoutp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
mul_i_i_read            (read             ) [ 0000]
sext_ln297_read         (read             ) [ 0000]
sext_ln297_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_1                     (load             ) [ 0000]
icmp_ln297              (icmp             ) [ 0110]
add_ln297               (add              ) [ 0000]
br_ln297                (br               ) [ 0000]
store_ln297             (store            ) [ 0000]
gmem2_addr              (getelementptr    ) [ 0101]
tmp                     (read             ) [ 0101]
specpipeline_ln297      (specpipeline     ) [ 0000]
speclooptripcount_ln297 (speclooptripcount) [ 0000]
specloopname_ln297      (specloopname     ) [ 0000]
write_ln300             (write            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln297">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln297"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_i_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ivoutp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ivoutp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mul_i_i_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_i_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln297_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="58" slack="0"/>
<pin id="60" dir="0" index="1" bw="58" slack="0"/>
<pin id="61" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln297_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="512" slack="0"/>
<pin id="66" dir="0" index="1" bw="512" slack="0"/>
<pin id="67" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln300_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="1"/>
<pin id="73" dir="0" index="2" bw="512" slack="1"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln300/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln297_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="58" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln297_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln297_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln297_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln297_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="gmem2_addr_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="512" slack="0"/>
<pin id="109" dir="0" index="1" bw="58" slack="1"/>
<pin id="110" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="119" class="1005" name="sext_ln297_cast_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln297_cast "/>
</bind>
</comp>

<comp id="124" class="1005" name="icmp_ln297_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln297 "/>
</bind>
</comp>

<comp id="128" class="1005" name="gmem2_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="512" slack="1"/>
<pin id="130" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="512" slack="1"/>
<pin id="135" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="58" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="52" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="48" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="122"><net_src comp="78" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="127"><net_src comp="90" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="107" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="136"><net_src comp="64" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
 - Input state : 
	Port: krnl_idct_Pipeline_loop_wr_blocks : sext_ln297 | {1 }
	Port: krnl_idct_Pipeline_loop_wr_blocks : mul_i_i | {1 }
	Port: krnl_idct_Pipeline_loop_wr_blocks : ivoutp | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln297 : 2
		add_ln297 : 2
		br_ln297 : 3
		store_ln297 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln297_fu_96      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln297_fu_90      |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |   mul_i_i_read_read_fu_52  |    0    |    0    |
|   read   | sext_ln297_read_read_fu_58 |    0    |    0    |
|          |       tmp_read_fu_64       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln300_write_fu_70  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln297_cast_fu_78   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    59   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem2_addr_reg_128  |   512  |
|       i_reg_112       |   32   |
|   icmp_ln297_reg_124  |    1   |
|sext_ln297_cast_reg_119|   64   |
|      tmp_reg_133      |   512  |
+-----------------------+--------+
|         Total         |  1121  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1121  |    -   |
+-----------+--------+--------+
|   Total   |  1121  |   59   |
+-----------+--------+--------+
