//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_2048x32m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:13:56" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_10_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 11 ;
        bit_from : 10 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_2048x32m4s ) {
    memory () {
        type : ram ;
        address_width : 11 ;
        word_width : 32 ;
    }
    functional_peak_current : 101307.000000;
    area : 9520.843680 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001491 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4300503, 0.4317945, 0.4563029, 0.5425000, 1.0925000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4300503, 0.4317945, 0.4563029, 0.5425000, 1.0925000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3870453, 0.3886150, 0.4106726, 0.4882500, 0.9832500" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3870453, 0.3886150, 0.4106726, 0.4882500, 0.9832500" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.021576" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.023225" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001491 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4300503, 0.4317945, 0.4563029, 0.5425000, 1.0925000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4300503, 0.4317945, 0.4563029, 0.5425000, 1.0925000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3870453, 0.3886150, 0.4106726, 0.4882500, 0.9832500" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3870453, 0.3886150, 0.4106726, 0.4882500, 0.9832500" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.021576" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.023225" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0155980, 0.0155980, 0.0155980, 0.0155980, 0.0155980" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0155980, 0.0155980, 0.0155980, 0.0155980, 0.0155980" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2490763, 0.2581018, 0.2674326, 0.2862304, 0.3235685",\
              "0.2569444, 0.2659699, 0.2753007, 0.2940985, 0.3314366",\
              "0.2642588, 0.2732843, 0.2826151, 0.3014129, 0.3387510",\
              "0.2708691, 0.2798946, 0.2892254, 0.3080232, 0.3453613",\
              "0.2722816, 0.2813071, 0.2906379, 0.3094357, 0.3467738"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2490763, 0.2581018, 0.2674326, 0.2862304, 0.3235685",\
              "0.2569444, 0.2659699, 0.2753007, 0.2940985, 0.3314366",\
              "0.2642588, 0.2732843, 0.2826151, 0.3014129, 0.3387510",\
              "0.2708691, 0.2798946, 0.2892254, 0.3080232, 0.3453613",\
              "0.2722816, 0.2813071, 0.2906379, 0.3094357, 0.3467738"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.3112828, 0.3238975, 0.3376514, 0.3653347, 0.4200670",\
              "0.3201311, 0.3327458, 0.3464998, 0.3741830, 0.4289153",\
              "0.3282634, 0.3408781, 0.3546320, 0.3823153, 0.4370476",\
              "0.3366823, 0.3492970, 0.3630509, 0.3907342, 0.4454665",\
              "0.3384011, 0.3510158, 0.3647698, 0.3924530, 0.4471853"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.3112828, 0.3238975, 0.3376514, 0.3653347, 0.4200670",\
              "0.3201311, 0.3327458, 0.3464998, 0.3741830, 0.4289153",\
              "0.3282634, 0.3408781, 0.3546320, 0.3823153, 0.4370476",\
              "0.3366823, 0.3492970, 0.3630509, 0.3907342, 0.4454665",\
              "0.3384011, 0.3510158, 0.3647698, 0.3924530, 0.4471853"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.027567 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0226643, 0.0317033, 0.0403093, 0.0523243, 0.0555953" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0226643, 0.0317033, 0.0403093, 0.0523243, 0.0555953" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0226643, 0.0317033, 0.0403093, 0.0523243, 0.0555953" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0226643, 0.0317033, 0.0403093, 0.0523243, 0.0555953" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0625689, 0.0698762, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.0963635, 0.0982902, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.4300503, 0.4317945, 0.4563029, 0.5425000, 1.0925000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.4300503, 0.4317945, 0.4563029, 0.5425000, 1.0925000" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.140400" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314523" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.395860" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314612" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.501130" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314115" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "5.448490" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314363" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.076798" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001466 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.269110" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.355696" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0820657, 0.0896150, 0.0971599, 0.1089486, 0.1276079",\
              "0.0744691, 0.0820184, 0.0895633, 0.1013520, 0.1200113",\
              "0.0692045, 0.0767538, 0.0842987, 0.0960874, 0.1147467",\
              "0.0674709, 0.0750202, 0.0825651, 0.0943538, 0.1130131",\
              "0.0733174, 0.0808667, 0.0884116, 0.1002003, 0.1188596"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0820657, 0.0896150, 0.0971599, 0.1089486, 0.1276079",\
              "0.0744691, 0.0820184, 0.0895633, 0.1013520, 0.1200113",\
              "0.0692045, 0.0767538, 0.0842987, 0.0960874, 0.1147467",\
              "0.0674709, 0.0750202, 0.0825651, 0.0943538, 0.1130131",\
              "0.0733174, 0.0808667, 0.0884116, 0.1002003, 0.1188596"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0486010, 0.0457839, 0.0462701, 0.0475428, 0.0503313",\
              "0.0596098, 0.0567927, 0.0572789, 0.0585516, 0.0613401",\
              "0.0712995, 0.0684824, 0.0689686, 0.0702413, 0.0730298",\
              "0.0872561, 0.0844390, 0.0849252, 0.0861979, 0.0889864",\
              "0.1104056, 0.1075885, 0.1080747, 0.1093474, 0.1121359"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0486010, 0.0457839, 0.0462701, 0.0475428, 0.0503313",\
              "0.0596098, 0.0567927, 0.0572789, 0.0585516, 0.0613401",\
              "0.0712995, 0.0684824, 0.0689686, 0.0702413, 0.0730298",\
              "0.0872561, 0.0844390, 0.0849252, 0.0861979, 0.0889864",\
              "0.1104056, 0.1075885, 0.1080747, 0.1093474, 0.1121359"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001491 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.021576" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.023225" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0677834, 0.0737916, 0.0809713, 0.0908020, 0.1067289",\
              "0.0677834, 0.0737916, 0.0809713, 0.0908020, 0.1067289",\
              "0.0677801, 0.0737883, 0.0809680, 0.0907987, 0.1067256",\
              "0.0677812, 0.0737894, 0.0809691, 0.0907998, 0.1067267",\
              "0.0677834, 0.0737916, 0.0809713, 0.0908020, 0.1067289"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0677834, 0.0737916, 0.0809713, 0.0908020, 0.1067289",\
              "0.0677834, 0.0737916, 0.0809713, 0.0908020, 0.1067289",\
              "0.0677801, 0.0737883, 0.0809680, 0.0907987, 0.1067256",\
              "0.0677812, 0.0737894, 0.0809691, 0.0907998, 0.1067267",\
              "0.0677834, 0.0737916, 0.0809713, 0.0908020, 0.1067289"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0435130, 0.0421776, 0.0435514, 0.0465380, 0.0507917",\
              "0.0544502, 0.0531148, 0.0544888, 0.0574752, 0.0617289",\
              "0.0648640, 0.0635286, 0.0649025, 0.0678890, 0.0721427",\
              "0.0794016, 0.0780662, 0.0794400, 0.0824266, 0.0866803",\
              "0.0999859, 0.0986505, 0.1000244, 0.1030109, 0.1072646"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0435130, 0.0421776, 0.0435514, 0.0465380, 0.0507917",\
              "0.0544502, 0.0531148, 0.0544888, 0.0574752, 0.0617289",\
              "0.0648640, 0.0635286, 0.0649025, 0.0678890, 0.0721427",\
              "0.0794016, 0.0780662, 0.0794400, 0.0824266, 0.0866803",\
              "0.0999859, 0.0986505, 0.1000244, 0.1030109, 0.1072646"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_10_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001418 ;
        pin (A[10:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.069155" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.052043" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0837169, 0.0885723, 0.0925829, 0.1025346, 0.1186221",\
              "0.0837433, 0.0885987, 0.0926093, 0.1025610, 0.1186485",\
              "0.0837246, 0.0885800, 0.0925906, 0.1025423, 0.1186298",\
              "0.0837455, 0.0886009, 0.0926115, 0.1025632, 0.1186507",\
              "0.0837444, 0.0885998, 0.0926104, 0.1025621, 0.1186496"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0837169, 0.0885723, 0.0925829, 0.1025346, 0.1186221",\
              "0.0837433, 0.0885987, 0.0926093, 0.1025610, 0.1186485",\
              "0.0837246, 0.0885800, 0.0925906, 0.1025423, 0.1186298",\
              "0.0837455, 0.0886009, 0.0926115, 0.1025632, 0.1186507",\
              "0.0837444, 0.0885998, 0.0926104, 0.1025621, 0.1186496"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0516367, 0.0504443, 0.0510185, 0.0533538, 0.0597184",\
              "0.0626741, 0.0614817, 0.0620559, 0.0643912, 0.0707558",\
              "0.0726929, 0.0715005, 0.0720747, 0.0744100, 0.0807746",\
              "0.0817404, 0.0805480, 0.0811222, 0.0834575, 0.0898221",\
              "0.0838348, 0.0826424, 0.0832166, 0.0855519, 0.0919165"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0516367, 0.0504443, 0.0510185, 0.0533538, 0.0597184",\
              "0.0626741, 0.0614817, 0.0620559, 0.0643912, 0.0707558",\
              "0.0726929, 0.0715005, 0.0720747, 0.0744100, 0.0807746",\
              "0.0817404, 0.0805480, 0.0811222, 0.0834575, 0.0898221",\
              "0.0838348, 0.0826424, 0.0832166, 0.0855519, 0.0919165"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001053 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011956" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015851" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0724695, 0.0805418, 0.0869669, 0.0961006, 0.1096483",\
              "0.0650778, 0.0731501, 0.0795751, 0.0887088, 0.1022566",\
              "0.0587097, 0.0667820, 0.0732071, 0.0823408, 0.0958885",\
              "0.0542523, 0.0623247, 0.0687497, 0.0778834, 0.0914311",\
              "0.0576301, 0.0657025, 0.0721275, 0.0812612, 0.0948090"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0724695, 0.0805418, 0.0869669, 0.0961006, 0.1096483",\
              "0.0650778, 0.0731501, 0.0795751, 0.0887088, 0.1022566",\
              "0.0587097, 0.0667820, 0.0732071, 0.0823408, 0.0958885",\
              "0.0542523, 0.0623247, 0.0687497, 0.0778834, 0.0914311",\
              "0.0576301, 0.0657025, 0.0721275, 0.0812612, 0.0948090"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0572928, 0.0513033, 0.0469363, 0.0412130, 0.0337748",\
              "0.0654691, 0.0594796, 0.0551126, 0.0493893, 0.0419511",\
              "0.0720922, 0.0661027, 0.0617357, 0.0560124, 0.0485742",\
              "0.0760005, 0.0700110, 0.0656440, 0.0599207, 0.0524825",\
              "0.0710549, 0.0650654, 0.0606984, 0.0549751, 0.0475369"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0572928, 0.0513033, 0.0469363, 0.0412130, 0.0337748",\
              "0.0654691, 0.0594796, 0.0551126, 0.0493893, 0.0419511",\
              "0.0720922, 0.0661027, 0.0617357, 0.0560124, 0.0485742",\
              "0.0760005, 0.0700110, 0.0656440, 0.0599207, 0.0524825",\
              "0.0710549, 0.0650654, 0.0606984, 0.0549751, 0.0475369"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001070 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012813" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014308" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0650725, 0.0732794, 0.0802710, 0.0904295, 0.1061935",\
              "0.0576534, 0.0658603, 0.0728519, 0.0830104, 0.0987743",\
              "0.0513161, 0.0595230, 0.0665146, 0.0766732, 0.0924371",\
              "0.0468314, 0.0550382, 0.0620299, 0.0721884, 0.0879523",\
              "0.0502092, 0.0584161, 0.0654077, 0.0755662, 0.0913301"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0650725, 0.0732794, 0.0802710, 0.0904295, 0.1061935",\
              "0.0576534, 0.0658603, 0.0728519, 0.0830104, 0.0987743",\
              "0.0513161, 0.0595230, 0.0665146, 0.0766732, 0.0924371",\
              "0.0468314, 0.0550382, 0.0620299, 0.0721884, 0.0879523",\
              "0.0502092, 0.0584161, 0.0654077, 0.0755662, 0.0913301"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0548787, 0.0490916, 0.0448280, 0.0390629, 0.0316434",\
              "0.0630506, 0.0572635, 0.0529999, 0.0472348, 0.0398153",\
              "0.0696847, 0.0638976, 0.0596340, 0.0538689, 0.0464494",\
              "0.0735875, 0.0678004, 0.0635368, 0.0577717, 0.0503522",\
              "0.0686353, 0.0628482, 0.0585846, 0.0528195, 0.0454000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0548787, 0.0490916, 0.0448280, 0.0390629, 0.0316434",\
              "0.0630506, 0.0572635, 0.0529999, 0.0472348, 0.0398153",\
              "0.0696847, 0.0638976, 0.0596340, 0.0538689, 0.0464494",\
              "0.0735875, 0.0678004, 0.0635368, 0.0577717, 0.0503522",\
              "0.0686353, 0.0628482, 0.0585846, 0.0528195, 0.0454000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 24.971500 ;
    }
}
}
