// Seed: 979966929
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri1 id_8
);
  always @(negedge (1)) begin
    disable id_10;
  end
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input supply1 id_2,
    output logic id_3,
    output logic id_4,
    input uwire id_5,
    input supply1 id_6,
    output uwire id_7
);
  always @(posedge id_2 == 1) begin
    id_3 <= 1;
    if (1) begin
      if (1) begin
        $display(1);
      end else id_4 <= 1 >> "";
    end
  end
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0(
      id_0, id_7, id_6, id_5, id_1, id_0, id_7, id_7, id_1
  );
endmodule
