// Seed: 1842292074
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3
    , id_7,
    input logic id_4,
    input logic id_5,
    output id_6
);
  specify
    (id_8 *> id_9) = (id_3);
  endspecify
endmodule
