#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Dec 25 01:36:24 2025
# Process ID         : 33324
# Current directory  : C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1
# Command line       : vivado.exe -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file           : C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper.vdi
# Journal file       : C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1\vivado.jou
# Running On         : DESKTOP-DI4989O
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 9 7900X 12-Core Processor            
# CPU Frequency      : 4700 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 67756 MB
# Swap memory        : 9663 MB
# Total Virtual      : 77420 MB
# Available Virtual  : 34413 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jakub/projects/rim-projekt/vitis/keccak-hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jakub/projects/rim-projekt/packaged_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: link_design -top top_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_axi_fifo_mm_s_0_0/top_axi_fifo_mm_s_0_0.dcp' for cell 'top_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.dcp' for cell 'top_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_keccak_core_0_0/top_keccak_core_0_0.dcp' for cell 'top_i/keccak_core_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.dcp' for cell 'top_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0.dcp' for cell 'top_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.dcp' for cell 'top_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1702.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.xdc] for cell 'top_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.xdc] for cell 'top_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_smartconnect_0_0/smartconnect.xdc] for cell 'top_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_smartconnect_0_0/smartconnect.xdc] for cell 'top_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_keccak_core_0_0/src/keccak_top.xdc] for cell 'top_i/keccak_core_0/U0'
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_keccak_core_0_0/src/keccak_top.xdc] for cell 'top_i/keccak_core_0/U0'
Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_keccak_core_0_0/dfca/keccak_top.xdc] for cell 'top_i/keccak_core_0/U0'
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_keccak_core_0_0/dfca/keccak_top.xdc:1]
Finished Parsing XDC File [c:/Users/jakub/projects/rim-projekt/keccak/keccak.gen/sources_1/bd/top/ip/top_keccak_core_0_0/dfca/keccak_top.xdc] for cell 'top_i/keccak_core_0/U0'
INFO: [Project 1-1714] 69 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2487.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 6 instances

21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2487.586 ; gain = 1871.867
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.662 . Memory (MB): peak = 2487.586 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f29340f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 2487.586 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f29340f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2928.656 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f29340f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2928.656 ; gain = 0.000
Phase 1 Initialization | Checksum: f29340f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2928.656 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: f29340f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2928.656 ; gain = 0.000

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: f29340f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 2928.656 ; gain = 0.000

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: f29340f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2928.656 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: f29340f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 2928.656 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 66 inverter(s) to 5259 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2a20d43ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.656 ; gain = 0.000
Retarget | Checksum: 2a20d43ea
INFO: [Opt 31-389] Phase Retarget created 60 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Retarget, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 205cc74ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2928.656 ; gain = 0.000
Constant propagation | Checksum: 205cc74ff
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2928.656 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2928.656 ; gain = 0.000
Phase 5 Sweep | Checksum: 2225d5789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000
Sweep | Checksum: 2225d5789
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 904 cells
INFO: [Opt 31-1021] In phase Sweep, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2225d5789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000
BUFG optimization | Checksum: 2225d5789
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2225d5789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000
Shift Register Optimization | Checksum: 2225d5789
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 22c2ddf0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000
Post Processing Netlist | Checksum: 22c2ddf0c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20f2a5e85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2928.656 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20f2a5e85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000
Phase 9 Finalization | Checksum: 20f2a5e85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              60  |             394  |                                            100  |
|  Constant propagation         |              44  |              60  |                                            100  |
|  Sweep                        |               0  |             904  |                                            126  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            120  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20f2a5e85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2928.656 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 20f2a5e85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2940.645 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20f2a5e85

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.645 ; gain = 11.988

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20f2a5e85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2940.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2940.645 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2940.645 ; gain = 453.059
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.914 ; gain = 649.270
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.914 ; gain = 649.270
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3589.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 173dd3f78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3589.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14290d035

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21bed5692

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21bed5692

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21bed5692

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 21eeca9a9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1c6c271b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1c6c271b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1c00e9d5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1c00e9d5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1c00e9d5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1c00e9d5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c00e9d5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e3130ae2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2edebbdbf

Time (s): cpu = 00:02:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2b6d86821

Time (s): cpu = 00:02:12 ; elapsed = 00:01:14 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 81 nets or LUTs. Breaked 0 LUT, combined 81 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-1408] Pass 1. Identified 2 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 32 times.
INFO: [Physopt 32-81] Processed net top_i/keccak_core_0/U0/rate_words_reg_reg_n_0_[1]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 40 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 40 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3589.914 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3589.914 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             81  |                    81  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |           40  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           40  |             81  |                    83  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 360297d62

Time (s): cpu = 00:02:14 ; elapsed = 00:01:16 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2a94704c3

Time (s): cpu = 00:02:40 ; elapsed = 00:01:29 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2a94704c3

Time (s): cpu = 00:02:40 ; elapsed = 00:01:30 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2239f1e59

Time (s): cpu = 00:02:50 ; elapsed = 00:01:35 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25c44463c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:36 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2dc8d329f

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 26c86ec77

Time (s): cpu = 00:03:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 3.3.2 Slice Area Swap | Checksum: 26c86ec77

Time (s): cpu = 00:03:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 2b635838a

Time (s): cpu = 00:03:42 ; elapsed = 00:02:04 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2d73b8d89

Time (s): cpu = 00:03:43 ; elapsed = 00:02:05 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2139fac4c

Time (s): cpu = 00:03:43 ; elapsed = 00:02:05 . Memory (MB): peak = 3589.914 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2139fac4c

Time (s): cpu = 00:03:43 ; elapsed = 00:02:06 . Memory (MB): peak = 3589.914 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24cc22bff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.440 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15a15bdba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 3591.309 ; gain = 0.000
INFO: [Place 46-35] Processed net top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[7][63]_i_1_n_0, inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net top_i/keccak_core_0/U0/perm_inst/stage, inserted BUFG to drive 1600 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b5c0e242

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 3591.309 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7a6c055

Time (s): cpu = 00:03:59 ; elapsed = 00:02:15 . Memory (MB): peak = 3591.309 ; gain = 1.395

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.521. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23594e435

Time (s): cpu = 00:04:00 ; elapsed = 00:02:16 . Memory (MB): peak = 3591.309 ; gain = 1.395

Time (s): cpu = 00:04:00 ; elapsed = 00:02:16 . Memory (MB): peak = 3591.309 ; gain = 1.395
Phase 4.1 Post Commit Optimization | Checksum: 23594e435

Time (s): cpu = 00:04:00 ; elapsed = 00:02:16 . Memory (MB): peak = 3591.309 ; gain = 1.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3611.223 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17121973d

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3611.223 ; gain = 21.309

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17121973d

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3611.223 ; gain = 21.309
Phase 4.3 Placer Reporting | Checksum: 17121973d

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3611.223 ; gain = 21.309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3611.223 ; gain = 0.000

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3611.223 ; gain = 21.309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 115894eed

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3611.223 ; gain = 21.309
Ending Placer Task | Checksum: ecc0da4e

Time (s): cpu = 00:04:09 ; elapsed = 00:02:22 . Memory (MB): peak = 3611.223 ; gain = 21.309
94 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:12 ; elapsed = 00:02:25 . Memory (MB): peak = 3611.223 ; gain = 21.309
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.147 . Memory (MB): peak = 3611.223 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 3611.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3611.223 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.854 . Memory (MB): peak = 3611.223 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.223 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3611.223 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3611.223 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3611.223 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.982 . Memory (MB): peak = 3611.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3611.223 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.526 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3635.145 ; gain = 12.113
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.890 . Memory (MB): peak = 3638.156 ; gain = 15.121
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3638.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3638.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3638.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3638.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3638.156 ; gain = 15.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d90dea96 ConstDB: 0 ShapeSum: 120eb664 RouteDB: 1a43954
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.466 . Memory (MB): peak = 3638.156 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8ca31be1 | NumContArr: dab9dd6 | Constraints: 123cb2a1 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 16f3466f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3638.156 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16f3466f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3638.156 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16f3466f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3638.156 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18b569db4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3657.105 ; gain = 18.949

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234355e33

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3657.105 ; gain = 18.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.804  | TNS=0.000  | WHS=-0.261 | THS=-21.075|


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 20c2f058f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3698.750 ; gain = 60.594

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 9.43966e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13302
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9851
  Number of Partially Routed Nets     = 3451
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1c5876f91

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c5876f91

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1dcf95682

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3698.750 ; gain = 60.594
Phase 4 Initial Routing | Checksum: 21122bb0c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7297
 Number of Nodes with overlaps = 706
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.186  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 2b1390fc1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1fed958a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3698.750 ; gain = 60.594
Phase 5 Rip-up And Reroute | Checksum: 1fed958a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1b9820a14

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b9820a14

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3698.750 ; gain = 60.594
Phase 6 Delay and Skew Optimization | Checksum: 1b9820a14

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.186  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2432263f8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 3698.750 ; gain = 60.594
Phase 7 Post Hold Fix | Checksum: 2432263f8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.42904 %
  Global Horizontal Routing Utilization  = 3.31568 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2432263f8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2432263f8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2432263f8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2432263f8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2432263f8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.186  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 2432263f8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594
Total Elapsed time in route_design: 39.06 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: f888b367

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f888b367

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3698.750 ; gain = 60.594
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3698.750 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3698.750 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3698.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3698.750 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.861 . Memory (MB): peak = 3698.750 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3698.750 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 3698.750 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3698.750 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3698.750 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3698.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak/keccak.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec 25 01:40:54 2025...
