
STM32_Nextion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c88  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08005d98  08005d98  00015d98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080060c8  080060c8  000160c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080060d0  080060d0  000160d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080060d8  080060d8  000160d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009c0  20000000  080060dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000290  200009c0  08006a9c  000209c0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000c50  08006a9c  00020c50  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000112f2  00000000  00000000  000209e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ebe  00000000  00000000  00031cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003bf6  00000000  00000000  00034b99  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000760  00000000  00000000  00038790  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000bd8  00000000  00000000  00038ef0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00016127  00000000  00000000  00039ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008eda  00000000  00000000  0004fbef  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0006c7e7  00000000  00000000  00058ac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000c52b0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002058  00000000  00000000  000c532c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c0 	.word	0x200009c0
 800012c:	00000000 	.word	0x00000000
 8000130:	08005d80 	.word	0x08005d80

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009c4 	.word	0x200009c4
 800014c:	08005d80 	.word	0x08005d80

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a9c:	f000 b974 	b.w	8000d88 <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	468c      	mov	ip, r1
 8000abe:	4604      	mov	r4, r0
 8000ac0:	9e08      	ldr	r6, [sp, #32]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d14b      	bne.n	8000b5e <__udivmoddi4+0xa6>
 8000ac6:	428a      	cmp	r2, r1
 8000ac8:	4615      	mov	r5, r2
 8000aca:	d967      	bls.n	8000b9c <__udivmoddi4+0xe4>
 8000acc:	fab2 f282 	clz	r2, r2
 8000ad0:	b14a      	cbz	r2, 8000ae6 <__udivmoddi4+0x2e>
 8000ad2:	f1c2 0720 	rsb	r7, r2, #32
 8000ad6:	fa01 f302 	lsl.w	r3, r1, r2
 8000ada:	fa20 f707 	lsr.w	r7, r0, r7
 8000ade:	4095      	lsls	r5, r2
 8000ae0:	ea47 0c03 	orr.w	ip, r7, r3
 8000ae4:	4094      	lsls	r4, r2
 8000ae6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000aea:	fbbc f7fe 	udiv	r7, ip, lr
 8000aee:	fa1f f885 	uxth.w	r8, r5
 8000af2:	fb0e c317 	mls	r3, lr, r7, ip
 8000af6:	fb07 f908 	mul.w	r9, r7, r8
 8000afa:	0c21      	lsrs	r1, r4, #16
 8000afc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b00:	4599      	cmp	r9, r3
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x60>
 8000b04:	18eb      	adds	r3, r5, r3
 8000b06:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 8000b0a:	f080 811c 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b0e:	4599      	cmp	r9, r3
 8000b10:	f240 8119 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b14:	3f02      	subs	r7, #2
 8000b16:	442b      	add	r3, r5
 8000b18:	eba3 0309 	sub.w	r3, r3, r9
 8000b1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b24:	fb00 f108 	mul.w	r1, r0, r8
 8000b28:	b2a4      	uxth	r4, r4
 8000b2a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b2e:	42a1      	cmp	r1, r4
 8000b30:	d909      	bls.n	8000b46 <__udivmoddi4+0x8e>
 8000b32:	192c      	adds	r4, r5, r4
 8000b34:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b38:	f080 8107 	bcs.w	8000d4a <__udivmoddi4+0x292>
 8000b3c:	42a1      	cmp	r1, r4
 8000b3e:	f240 8104 	bls.w	8000d4a <__udivmoddi4+0x292>
 8000b42:	3802      	subs	r0, #2
 8000b44:	442c      	add	r4, r5
 8000b46:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b4a:	2700      	movs	r7, #0
 8000b4c:	1a64      	subs	r4, r4, r1
 8000b4e:	b11e      	cbz	r6, 8000b58 <__udivmoddi4+0xa0>
 8000b50:	2300      	movs	r3, #0
 8000b52:	40d4      	lsrs	r4, r2
 8000b54:	e9c6 4300 	strd	r4, r3, [r6]
 8000b58:	4639      	mov	r1, r7
 8000b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5e:	428b      	cmp	r3, r1
 8000b60:	d909      	bls.n	8000b76 <__udivmoddi4+0xbe>
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	f000 80ec 	beq.w	8000d40 <__udivmoddi4+0x288>
 8000b68:	2700      	movs	r7, #0
 8000b6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000b6e:	4638      	mov	r0, r7
 8000b70:	4639      	mov	r1, r7
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f783 	clz	r7, r3
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	d148      	bne.n	8000c10 <__udivmoddi4+0x158>
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xd0>
 8000b82:	4282      	cmp	r2, r0
 8000b84:	f200 80fb 	bhi.w	8000d7e <__udivmoddi4+0x2c6>
 8000b88:	1a84      	subs	r4, r0, r2
 8000b8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	469c      	mov	ip, r3
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	d0e0      	beq.n	8000b58 <__udivmoddi4+0xa0>
 8000b96:	e9c6 4c00 	strd	r4, ip, [r6]
 8000b9a:	e7dd      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000b9c:	b902      	cbnz	r2, 8000ba0 <__udivmoddi4+0xe8>
 8000b9e:	deff      	udf	#255	; 0xff
 8000ba0:	fab2 f282 	clz	r2, r2
 8000ba4:	2a00      	cmp	r2, #0
 8000ba6:	f040 808f 	bne.w	8000cc8 <__udivmoddi4+0x210>
 8000baa:	2701      	movs	r7, #1
 8000bac:	1b49      	subs	r1, r1, r5
 8000bae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000bb2:	fa1f f985 	uxth.w	r9, r5
 8000bb6:	fbb1 fef8 	udiv	lr, r1, r8
 8000bba:	fb08 111e 	mls	r1, r8, lr, r1
 8000bbe:	fb09 f00e 	mul.w	r0, r9, lr
 8000bc2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000bc6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000bca:	4298      	cmp	r0, r3
 8000bcc:	d907      	bls.n	8000bde <__udivmoddi4+0x126>
 8000bce:	18eb      	adds	r3, r5, r3
 8000bd0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8000bd4:	d202      	bcs.n	8000bdc <__udivmoddi4+0x124>
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	f200 80cd 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bdc:	468e      	mov	lr, r1
 8000bde:	1a1b      	subs	r3, r3, r0
 8000be0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000be4:	fb08 3310 	mls	r3, r8, r0, r3
 8000be8:	fb09 f900 	mul.w	r9, r9, r0
 8000bec:	b2a4      	uxth	r4, r4
 8000bee:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf2:	45a1      	cmp	r9, r4
 8000bf4:	d907      	bls.n	8000c06 <__udivmoddi4+0x14e>
 8000bf6:	192c      	adds	r4, r5, r4
 8000bf8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bfc:	d202      	bcs.n	8000c04 <__udivmoddi4+0x14c>
 8000bfe:	45a1      	cmp	r9, r4
 8000c00:	f200 80b6 	bhi.w	8000d70 <__udivmoddi4+0x2b8>
 8000c04:	4618      	mov	r0, r3
 8000c06:	eba4 0409 	sub.w	r4, r4, r9
 8000c0a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c0e:	e79e      	b.n	8000b4e <__udivmoddi4+0x96>
 8000c10:	f1c7 0520 	rsb	r5, r7, #32
 8000c14:	40bb      	lsls	r3, r7
 8000c16:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1e:	fa21 f405 	lsr.w	r4, r1, r5
 8000c22:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c26:	fbb4 f9fe 	udiv	r9, r4, lr
 8000c2a:	fa1f f88c 	uxth.w	r8, ip
 8000c2e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000c32:	fa20 f305 	lsr.w	r3, r0, r5
 8000c36:	40b9      	lsls	r1, r7
 8000c38:	fb09 fa08 	mul.w	sl, r9, r8
 8000c3c:	4319      	orrs	r1, r3
 8000c3e:	0c0b      	lsrs	r3, r1, #16
 8000c40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c44:	45a2      	cmp	sl, r4
 8000c46:	fa02 f207 	lsl.w	r2, r2, r7
 8000c4a:	fa00 f307 	lsl.w	r3, r0, r7
 8000c4e:	d90b      	bls.n	8000c68 <__udivmoddi4+0x1b0>
 8000c50:	eb1c 0404 	adds.w	r4, ip, r4
 8000c54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c58:	f080 8088 	bcs.w	8000d6c <__udivmoddi4+0x2b4>
 8000c5c:	45a2      	cmp	sl, r4
 8000c5e:	f240 8085 	bls.w	8000d6c <__udivmoddi4+0x2b4>
 8000c62:	f1a9 0902 	sub.w	r9, r9, #2
 8000c66:	4464      	add	r4, ip
 8000c68:	eba4 040a 	sub.w	r4, r4, sl
 8000c6c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000c70:	fb0e 4410 	mls	r4, lr, r0, r4
 8000c74:	fb00 fa08 	mul.w	sl, r0, r8
 8000c78:	b289      	uxth	r1, r1
 8000c7a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000c7e:	45a2      	cmp	sl, r4
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x1dc>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c8a:	d26b      	bcs.n	8000d64 <__udivmoddi4+0x2ac>
 8000c8c:	45a2      	cmp	sl, r4
 8000c8e:	d969      	bls.n	8000d64 <__udivmoddi4+0x2ac>
 8000c90:	3802      	subs	r0, #2
 8000c92:	4464      	add	r4, ip
 8000c94:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c98:	fba0 8902 	umull	r8, r9, r0, r2
 8000c9c:	eba4 040a 	sub.w	r4, r4, sl
 8000ca0:	454c      	cmp	r4, r9
 8000ca2:	4641      	mov	r1, r8
 8000ca4:	46ce      	mov	lr, r9
 8000ca6:	d354      	bcc.n	8000d52 <__udivmoddi4+0x29a>
 8000ca8:	d051      	beq.n	8000d4e <__udivmoddi4+0x296>
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d069      	beq.n	8000d82 <__udivmoddi4+0x2ca>
 8000cae:	1a5a      	subs	r2, r3, r1
 8000cb0:	eb64 040e 	sbc.w	r4, r4, lr
 8000cb4:	fa04 f505 	lsl.w	r5, r4, r5
 8000cb8:	fa22 f307 	lsr.w	r3, r2, r7
 8000cbc:	40fc      	lsrs	r4, r7
 8000cbe:	431d      	orrs	r5, r3
 8000cc0:	e9c6 5400 	strd	r5, r4, [r6]
 8000cc4:	2700      	movs	r7, #0
 8000cc6:	e747      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000cc8:	4095      	lsls	r5, r2
 8000cca:	f1c2 0320 	rsb	r3, r2, #32
 8000cce:	fa21 f003 	lsr.w	r0, r1, r3
 8000cd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000cd6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000cda:	fa1f f985 	uxth.w	r9, r5
 8000cde:	fb08 0017 	mls	r0, r8, r7, r0
 8000ce2:	fa24 f303 	lsr.w	r3, r4, r3
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fb07 fc09 	mul.w	ip, r7, r9
 8000cec:	430b      	orrs	r3, r1
 8000cee:	0c19      	lsrs	r1, r3, #16
 8000cf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cf4:	458c      	cmp	ip, r1
 8000cf6:	fa04 f402 	lsl.w	r4, r4, r2
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x254>
 8000cfc:	1869      	adds	r1, r5, r1
 8000cfe:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d02:	d231      	bcs.n	8000d68 <__udivmoddi4+0x2b0>
 8000d04:	458c      	cmp	ip, r1
 8000d06:	d92f      	bls.n	8000d68 <__udivmoddi4+0x2b0>
 8000d08:	3f02      	subs	r7, #2
 8000d0a:	4429      	add	r1, r5
 8000d0c:	eba1 010c 	sub.w	r1, r1, ip
 8000d10:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d14:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d18:	fb00 fe09 	mul.w	lr, r0, r9
 8000d1c:	b299      	uxth	r1, r3
 8000d1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d22:	458e      	cmp	lr, r1
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x27e>
 8000d26:	1869      	adds	r1, r5, r1
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2c:	d218      	bcs.n	8000d60 <__udivmoddi4+0x2a8>
 8000d2e:	458e      	cmp	lr, r1
 8000d30:	d916      	bls.n	8000d60 <__udivmoddi4+0x2a8>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4429      	add	r1, r5
 8000d36:	eba1 010e 	sub.w	r1, r1, lr
 8000d3a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d3e:	e73a      	b.n	8000bb6 <__udivmoddi4+0xfe>
 8000d40:	4637      	mov	r7, r6
 8000d42:	4630      	mov	r0, r6
 8000d44:	e708      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000d46:	460f      	mov	r7, r1
 8000d48:	e6e6      	b.n	8000b18 <__udivmoddi4+0x60>
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	e6fb      	b.n	8000b46 <__udivmoddi4+0x8e>
 8000d4e:	4543      	cmp	r3, r8
 8000d50:	d2ab      	bcs.n	8000caa <__udivmoddi4+0x1f2>
 8000d52:	ebb8 0102 	subs.w	r1, r8, r2
 8000d56:	eb69 020c 	sbc.w	r2, r9, ip
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	4696      	mov	lr, r2
 8000d5e:	e7a4      	b.n	8000caa <__udivmoddi4+0x1f2>
 8000d60:	4618      	mov	r0, r3
 8000d62:	e7e8      	b.n	8000d36 <__udivmoddi4+0x27e>
 8000d64:	4608      	mov	r0, r1
 8000d66:	e795      	b.n	8000c94 <__udivmoddi4+0x1dc>
 8000d68:	4607      	mov	r7, r0
 8000d6a:	e7cf      	b.n	8000d0c <__udivmoddi4+0x254>
 8000d6c:	4681      	mov	r9, r0
 8000d6e:	e77b      	b.n	8000c68 <__udivmoddi4+0x1b0>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	e747      	b.n	8000c06 <__udivmoddi4+0x14e>
 8000d76:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7a:	442b      	add	r3, r5
 8000d7c:	e72f      	b.n	8000bde <__udivmoddi4+0x126>
 8000d7e:	4638      	mov	r0, r7
 8000d80:	e707      	b.n	8000b92 <__udivmoddi4+0xda>
 8000d82:	4637      	mov	r7, r6
 8000d84:	e6e8      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000d86:	bf00      	nop

08000d88 <__aeabi_idiv0>:
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop

08000d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	490d      	ldr	r1, [pc, #52]	; (8000dc8 <HAL_InitTick+0x3c>)
 8000d94:	4a0d      	ldr	r2, [pc, #52]	; (8000dcc <HAL_InitTick+0x40>)
 8000d96:	7809      	ldrb	r1, [r1, #0]
 8000d98:	6812      	ldr	r2, [r2, #0]
 8000d9a:	fbb3 f3f1 	udiv	r3, r3, r1
{
 8000d9e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da0:	fbb2 f0f3 	udiv	r0, r2, r3
 8000da4:	f000 f8a0 	bl	8000ee8 <HAL_SYSTICK_Config>
 8000da8:	b908      	cbnz	r0, 8000dae <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	2d0f      	cmp	r5, #15
 8000dac:	d901      	bls.n	8000db2 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000dae:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000db0:	bd38      	pop	{r3, r4, r5, pc}
 8000db2:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db4:	4602      	mov	r2, r0
 8000db6:	4629      	mov	r1, r5
 8000db8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dbc:	f000 f852 	bl	8000e64 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <HAL_InitTick+0x44>)
 8000dc2:	4620      	mov	r0, r4
 8000dc4:	601d      	str	r5, [r3, #0]
}
 8000dc6:	bd38      	pop	{r3, r4, r5, pc}
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	2000000c 	.word	0x2000000c
 8000dd0:	20000004 	.word	0x20000004

08000dd4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd4:	4a07      	ldr	r2, [pc, #28]	; (8000df4 <HAL_Init+0x20>)
{
 8000dd6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dda:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ddc:	f043 0310 	orr.w	r3, r3, #16
 8000de0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de2:	f000 f82d 	bl	8000e40 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f7ff ffd0 	bl	8000d8c <HAL_InitTick>
  HAL_MspInit();
 8000dec:	f001 fc74 	bl	80026d8 <HAL_MspInit>
}
 8000df0:	2000      	movs	r0, #0
 8000df2:	bd08      	pop	{r3, pc}
 8000df4:	40022000 	.word	0x40022000

08000df8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000df8:	4a03      	ldr	r2, [pc, #12]	; (8000e08 <HAL_IncTick+0x10>)
 8000dfa:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <HAL_IncTick+0x14>)
 8000dfc:	6811      	ldr	r1, [r2, #0]
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	440b      	add	r3, r1
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20000b74 	.word	0x20000b74
 8000e0c:	20000000 	.word	0x20000000

08000e10 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e10:	4b01      	ldr	r3, [pc, #4]	; (8000e18 <HAL_GetTick+0x8>)
 8000e12:	6818      	ldr	r0, [r3, #0]
}
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000b74 	.word	0x20000b74

08000e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e1c:	b538      	push	{r3, r4, r5, lr}
 8000e1e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e20:	f7ff fff6 	bl	8000e10 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e24:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000e26:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000e28:	d002      	beq.n	8000e30 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e2a:	4b04      	ldr	r3, [pc, #16]	; (8000e3c <HAL_Delay+0x20>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e30:	f7ff ffee 	bl	8000e10 <HAL_GetTick>
 8000e34:	1b40      	subs	r0, r0, r5
 8000e36:	42a0      	cmp	r0, r4
 8000e38:	d3fa      	bcc.n	8000e30 <HAL_Delay+0x14>
  {
  }
}
 8000e3a:	bd38      	pop	{r3, r4, r5, pc}
 8000e3c:	20000000 	.word	0x20000000

08000e40 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e40:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e44:	4a06      	ldr	r2, [pc, #24]	; (8000e60 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e46:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e48:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e4a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e4e:	400b      	ands	r3, r1
 8000e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000e58:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e5a:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e64:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e66:	b430      	push	{r4, r5}
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e6e:	f1c3 0507 	rsb	r5, r3, #7
 8000e72:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e74:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e78:	bf28      	it	cs
 8000e7a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7c:	2c06      	cmp	r4, #6
 8000e7e:	d919      	bls.n	8000eb4 <HAL_NVIC_SetPriority+0x50>
 8000e80:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000e84:	3b03      	subs	r3, #3
 8000e86:	409c      	lsls	r4, r3
 8000e88:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e90:	40aa      	lsls	r2, r5
 8000e92:	ea21 0102 	bic.w	r1, r1, r2
 8000e96:	fa01 f203 	lsl.w	r2, r1, r3
 8000e9a:	4322      	orrs	r2, r4
 8000e9c:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) < 0)
 8000e9e:	2800      	cmp	r0, #0
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	db0a      	blt.n	8000eba <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000ea8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000eac:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000eb0:	bc30      	pop	{r4, r5}
 8000eb2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb4:	2400      	movs	r4, #0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	e7e8      	b.n	8000e8c <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eba:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <HAL_NVIC_SetPriority+0x68>)
 8000ebc:	f000 000f 	and.w	r0, r0, #15
 8000ec0:	4403      	add	r3, r0
 8000ec2:	761a      	strb	r2, [r3, #24]
 8000ec4:	bc30      	pop	{r4, r5}
 8000ec6:	4770      	bx	lr
 8000ec8:	e000ed00 	.word	0xe000ed00
 8000ecc:	e000ecfc 	.word	0xe000ecfc

08000ed0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	f000 011f 	and.w	r1, r0, #31
 8000ed6:	4a03      	ldr	r2, [pc, #12]	; (8000ee4 <HAL_NVIC_EnableIRQ+0x14>)
 8000ed8:	0940      	lsrs	r0, r0, #5
 8000eda:	408b      	lsls	r3, r1
 8000edc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000e100 	.word	0xe000e100

08000ee8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee8:	3801      	subs	r0, #1
 8000eea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000eee:	d20d      	bcs.n	8000f0c <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef0:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef2:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef4:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef6:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efa:	4c06      	ldr	r4, [pc, #24]	; (8000f14 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000efc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efe:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f02:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8000f04:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f06:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f08:	6019      	str	r1, [r3, #0]
 8000f0a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	4770      	bx	lr
 8000f10:	e000e010 	.word	0xe000e010
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f18:	b350      	cbz	r0, 8000f70 <HAL_DMA_Init+0x58>
 8000f1a:	4602      	mov	r2, r0
{
 8000f1c:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f1e:	e9d0 3601 	ldrd	r3, r6, [r0, #4]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f22:	2400      	movs	r4, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f24:	2501      	movs	r5, #1
  tmp |=  hdma->Init.Direction        |
 8000f26:	4333      	orrs	r3, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f28:	68d6      	ldr	r6, [r2, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f2a:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f2c:	4333      	orrs	r3, r6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f2e:	4911      	ldr	r1, [pc, #68]	; (8000f74 <HAL_DMA_Init+0x5c>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f30:	6916      	ldr	r6, [r2, #16]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f32:	4f11      	ldr	r7, [pc, #68]	; (8000f78 <HAL_DMA_Init+0x60>)
 8000f34:	4401      	add	r1, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f36:	4333      	orrs	r3, r6
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f38:	6956      	ldr	r6, [r2, #20]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f3a:	fba7 7101 	umull	r7, r1, r7, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f3e:	4333      	orrs	r3, r6
 8000f40:	6996      	ldr	r6, [r2, #24]
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f42:	69d7      	ldr	r7, [r2, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f44:	4333      	orrs	r3, r6
  tmp = hdma->Instance->CCR;
 8000f46:	6806      	ldr	r6, [r0, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f48:	0909      	lsrs	r1, r1, #4
 8000f4a:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f4c:	f426 567f 	bic.w	r6, r6, #16320	; 0x3fc0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f50:	433b      	orrs	r3, r7
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f52:	f026 0630 	bic.w	r6, r6, #48	; 0x30
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f56:	6411      	str	r1, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000f58:	4908      	ldr	r1, [pc, #32]	; (8000f7c <HAL_DMA_Init+0x64>)
  tmp |=  hdma->Init.Direction        |
 8000f5a:	4333      	orrs	r3, r6
  hdma->DmaBaseAddress = DMA1;
 8000f5c:	63d1      	str	r1, [r2, #60]	; 0x3c
  hdma->Instance->CCR = tmp;
 8000f5e:	6003      	str	r3, [r0, #0]
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;

  return HAL_OK;
 8000f60:	4620      	mov	r0, r4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f62:	6394      	str	r4, [r2, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000f64:	f882 4020 	strb.w	r4, [r2, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8000f68:	f882 5021 	strb.w	r5, [r2, #33]	; 0x21
}
 8000f6c:	bcf0      	pop	{r4, r5, r6, r7}
 8000f6e:	4770      	bx	lr
    return HAL_ERROR;
 8000f70:	2001      	movs	r0, #1
}
 8000f72:	4770      	bx	lr
 8000f74:	bffdfff8 	.word	0xbffdfff8
 8000f78:	cccccccd 	.word	0xcccccccd
 8000f7c:	40020000 	.word	0x40020000

08000f80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f80:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000f82:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000f86:	2c01      	cmp	r4, #1
 8000f88:	d032      	beq.n	8000ff0 <HAL_DMA_Start_IT+0x70>
 8000f8a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f8c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000f90:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f94:	42a5      	cmp	r5, r4
 8000f96:	d125      	bne.n	8000fe4 <HAL_DMA_Start_IT+0x64>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f98:	2600      	movs	r6, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f9a:	f04f 0e02 	mov.w	lr, #2
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000f9e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fa0:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000fa2:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fa4:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8000fa6:	f8d0 c03c 	ldr.w	ip, [r0, #60]	; 0x3c
 8000faa:	40bd      	lsls	r5, r7
    __HAL_DMA_DISABLE(hdma);
 8000fac:	f026 0601 	bic.w	r6, r6, #1

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fb0:	6847      	ldr	r7, [r0, #4]
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fb2:	f880 e021 	strb.w	lr, [r0, #33]	; 0x21
    __HAL_DMA_DISABLE(hdma);
 8000fb6:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fb8:	f8cc 5004 	str.w	r5, [ip, #4]
  hdma->Instance->CNDTR = DataLength;
 8000fbc:	6063      	str	r3, [r4, #4]
    if(NULL != hdma->XferHalfCpltCallback)
 8000fbe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fc0:	2f10      	cmp	r7, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000fc2:	bf0b      	itete	eq
 8000fc4:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000fc6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000fc8:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000fca:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000fcc:	b19b      	cbz	r3, 8000ff6 <HAL_DMA_Start_IT+0x76>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	f043 030e 	orr.w	r3, r3, #14
 8000fd4:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd6:	2300      	movs	r3, #0
    __HAL_DMA_ENABLE(hdma);
 8000fd8:	6822      	ldr	r2, [r4, #0]
}
 8000fda:	4618      	mov	r0, r3
    __HAL_DMA_ENABLE(hdma);
 8000fdc:	f042 0201 	orr.w	r2, r2, #1
 8000fe0:	6022      	str	r2, [r4, #0]
}
 8000fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_UNLOCK(hdma); 
 8000fe4:	2200      	movs	r2, #0
    status = HAL_BUSY;
 8000fe6:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma); 
 8000fe8:	f880 2020 	strb.w	r2, [r0, #32]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 8000ff0:	2302      	movs	r3, #2
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	f023 0304 	bic.w	r3, r3, #4
 8000ffc:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	f043 030a 	orr.w	r3, r3, #10
 8001004:	6023      	str	r3, [r4, #0]
 8001006:	e7e6      	b.n	8000fd6 <HAL_DMA_Start_IT+0x56>

08001008 <HAL_DMA_Abort_IT>:
{  
 8001008:	b538      	push	{r3, r4, r5, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800100a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800100e:	2b02      	cmp	r3, #2
 8001010:	d004      	beq.n	800101c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001012:	2204      	movs	r2, #4
    status = HAL_ERROR;
 8001014:	2401      	movs	r4, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001016:	6382      	str	r2, [r0, #56]	; 0x38
}
 8001018:	4620      	mov	r0, r4
 800101a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800101c:	6803      	ldr	r3, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800101e:	491d      	ldr	r1, [pc, #116]	; (8001094 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001020:	681a      	ldr	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001022:	428b      	cmp	r3, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001024:	f022 020e 	bic.w	r2, r2, #14
 8001028:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	f022 0201 	bic.w	r2, r2, #1
 8001030:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001032:	d021      	beq.n	8001078 <HAL_DMA_Abort_IT+0x70>
 8001034:	4a18      	ldr	r2, [pc, #96]	; (8001098 <HAL_DMA_Abort_IT+0x90>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d01c      	beq.n	8001074 <HAL_DMA_Abort_IT+0x6c>
 800103a:	3214      	adds	r2, #20
 800103c:	4293      	cmp	r3, r2
 800103e:	d01d      	beq.n	800107c <HAL_DMA_Abort_IT+0x74>
 8001040:	3214      	adds	r2, #20
 8001042:	4293      	cmp	r3, r2
 8001044:	d01d      	beq.n	8001082 <HAL_DMA_Abort_IT+0x7a>
 8001046:	3214      	adds	r2, #20
 8001048:	4293      	cmp	r3, r2
 800104a:	d01d      	beq.n	8001088 <HAL_DMA_Abort_IT+0x80>
 800104c:	3214      	adds	r2, #20
 800104e:	4293      	cmp	r3, r2
 8001050:	bf0c      	ite	eq
 8001052:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001056:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
    hdma->State = HAL_DMA_STATE_READY;
 800105a:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 800105c:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800105e:	4d0f      	ldr	r5, [pc, #60]	; (800109c <HAL_DMA_Abort_IT+0x94>)
    if(hdma->XferAbortCallback != NULL)
 8001060:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001062:	606b      	str	r3, [r5, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001064:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001068:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800106c:	b17a      	cbz	r2, 800108e <HAL_DMA_Abort_IT+0x86>
      hdma->XferAbortCallback(hdma);
 800106e:	4790      	blx	r2
}
 8001070:	4620      	mov	r0, r4
 8001072:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001074:	2310      	movs	r3, #16
 8001076:	e7f0      	b.n	800105a <HAL_DMA_Abort_IT+0x52>
 8001078:	2301      	movs	r3, #1
 800107a:	e7ee      	b.n	800105a <HAL_DMA_Abort_IT+0x52>
 800107c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001080:	e7eb      	b.n	800105a <HAL_DMA_Abort_IT+0x52>
 8001082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001086:	e7e8      	b.n	800105a <HAL_DMA_Abort_IT+0x52>
 8001088:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800108c:	e7e5      	b.n	800105a <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 800108e:	4614      	mov	r4, r2
 8001090:	e7c2      	b.n	8001018 <HAL_DMA_Abort_IT+0x10>
 8001092:	bf00      	nop
 8001094:	40020008 	.word	0x40020008
 8001098:	4002001c 	.word	0x4002001c
 800109c:	40020000 	.word	0x40020000

080010a0 <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010a0:	2204      	movs	r2, #4
{
 80010a2:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010a4:	e9d0 610f 	ldrd	r6, r1, [r0, #60]	; 0x3c
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010a8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010aa:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010ac:	408a      	lsls	r2, r1
 80010ae:	4222      	tst	r2, r4
  uint32_t source_it = hdma->Instance->CCR;
 80010b0:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010b2:	d01f      	beq.n	80010f4 <HAL_DMA_IRQHandler+0x54>
 80010b4:	076a      	lsls	r2, r5, #29
 80010b6:	d51d      	bpl.n	80010f4 <HAL_DMA_IRQHandler+0x54>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	0691      	lsls	r1, r2, #26
 80010bc:	d403      	bmi.n	80010c6 <HAL_DMA_IRQHandler+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	f022 0204 	bic.w	r2, r2, #4
 80010c4:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80010c6:	4a3f      	ldr	r2, [pc, #252]	; (80011c4 <HAL_DMA_IRQHandler+0x124>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d05c      	beq.n	8001186 <HAL_DMA_IRQHandler+0xe6>
 80010cc:	3214      	adds	r2, #20
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d061      	beq.n	8001196 <HAL_DMA_IRQHandler+0xf6>
 80010d2:	3214      	adds	r2, #20
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d068      	beq.n	80011aa <HAL_DMA_IRQHandler+0x10a>
 80010d8:	3214      	adds	r2, #20
 80010da:	4293      	cmp	r3, r2
 80010dc:	d06b      	beq.n	80011b6 <HAL_DMA_IRQHandler+0x116>
 80010de:	3214      	adds	r2, #20
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d05d      	beq.n	80011a0 <HAL_DMA_IRQHandler+0x100>
 80010e4:	3214      	adds	r2, #20
 80010e6:	4293      	cmp	r3, r2
 80010e8:	bf0c      	ite	eq
 80010ea:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80010ee:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80010f2:	e049      	b.n	8001188 <HAL_DMA_IRQHandler+0xe8>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80010f4:	2202      	movs	r2, #2
 80010f6:	408a      	lsls	r2, r1
 80010f8:	4222      	tst	r2, r4
 80010fa:	d022      	beq.n	8001142 <HAL_DMA_IRQHandler+0xa2>
 80010fc:	07aa      	lsls	r2, r5, #30
 80010fe:	d520      	bpl.n	8001142 <HAL_DMA_IRQHandler+0xa2>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	0691      	lsls	r1, r2, #26
 8001104:	d406      	bmi.n	8001114 <HAL_DMA_IRQHandler+0x74>
      hdma->State = HAL_DMA_STATE_READY;
 8001106:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	f022 020a 	bic.w	r2, r2, #10
 800110e:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001110:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001114:	4a2b      	ldr	r2, [pc, #172]	; (80011c4 <HAL_DMA_IRQHandler+0x124>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d02b      	beq.n	8001172 <HAL_DMA_IRQHandler+0xd2>
 800111a:	3214      	adds	r2, #20
 800111c:	4293      	cmp	r3, r2
 800111e:	d042      	beq.n	80011a6 <HAL_DMA_IRQHandler+0x106>
 8001120:	3214      	adds	r2, #20
 8001122:	4293      	cmp	r3, r2
 8001124:	d044      	beq.n	80011b0 <HAL_DMA_IRQHandler+0x110>
 8001126:	3214      	adds	r2, #20
 8001128:	4293      	cmp	r3, r2
 800112a:	d036      	beq.n	800119a <HAL_DMA_IRQHandler+0xfa>
 800112c:	3214      	adds	r2, #20
 800112e:	4293      	cmp	r3, r2
 8001130:	d044      	beq.n	80011bc <HAL_DMA_IRQHandler+0x11c>
 8001132:	3214      	adds	r2, #20
 8001134:	4293      	cmp	r3, r2
 8001136:	bf0c      	ite	eq
 8001138:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800113c:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001140:	e018      	b.n	8001174 <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001142:	2208      	movs	r2, #8
 8001144:	408a      	lsls	r2, r1
 8001146:	4222      	tst	r2, r4
 8001148:	d01b      	beq.n	8001182 <HAL_DMA_IRQHandler+0xe2>
 800114a:	072a      	lsls	r2, r5, #28
 800114c:	d519      	bpl.n	8001182 <HAL_DMA_IRQHandler+0xe2>
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800114e:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8001150:	2500      	movs	r5, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001152:	681c      	ldr	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001154:	fa02 f101 	lsl.w	r1, r2, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001158:	f024 040e 	bic.w	r4, r4, #14
 800115c:	601c      	str	r4, [r3, #0]
    if (hdma->XferErrorCallback != NULL)
 800115e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001160:	6071      	str	r1, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001162:	6382      	str	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001164:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001168:	f880 5020 	strb.w	r5, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800116c:	b14b      	cbz	r3, 8001182 <HAL_DMA_IRQHandler+0xe2>
}
 800116e:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001170:	4718      	bx	r3
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001172:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8001174:	2100      	movs	r1, #0
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001176:	4c14      	ldr	r4, [pc, #80]	; (80011c8 <HAL_DMA_IRQHandler+0x128>)
    if(hdma->XferCpltCallback != NULL)
 8001178:	6a82      	ldr	r2, [r0, #40]	; 0x28
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800117a:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 800117c:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001180:	b93a      	cbnz	r2, 8001192 <HAL_DMA_IRQHandler+0xf2>
}
 8001182:	bc70      	pop	{r4, r5, r6}
 8001184:	4770      	bx	lr
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001186:	2304      	movs	r3, #4
 8001188:	490f      	ldr	r1, [pc, #60]	; (80011c8 <HAL_DMA_IRQHandler+0x128>)
    if(hdma->XferHalfCpltCallback != NULL)
 800118a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800118c:	604b      	str	r3, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800118e:	2a00      	cmp	r2, #0
 8001190:	d0f7      	beq.n	8001182 <HAL_DMA_IRQHandler+0xe2>
}
 8001192:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8001194:	4710      	bx	r2
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001196:	2340      	movs	r3, #64	; 0x40
 8001198:	e7f6      	b.n	8001188 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800119a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800119e:	e7e9      	b.n	8001174 <HAL_DMA_IRQHandler+0xd4>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80011a4:	e7f0      	b.n	8001188 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011a6:	2320      	movs	r3, #32
 80011a8:	e7e4      	b.n	8001174 <HAL_DMA_IRQHandler+0xd4>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ae:	e7eb      	b.n	8001188 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011b4:	e7de      	b.n	8001174 <HAL_DMA_IRQHandler+0xd4>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011ba:	e7e5      	b.n	8001188 <HAL_DMA_IRQHandler+0xe8>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011c0:	e7d8      	b.n	8001174 <HAL_DMA_IRQHandler+0xd4>
 80011c2:	bf00      	nop
 80011c4:	40020008 	.word	0x40020008
 80011c8:	40020000 	.word	0x40020000

080011cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80011d0:	f04f 0800 	mov.w	r8, #0
{
 80011d4:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80011d6:	4644      	mov	r4, r8
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011d8:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 800139c <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011dc:	4e69      	ldr	r6, [pc, #420]	; (8001384 <HAL_GPIO_Init+0x1b8>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011de:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 80013a0 <HAL_GPIO_Init+0x1d4>
 80011e2:	e002      	b.n	80011ea <HAL_GPIO_Init+0x1e>
  for (position = 0U; position < GPIO_NUMBER; position++)
 80011e4:	3401      	adds	r4, #1
 80011e6:	2c10      	cmp	r4, #16
 80011e8:	d078      	beq.n	80012dc <HAL_GPIO_Init+0x110>
    ioposition = (0x01U << position);
 80011ea:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011ec:	680a      	ldr	r2, [r1, #0]
    ioposition = (0x01U << position);
 80011ee:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011f0:	401a      	ands	r2, r3
    if (iocurrent == ioposition)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d1f6      	bne.n	80011e4 <HAL_GPIO_Init+0x18>
      switch (GPIO_Init->Mode)
 80011f6:	684d      	ldr	r5, [r1, #4]
 80011f8:	2d12      	cmp	r5, #18
 80011fa:	f000 809c 	beq.w	8001336 <HAL_GPIO_Init+0x16a>
 80011fe:	d87e      	bhi.n	80012fe <HAL_GPIO_Init+0x132>
 8001200:	2d02      	cmp	r5, #2
 8001202:	f000 8094 	beq.w	800132e <HAL_GPIO_Init+0x162>
 8001206:	d974      	bls.n	80012f2 <HAL_GPIO_Init+0x126>
 8001208:	2d03      	cmp	r5, #3
 800120a:	f000 808d 	beq.w	8001328 <HAL_GPIO_Init+0x15c>
 800120e:	2d11      	cmp	r5, #17
 8001210:	d102      	bne.n	8001218 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001212:	68cb      	ldr	r3, [r1, #12]
 8001214:	f103 0804 	add.w	r8, r3, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001218:	2aff      	cmp	r2, #255	; 0xff
 800121a:	d862      	bhi.n	80012e2 <HAL_GPIO_Init+0x116>
 800121c:	4682      	mov	sl, r0
 800121e:	6803      	ldr	r3, [r0, #0]
 8001220:	00a5      	lsls	r5, r4, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001222:	f04f 090f 	mov.w	r9, #15
 8001226:	fa09 fb05 	lsl.w	fp, r9, r5
 800122a:	ea23 030b 	bic.w	r3, r3, fp
 800122e:	fa08 f505 	lsl.w	r5, r8, r5
 8001232:	432b      	orrs	r3, r5
 8001234:	f8ca 3000 	str.w	r3, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001238:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800123c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001240:	d0d0      	beq.n	80011e4 <HAL_GPIO_Init+0x18>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001242:	4f51      	ldr	r7, [pc, #324]	; (8001388 <HAL_GPIO_Init+0x1bc>)
 8001244:	f024 0503 	bic.w	r5, r4, #3
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	61bb      	str	r3, [r7, #24]
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	9301      	str	r3, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001260:	f004 0b03 	and.w	fp, r4, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001264:	9b01      	ldr	r3, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001266:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800126a:	68ab      	ldr	r3, [r5, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800126c:	fa09 f90b 	lsl.w	r9, r9, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001270:	4560      	cmp	r0, ip
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001272:	ea23 0309 	bic.w	r3, r3, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001276:	d00f      	beq.n	8001298 <HAL_GPIO_Init+0xcc>
 8001278:	4570      	cmp	r0, lr
 800127a:	d060      	beq.n	800133e <HAL_GPIO_Init+0x172>
 800127c:	4f43      	ldr	r7, [pc, #268]	; (800138c <HAL_GPIO_Init+0x1c0>)
 800127e:	42b8      	cmp	r0, r7
 8001280:	d078      	beq.n	8001374 <HAL_GPIO_Init+0x1a8>
 8001282:	4f43      	ldr	r7, [pc, #268]	; (8001390 <HAL_GPIO_Init+0x1c4>)
 8001284:	42b8      	cmp	r0, r7
 8001286:	bf0c      	ite	eq
 8001288:	f04f 0903 	moveq.w	r9, #3
 800128c:	f04f 0904 	movne.w	r9, #4
 8001290:	fa09 fb0b 	lsl.w	fp, r9, fp
 8001294:	ea43 030b 	orr.w	r3, r3, fp
        AFIO->EXTICR[position >> 2U] = temp;
 8001298:	60ab      	str	r3, [r5, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800129a:	6833      	ldr	r3, [r6, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800129c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80012a0:	bf14      	ite	ne
 80012a2:	4313      	orrne	r3, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012a4:	4393      	biceq	r3, r2
 80012a6:	6033      	str	r3, [r6, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80012a8:	6873      	ldr	r3, [r6, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012aa:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80012ae:	bf14      	ite	ne
 80012b0:	4313      	orrne	r3, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012b2:	4393      	biceq	r3, r2
 80012b4:	6073      	str	r3, [r6, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80012b6:	68b3      	ldr	r3, [r6, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012b8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80012bc:	bf14      	ite	ne
 80012be:	4313      	orrne	r3, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012c0:	4393      	biceq	r3, r2
 80012c2:	60b3      	str	r3, [r6, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80012c4:	68f3      	ldr	r3, [r6, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
  for (position = 0U; position < GPIO_NUMBER; position++)
 80012ca:	f104 0401 	add.w	r4, r4, #1
          SET_BIT(EXTI->FTSR, iocurrent);
 80012ce:	bf14      	ite	ne
 80012d0:	431a      	orrne	r2, r3
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012d2:	ea23 0202 	biceq.w	r2, r3, r2
  for (position = 0U; position < GPIO_NUMBER; position++)
 80012d6:	2c10      	cmp	r4, #16
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012d8:	60f2      	str	r2, [r6, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80012da:	d186      	bne.n	80011ea <HAL_GPIO_Init+0x1e>
        }
      }
    }
  }
}
 80012dc:	b003      	add	sp, #12
 80012de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012e2:	f104 4580 	add.w	r5, r4, #1073741824	; 0x40000000
 80012e6:	3d08      	subs	r5, #8
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012e8:	6843      	ldr	r3, [r0, #4]
 80012ea:	00ad      	lsls	r5, r5, #2
 80012ec:	f100 0a04 	add.w	sl, r0, #4
 80012f0:	e797      	b.n	8001222 <HAL_GPIO_Init+0x56>
      switch (GPIO_Init->Mode)
 80012f2:	b1a5      	cbz	r5, 800131e <HAL_GPIO_Init+0x152>
 80012f4:	2d01      	cmp	r5, #1
 80012f6:	d18f      	bne.n	8001218 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012f8:	f8d1 800c 	ldr.w	r8, [r1, #12]
          break;
 80012fc:	e78c      	b.n	8001218 <HAL_GPIO_Init+0x4c>
      switch (GPIO_Init->Mode)
 80012fe:	4f25      	ldr	r7, [pc, #148]	; (8001394 <HAL_GPIO_Init+0x1c8>)
 8001300:	42bd      	cmp	r5, r7
 8001302:	d00c      	beq.n	800131e <HAL_GPIO_Init+0x152>
 8001304:	d929      	bls.n	800135a <HAL_GPIO_Init+0x18e>
 8001306:	4f24      	ldr	r7, [pc, #144]	; (8001398 <HAL_GPIO_Init+0x1cc>)
 8001308:	42bd      	cmp	r5, r7
 800130a:	d008      	beq.n	800131e <HAL_GPIO_Init+0x152>
 800130c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001310:	42bd      	cmp	r5, r7
 8001312:	d004      	beq.n	800131e <HAL_GPIO_Init+0x152>
 8001314:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80013a4 <HAL_GPIO_Init+0x1d8>
 8001318:	454d      	cmp	r5, r9
 800131a:	f47f af7d 	bne.w	8001218 <HAL_GPIO_Init+0x4c>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800131e:	688d      	ldr	r5, [r1, #8]
 8001320:	b9a5      	cbnz	r5, 800134c <HAL_GPIO_Init+0x180>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001322:	f04f 0804 	mov.w	r8, #4
 8001326:	e777      	b.n	8001218 <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001328:	f04f 0800 	mov.w	r8, #0
 800132c:	e774      	b.n	8001218 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800132e:	68cb      	ldr	r3, [r1, #12]
 8001330:	f103 0808 	add.w	r8, r3, #8
          break;
 8001334:	e770      	b.n	8001218 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001336:	68cb      	ldr	r3, [r1, #12]
 8001338:	f103 080c 	add.w	r8, r3, #12
          break;
 800133c:	e76c      	b.n	8001218 <HAL_GPIO_Init+0x4c>
 800133e:	f04f 0901 	mov.w	r9, #1
 8001342:	fa09 fb0b 	lsl.w	fp, r9, fp
 8001346:	ea43 030b 	orr.w	r3, r3, fp
 800134a:	e7a5      	b.n	8001298 <HAL_GPIO_Init+0xcc>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800134c:	2d01      	cmp	r5, #1
            GPIOx->BSRR = ioposition;
 800134e:	bf0c      	ite	eq
 8001350:	6103      	streq	r3, [r0, #16]
            GPIOx->BRR = ioposition;
 8001352:	6143      	strne	r3, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001354:	f04f 0808 	mov.w	r8, #8
 8001358:	e75e      	b.n	8001218 <HAL_GPIO_Init+0x4c>
      switch (GPIO_Init->Mode)
 800135a:	f8df 904c 	ldr.w	r9, [pc, #76]	; 80013a8 <HAL_GPIO_Init+0x1dc>
 800135e:	454d      	cmp	r5, r9
 8001360:	d0dd      	beq.n	800131e <HAL_GPIO_Init+0x152>
 8001362:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001366:	454d      	cmp	r5, r9
 8001368:	f47f af56 	bne.w	8001218 <HAL_GPIO_Init+0x4c>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800136c:	688d      	ldr	r5, [r1, #8]
 800136e:	2d00      	cmp	r5, #0
 8001370:	d0d7      	beq.n	8001322 <HAL_GPIO_Init+0x156>
 8001372:	e7eb      	b.n	800134c <HAL_GPIO_Init+0x180>
 8001374:	f04f 0902 	mov.w	r9, #2
 8001378:	fa09 fb0b 	lsl.w	fp, r9, fp
 800137c:	ea43 030b 	orr.w	r3, r3, fp
 8001380:	e78a      	b.n	8001298 <HAL_GPIO_Init+0xcc>
 8001382:	bf00      	nop
 8001384:	40010400 	.word	0x40010400
 8001388:	40021000 	.word	0x40021000
 800138c:	40011000 	.word	0x40011000
 8001390:	40011400 	.word	0x40011400
 8001394:	10210000 	.word	0x10210000
 8001398:	10310000 	.word	0x10310000
 800139c:	40010800 	.word	0x40010800
 80013a0:	40010c00 	.word	0x40010c00
 80013a4:	10220000 	.word	0x10220000
 80013a8:	10110000 	.word	0x10110000

080013ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b0:	6803      	ldr	r3, [r0, #0]
{
 80013b2:	b082      	sub	sp, #8
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b4:	07dd      	lsls	r5, r3, #31
{
 80013b6:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b8:	d530      	bpl.n	800141c <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013ba:	49ab      	ldr	r1, [pc, #684]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80013bc:	684a      	ldr	r2, [r1, #4]
 80013be:	f002 020c 	and.w	r2, r2, #12
 80013c2:	2a04      	cmp	r2, #4
 80013c4:	f000 80da 	beq.w	800157c <HAL_RCC_OscConfig+0x1d0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013c8:	684a      	ldr	r2, [r1, #4]
 80013ca:	f002 020c 	and.w	r2, r2, #12
 80013ce:	2a08      	cmp	r2, #8
 80013d0:	f000 80d0 	beq.w	8001574 <HAL_RCC_OscConfig+0x1c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d4:	6863      	ldr	r3, [r4, #4]
 80013d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013da:	f000 810f 	beq.w	80015fc <HAL_RCC_OscConfig+0x250>
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 8127 	beq.w	8001632 <HAL_RCC_OscConfig+0x286>
 80013e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013e8:	f000 81b5 	beq.w	8001756 <HAL_RCC_OscConfig+0x3aa>
 80013ec:	4b9e      	ldr	r3, [pc, #632]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80013fc:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fe:	f7ff fd07 	bl	8000e10 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001402:	4d99      	ldr	r5, [pc, #612]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
        tickstart = HAL_GetTick();
 8001404:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	e005      	b.n	8001414 <HAL_RCC_OscConfig+0x68>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001408:	f7ff fd02 	bl	8000e10 <HAL_GetTick>
 800140c:	1b80      	subs	r0, r0, r6
 800140e:	2864      	cmp	r0, #100	; 0x64
 8001410:	f200 810b 	bhi.w	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001414:	682b      	ldr	r3, [r5, #0]
 8001416:	039a      	lsls	r2, r3, #14
 8001418:	d5f6      	bpl.n	8001408 <HAL_RCC_OscConfig+0x5c>
 800141a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800141c:	079f      	lsls	r7, r3, #30
 800141e:	d528      	bpl.n	8001472 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001420:	4a91      	ldr	r2, [pc, #580]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 8001422:	6851      	ldr	r1, [r2, #4]
 8001424:	f011 0f0c 	tst.w	r1, #12
 8001428:	f000 80b6 	beq.w	8001598 <HAL_RCC_OscConfig+0x1ec>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800142c:	6851      	ldr	r1, [r2, #4]
 800142e:	f001 010c 	and.w	r1, r1, #12
 8001432:	2908      	cmp	r1, #8
 8001434:	f000 80ac 	beq.w	8001590 <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001438:	6923      	ldr	r3, [r4, #16]
 800143a:	2b00      	cmp	r3, #0
 800143c:	f000 8141 	beq.w	80016c2 <HAL_RCC_OscConfig+0x316>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001440:	2201      	movs	r2, #1
 8001442:	4b8a      	ldr	r3, [pc, #552]	; (800166c <HAL_RCC_OscConfig+0x2c0>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	4d88      	ldr	r5, [pc, #544]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
        __HAL_RCC_HSI_ENABLE();
 8001446:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001448:	f7ff fce2 	bl	8000e10 <HAL_GetTick>
 800144c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800144e:	e005      	b.n	800145c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001450:	f7ff fcde 	bl	8000e10 <HAL_GetTick>
 8001454:	1b80      	subs	r0, r0, r6
 8001456:	2802      	cmp	r0, #2
 8001458:	f200 80e7 	bhi.w	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145c:	682b      	ldr	r3, [r5, #0]
 800145e:	0798      	lsls	r0, r3, #30
 8001460:	d5f6      	bpl.n	8001450 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001462:	682b      	ldr	r3, [r5, #0]
 8001464:	6962      	ldr	r2, [r4, #20]
 8001466:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800146a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800146e:	602b      	str	r3, [r5, #0]
 8001470:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001472:	071a      	lsls	r2, r3, #28
 8001474:	d522      	bpl.n	80014bc <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001476:	69a3      	ldr	r3, [r4, #24]
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 8098 	beq.w	80015ae <HAL_RCC_OscConfig+0x202>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147e:	2201      	movs	r2, #1
 8001480:	4b7b      	ldr	r3, [pc, #492]	; (8001670 <HAL_RCC_OscConfig+0x2c4>)

      /* Get Start Tick */
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001482:	4d79      	ldr	r5, [pc, #484]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
      __HAL_RCC_LSI_ENABLE();
 8001484:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001486:	f7ff fcc3 	bl	8000e10 <HAL_GetTick>
 800148a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148c:	e005      	b.n	800149a <HAL_RCC_OscConfig+0xee>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148e:	f7ff fcbf 	bl	8000e10 <HAL_GetTick>
 8001492:	1b80      	subs	r0, r0, r6
 8001494:	2802      	cmp	r0, #2
 8001496:	f200 80c8 	bhi.w	800162a <HAL_RCC_OscConfig+0x27e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800149c:	079b      	lsls	r3, r3, #30
 800149e:	d5f6      	bpl.n	800148e <HAL_RCC_OscConfig+0xe2>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014a0:	4b74      	ldr	r3, [pc, #464]	; (8001674 <HAL_RCC_OscConfig+0x2c8>)
 80014a2:	4a75      	ldr	r2, [pc, #468]	; (8001678 <HAL_RCC_OscConfig+0x2cc>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	fba2 2303 	umull	r2, r3, r2, r3
 80014aa:	0a5b      	lsrs	r3, r3, #9
 80014ac:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80014ae:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80014b0:	9b01      	ldr	r3, [sp, #4]
 80014b2:	1e5a      	subs	r2, r3, #1
 80014b4:	9201      	str	r2, [sp, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f9      	bne.n	80014ae <HAL_RCC_OscConfig+0x102>
 80014ba:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014bc:	075d      	lsls	r5, r3, #29
 80014be:	d539      	bpl.n	8001534 <HAL_RCC_OscConfig+0x188>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014c0:	4b69      	ldr	r3, [pc, #420]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80014c2:	69da      	ldr	r2, [r3, #28]
 80014c4:	00d0      	lsls	r0, r2, #3
 80014c6:	f140 8082 	bpl.w	80015ce <HAL_RCC_OscConfig+0x222>
    FlagStatus       pwrclkchanged = RESET;
 80014ca:	2500      	movs	r5, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014cc:	4b6b      	ldr	r3, [pc, #428]	; (800167c <HAL_RCC_OscConfig+0x2d0>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	05d1      	lsls	r1, r2, #23
 80014d2:	f140 8099 	bpl.w	8001608 <HAL_RCC_OscConfig+0x25c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d6:	68e3      	ldr	r3, [r4, #12]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d00f      	beq.n	80014fc <HAL_RCC_OscConfig+0x150>
 80014dc:	2b00      	cmp	r3, #0
 80014de:	f000 80d1 	beq.w	8001684 <HAL_RCC_OscConfig+0x2d8>
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	4b60      	ldr	r3, [pc, #384]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80014e6:	6a1a      	ldr	r2, [r3, #32]
 80014e8:	f000 80fc 	beq.w	80016e4 <HAL_RCC_OscConfig+0x338>
 80014ec:	f022 0201 	bic.w	r2, r2, #1
 80014f0:	621a      	str	r2, [r3, #32]
 80014f2:	6a1a      	ldr	r2, [r3, #32]
 80014f4:	f022 0204 	bic.w	r2, r2, #4
 80014f8:	621a      	str	r2, [r3, #32]
 80014fa:	e004      	b.n	8001506 <HAL_RCC_OscConfig+0x15a>
 80014fc:	4a5a      	ldr	r2, [pc, #360]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80014fe:	6a13      	ldr	r3, [r2, #32]
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8001506:	f7ff fc83 	bl	8000e10 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800150a:	4e57      	ldr	r6, [pc, #348]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
      tickstart = HAL_GetTick();
 800150c:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800150e:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001512:	e006      	b.n	8001522 <HAL_RCC_OscConfig+0x176>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f7ff fc7c 	bl	8000e10 <HAL_GetTick>
 8001518:	eba0 0008 	sub.w	r0, r0, r8
 800151c:	42b8      	cmp	r0, r7
 800151e:	f200 8084 	bhi.w	800162a <HAL_RCC_OscConfig+0x27e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001522:	6a33      	ldr	r3, [r6, #32]
 8001524:	079b      	lsls	r3, r3, #30
 8001526:	d5f5      	bpl.n	8001514 <HAL_RCC_OscConfig+0x168>
    if(pwrclkchanged == SET)
 8001528:	b125      	cbz	r5, 8001534 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_PWR_CLK_DISABLE();
 800152a:	4a4f      	ldr	r2, [pc, #316]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 800152c:	69d3      	ldr	r3, [r2, #28]
 800152e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001532:	61d3      	str	r3, [r2, #28]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001534:	69e2      	ldr	r2, [r4, #28]
 8001536:	b1ca      	cbz	r2, 800156c <HAL_RCC_OscConfig+0x1c0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001538:	4d4b      	ldr	r5, [pc, #300]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 800153a:	6869      	ldr	r1, [r5, #4]
 800153c:	f001 010c 	and.w	r1, r1, #12
 8001540:	2908      	cmp	r1, #8
 8001542:	d030      	beq.n	80015a6 <HAL_RCC_OscConfig+0x1fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001544:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001546:	f04f 0100 	mov.w	r1, #0
 800154a:	4a4d      	ldr	r2, [pc, #308]	; (8001680 <HAL_RCC_OscConfig+0x2d4>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800154c:	f000 80d2 	beq.w	80016f4 <HAL_RCC_OscConfig+0x348>
        __HAL_RCC_PLL_DISABLE();
 8001550:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 8001552:	f7ff fc5d 	bl	8000e10 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001556:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001558:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155a:	e004      	b.n	8001566 <HAL_RCC_OscConfig+0x1ba>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fc58 	bl	8000e10 <HAL_GetTick>
 8001560:	1b40      	subs	r0, r0, r5
 8001562:	2802      	cmp	r0, #2
 8001564:	d861      	bhi.n	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	019b      	lsls	r3, r3, #6
 800156a:	d4f7      	bmi.n	800155c <HAL_RCC_OscConfig+0x1b0>
  return HAL_OK;
 800156c:	2000      	movs	r0, #0
}
 800156e:	b002      	add	sp, #8
 8001570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001574:	684a      	ldr	r2, [r1, #4]
 8001576:	03d0      	lsls	r0, r2, #15
 8001578:	f57f af2c 	bpl.w	80013d4 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800157c:	4a3a      	ldr	r2, [pc, #232]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 800157e:	6812      	ldr	r2, [r2, #0]
 8001580:	0391      	lsls	r1, r2, #14
 8001582:	f57f af4b 	bpl.w	800141c <HAL_RCC_OscConfig+0x70>
 8001586:	6862      	ldr	r2, [r4, #4]
 8001588:	2a00      	cmp	r2, #0
 800158a:	f47f af47 	bne.w	800141c <HAL_RCC_OscConfig+0x70>
 800158e:	e00a      	b.n	80015a6 <HAL_RCC_OscConfig+0x1fa>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001590:	6852      	ldr	r2, [r2, #4]
 8001592:	03d6      	lsls	r6, r2, #15
 8001594:	f53f af50 	bmi.w	8001438 <HAL_RCC_OscConfig+0x8c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001598:	4a33      	ldr	r2, [pc, #204]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	0795      	lsls	r5, r2, #30
 800159e:	d521      	bpl.n	80015e4 <HAL_RCC_OscConfig+0x238>
 80015a0:	6922      	ldr	r2, [r4, #16]
 80015a2:	2a01      	cmp	r2, #1
 80015a4:	d01e      	beq.n	80015e4 <HAL_RCC_OscConfig+0x238>
        return HAL_ERROR;
 80015a6:	2001      	movs	r0, #1
}
 80015a8:	b002      	add	sp, #8
 80015aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80015ae:	4a30      	ldr	r2, [pc, #192]	; (8001670 <HAL_RCC_OscConfig+0x2c4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b0:	4d2d      	ldr	r5, [pc, #180]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
      __HAL_RCC_LSI_DISABLE();
 80015b2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80015b4:	f7ff fc2c 	bl	8000e10 <HAL_GetTick>
 80015b8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ba:	e004      	b.n	80015c6 <HAL_RCC_OscConfig+0x21a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015bc:	f7ff fc28 	bl	8000e10 <HAL_GetTick>
 80015c0:	1b80      	subs	r0, r0, r6
 80015c2:	2802      	cmp	r0, #2
 80015c4:	d831      	bhi.n	800162a <HAL_RCC_OscConfig+0x27e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80015c8:	079f      	lsls	r7, r3, #30
 80015ca:	d4f7      	bmi.n	80015bc <HAL_RCC_OscConfig+0x210>
 80015cc:	e775      	b.n	80014ba <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ce:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 80015d0:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80015d6:	61da      	str	r2, [r3, #28]
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	9b00      	ldr	r3, [sp, #0]
 80015e2:	e773      	b.n	80014cc <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e4:	4920      	ldr	r1, [pc, #128]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80015e6:	6960      	ldr	r0, [r4, #20]
 80015e8:	680a      	ldr	r2, [r1, #0]
 80015ea:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80015ee:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80015f2:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015f4:	071a      	lsls	r2, r3, #28
 80015f6:	f57f af61 	bpl.w	80014bc <HAL_RCC_OscConfig+0x110>
 80015fa:	e73c      	b.n	8001476 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015fc:	4a1a      	ldr	r2, [pc, #104]	; (8001668 <HAL_RCC_OscConfig+0x2bc>)
 80015fe:	6813      	ldr	r3, [r2, #0]
 8001600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	e6fa      	b.n	80013fe <HAL_RCC_OscConfig+0x52>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001608:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800160a:	461e      	mov	r6, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800160c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001610:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001612:	f7ff fbfd 	bl	8000e10 <HAL_GetTick>
 8001616:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001618:	6833      	ldr	r3, [r6, #0]
 800161a:	05da      	lsls	r2, r3, #23
 800161c:	f53f af5b 	bmi.w	80014d6 <HAL_RCC_OscConfig+0x12a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001620:	f7ff fbf6 	bl	8000e10 <HAL_GetTick>
 8001624:	1bc0      	subs	r0, r0, r7
 8001626:	2864      	cmp	r0, #100	; 0x64
 8001628:	d9f6      	bls.n	8001618 <HAL_RCC_OscConfig+0x26c>
            return HAL_TIMEOUT;
 800162a:	2003      	movs	r0, #3
}
 800162c:	b002      	add	sp, #8
 800162e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001632:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001636:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800163a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800163c:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800163e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800164a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800164c:	f7ff fbe0 	bl	8000e10 <HAL_GetTick>
 8001650:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001652:	e004      	b.n	800165e <HAL_RCC_OscConfig+0x2b2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001654:	f7ff fbdc 	bl	8000e10 <HAL_GetTick>
 8001658:	1b80      	subs	r0, r0, r6
 800165a:	2864      	cmp	r0, #100	; 0x64
 800165c:	d8e5      	bhi.n	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165e:	682b      	ldr	r3, [r5, #0]
 8001660:	039b      	lsls	r3, r3, #14
 8001662:	d4f7      	bmi.n	8001654 <HAL_RCC_OscConfig+0x2a8>
 8001664:	e6d9      	b.n	800141a <HAL_RCC_OscConfig+0x6e>
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000
 800166c:	42420000 	.word	0x42420000
 8001670:	42420480 	.word	0x42420480
 8001674:	2000000c 	.word	0x2000000c
 8001678:	10624dd3 	.word	0x10624dd3
 800167c:	40007000 	.word	0x40007000
 8001680:	42420060 	.word	0x42420060
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001684:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001688:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800168c:	6a1a      	ldr	r2, [r3, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800168e:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001690:	f022 0201 	bic.w	r2, r2, #1
 8001694:	621a      	str	r2, [r3, #32]
 8001696:	6a1a      	ldr	r2, [r3, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800169c:	f022 0204 	bic.w	r2, r2, #4
 80016a0:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 80016a2:	f7ff fbb5 	bl	8000e10 <HAL_GetTick>
 80016a6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a8:	e004      	b.n	80016b4 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016aa:	f7ff fbb1 	bl	8000e10 <HAL_GetTick>
 80016ae:	1bc0      	subs	r0, r0, r7
 80016b0:	4540      	cmp	r0, r8
 80016b2:	d8ba      	bhi.n	800162a <HAL_RCC_OscConfig+0x27e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b4:	6a33      	ldr	r3, [r6, #32]
 80016b6:	0798      	lsls	r0, r3, #30
 80016b8:	d4f7      	bmi.n	80016aa <HAL_RCC_OscConfig+0x2fe>
    if(pwrclkchanged == SET)
 80016ba:	2d00      	cmp	r5, #0
 80016bc:	f43f af3a 	beq.w	8001534 <HAL_RCC_OscConfig+0x188>
 80016c0:	e733      	b.n	800152a <HAL_RCC_OscConfig+0x17e>
        __HAL_RCC_HSI_DISABLE();
 80016c2:	4a2b      	ldr	r2, [pc, #172]	; (8001770 <HAL_RCC_OscConfig+0x3c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016c4:	4d2b      	ldr	r5, [pc, #172]	; (8001774 <HAL_RCC_OscConfig+0x3c8>)
        __HAL_RCC_HSI_DISABLE();
 80016c6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80016c8:	f7ff fba2 	bl	8000e10 <HAL_GetTick>
 80016cc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ce:	e004      	b.n	80016da <HAL_RCC_OscConfig+0x32e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d0:	f7ff fb9e 	bl	8000e10 <HAL_GetTick>
 80016d4:	1b80      	subs	r0, r0, r6
 80016d6:	2802      	cmp	r0, #2
 80016d8:	d8a7      	bhi.n	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016da:	682b      	ldr	r3, [r5, #0]
 80016dc:	0799      	lsls	r1, r3, #30
 80016de:	d4f7      	bmi.n	80016d0 <HAL_RCC_OscConfig+0x324>
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	e6c6      	b.n	8001472 <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e4:	f042 0204 	orr.w	r2, r2, #4
 80016e8:	621a      	str	r2, [r3, #32]
 80016ea:	6a1a      	ldr	r2, [r3, #32]
 80016ec:	f042 0201 	orr.w	r2, r2, #1
 80016f0:	621a      	str	r2, [r3, #32]
 80016f2:	e708      	b.n	8001506 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_PLL_DISABLE();
 80016f4:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 80016f6:	f7ff fb8b 	bl	8000e10 <HAL_GetTick>
 80016fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fc:	e004      	b.n	8001708 <HAL_RCC_OscConfig+0x35c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016fe:	f7ff fb87 	bl	8000e10 <HAL_GetTick>
 8001702:	1b80      	subs	r0, r0, r6
 8001704:	2802      	cmp	r0, #2
 8001706:	d890      	bhi.n	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001708:	682b      	ldr	r3, [r5, #0]
 800170a:	0199      	lsls	r1, r3, #6
 800170c:	d4f7      	bmi.n	80016fe <HAL_RCC_OscConfig+0x352>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800170e:	6a22      	ldr	r2, [r4, #32]
 8001710:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001714:	d105      	bne.n	8001722 <HAL_RCC_OscConfig+0x376>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001716:	686b      	ldr	r3, [r5, #4]
 8001718:	68a1      	ldr	r1, [r4, #8]
 800171a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800171e:	430b      	orrs	r3, r1
 8001720:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001722:	2501      	movs	r5, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001724:	4b13      	ldr	r3, [pc, #76]	; (8001774 <HAL_RCC_OscConfig+0x3c8>)
 8001726:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001728:	6859      	ldr	r1, [r3, #4]
 800172a:	4302      	orrs	r2, r0
 800172c:	f421 1174 	bic.w	r1, r1, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8001730:	4811      	ldr	r0, [pc, #68]	; (8001778 <HAL_RCC_OscConfig+0x3cc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001732:	430a      	orrs	r2, r1
 8001734:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8001736:	6005      	str	r5, [r0, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001738:	461c      	mov	r4, r3
        tickstart = HAL_GetTick();
 800173a:	f7ff fb69 	bl	8000e10 <HAL_GetTick>
 800173e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001740:	e005      	b.n	800174e <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001742:	f7ff fb65 	bl	8000e10 <HAL_GetTick>
 8001746:	1b40      	subs	r0, r0, r5
 8001748:	2802      	cmp	r0, #2
 800174a:	f63f af6e 	bhi.w	800162a <HAL_RCC_OscConfig+0x27e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800174e:	6823      	ldr	r3, [r4, #0]
 8001750:	019a      	lsls	r2, r3, #6
 8001752:	d5f6      	bpl.n	8001742 <HAL_RCC_OscConfig+0x396>
 8001754:	e70a      	b.n	800156c <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001756:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800175a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	e646      	b.n	80013fe <HAL_RCC_OscConfig+0x52>
 8001770:	42420000 	.word	0x42420000
 8001774:	40021000 	.word	0x40021000
 8001778:	42420060 	.word	0x42420060

0800177c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800177c:	4a6a      	ldr	r2, [pc, #424]	; (8001928 <HAL_RCC_ClockConfig+0x1ac>)
 800177e:	6813      	ldr	r3, [r2, #0]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	428b      	cmp	r3, r1
 8001786:	d20b      	bcs.n	80017a0 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001788:	6813      	ldr	r3, [r2, #0]
 800178a:	f023 0307 	bic.w	r3, r3, #7
 800178e:	430b      	orrs	r3, r1
 8001790:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001792:	6813      	ldr	r3, [r2, #0]
 8001794:	f003 0307 	and.w	r3, r3, #7
 8001798:	428b      	cmp	r3, r1
 800179a:	d001      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x24>
      return HAL_ERROR;
 800179c:	2001      	movs	r0, #1
}
 800179e:	4770      	bx	lr
{
 80017a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a4:	6803      	ldr	r3, [r0, #0]
{
 80017a6:	b086      	sub	sp, #24
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a8:	079d      	lsls	r5, r3, #30
 80017aa:	d514      	bpl.n	80017d6 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ac:	075c      	lsls	r4, r3, #29
 80017ae:	d504      	bpl.n	80017ba <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017b0:	4c5e      	ldr	r4, [pc, #376]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 80017b2:	6862      	ldr	r2, [r4, #4]
 80017b4:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80017b8:	6062      	str	r2, [r4, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ba:	071a      	lsls	r2, r3, #28
 80017bc:	d504      	bpl.n	80017c8 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017be:	4c5b      	ldr	r4, [pc, #364]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 80017c0:	6862      	ldr	r2, [r4, #4]
 80017c2:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80017c6:	6062      	str	r2, [r4, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c8:	4c58      	ldr	r4, [pc, #352]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 80017ca:	6885      	ldr	r5, [r0, #8]
 80017cc:	6862      	ldr	r2, [r4, #4]
 80017ce:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80017d2:	432a      	orrs	r2, r5
 80017d4:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d6:	07db      	lsls	r3, r3, #31
 80017d8:	4604      	mov	r4, r0
 80017da:	460e      	mov	r6, r1
 80017dc:	d525      	bpl.n	800182a <HAL_RCC_ClockConfig+0xae>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017de:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e0:	4b52      	ldr	r3, [pc, #328]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e2:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e4:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e6:	f000 8099 	beq.w	800191c <HAL_RCC_ClockConfig+0x1a0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ea:	2a02      	cmp	r2, #2
 80017ec:	f000 8092 	beq.w	8001914 <HAL_RCC_ClockConfig+0x198>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f0:	0798      	lsls	r0, r3, #30
 80017f2:	d52a      	bpl.n	800184a <HAL_RCC_ClockConfig+0xce>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f4:	4d4d      	ldr	r5, [pc, #308]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017fa:	686b      	ldr	r3, [r5, #4]
 80017fc:	f023 0303 	bic.w	r3, r3, #3
 8001800:	4313      	orrs	r3, r2
 8001802:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001804:	f7ff fb04 	bl	8000e10 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001808:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800180a:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800180c:	2b01      	cmp	r3, #1
 800180e:	d064      	beq.n	80018da <HAL_RCC_ClockConfig+0x15e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001810:	2b02      	cmp	r3, #2
 8001812:	d106      	bne.n	8001822 <HAL_RCC_ClockConfig+0xa6>
 8001814:	e06c      	b.n	80018f0 <HAL_RCC_ClockConfig+0x174>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001816:	f7ff fafb 	bl	8000e10 <HAL_GetTick>
 800181a:	1bc0      	subs	r0, r0, r7
 800181c:	4540      	cmp	r0, r8
 800181e:	f200 8081 	bhi.w	8001924 <HAL_RCC_ClockConfig+0x1a8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001822:	686b      	ldr	r3, [r5, #4]
 8001824:	f013 0f0c 	tst.w	r3, #12
 8001828:	d1f5      	bne.n	8001816 <HAL_RCC_ClockConfig+0x9a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800182a:	4a3f      	ldr	r2, [pc, #252]	; (8001928 <HAL_RCC_ClockConfig+0x1ac>)
 800182c:	6813      	ldr	r3, [r2, #0]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	42b3      	cmp	r3, r6
 8001834:	d90d      	bls.n	8001852 <HAL_RCC_ClockConfig+0xd6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001836:	6813      	ldr	r3, [r2, #0]
 8001838:	f023 0307 	bic.w	r3, r3, #7
 800183c:	4333      	orrs	r3, r6
 800183e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001840:	6813      	ldr	r3, [r2, #0]
 8001842:	f003 0307 	and.w	r3, r3, #7
 8001846:	42b3      	cmp	r3, r6
 8001848:	d003      	beq.n	8001852 <HAL_RCC_ClockConfig+0xd6>
      return HAL_ERROR;
 800184a:	2001      	movs	r0, #1
}
 800184c:	b006      	add	sp, #24
 800184e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001852:	6823      	ldr	r3, [r4, #0]
 8001854:	0759      	lsls	r1, r3, #29
 8001856:	d506      	bpl.n	8001866 <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001858:	4934      	ldr	r1, [pc, #208]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 800185a:	68e0      	ldr	r0, [r4, #12]
 800185c:	684a      	ldr	r2, [r1, #4]
 800185e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001862:	4302      	orrs	r2, r0
 8001864:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	071a      	lsls	r2, r3, #28
 8001868:	d507      	bpl.n	800187a <HAL_RCC_ClockConfig+0xfe>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800186a:	4a30      	ldr	r2, [pc, #192]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 800186c:	6921      	ldr	r1, [r4, #16]
 800186e:	6853      	ldr	r3, [r2, #4]
 8001870:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001874:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001878:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800187a:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800187e:	4b2c      	ldr	r3, [pc, #176]	; (8001930 <HAL_RCC_ClockConfig+0x1b4>)
 8001880:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001882:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001886:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001888:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 800188c:	4927      	ldr	r1, [pc, #156]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 800188e:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001890:	f002 030c 	and.w	r3, r2, #12
 8001894:	2b08      	cmp	r3, #8
 8001896:	d010      	beq.n	80018ba <HAL_RCC_ClockConfig+0x13e>
      sysclockfreq = HSE_VALUE;
 8001898:	4b26      	ldr	r3, [pc, #152]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800189a:	4a24      	ldr	r2, [pc, #144]	; (800192c <HAL_RCC_ClockConfig+0x1b0>)
 800189c:	4826      	ldr	r0, [pc, #152]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	6852      	ldr	r2, [r2, #4]
 80018a0:	4926      	ldr	r1, [pc, #152]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80018a2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80018a6:	5c82      	ldrb	r2, [r0, r2]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018a8:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018aa:	40d3      	lsrs	r3, r2
 80018ac:	600b      	str	r3, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018ae:	f7ff fa6d 	bl	8000d8c <HAL_InitTick>
  return HAL_OK;
 80018b2:	2000      	movs	r0, #0
}
 80018b4:	b006      	add	sp, #24
 80018b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018ba:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80018be:	4423      	add	r3, r4
 80018c0:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018c4:	03d3      	lsls	r3, r2, #15
 80018c6:	d419      	bmi.n	80018fc <HAL_RCC_ClockConfig+0x180>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018c8:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80018ca:	fb03 f300 	mul.w	r3, r3, r0
 80018ce:	e7e4      	b.n	800189a <HAL_RCC_ClockConfig+0x11e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d0:	f7ff fa9e 	bl	8000e10 <HAL_GetTick>
 80018d4:	1bc0      	subs	r0, r0, r7
 80018d6:	4540      	cmp	r0, r8
 80018d8:	d824      	bhi.n	8001924 <HAL_RCC_ClockConfig+0x1a8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80018da:	686b      	ldr	r3, [r5, #4]
 80018dc:	f003 030c 	and.w	r3, r3, #12
 80018e0:	2b04      	cmp	r3, #4
 80018e2:	d1f5      	bne.n	80018d0 <HAL_RCC_ClockConfig+0x154>
 80018e4:	e7a1      	b.n	800182a <HAL_RCC_ClockConfig+0xae>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e6:	f7ff fa93 	bl	8000e10 <HAL_GetTick>
 80018ea:	1bc0      	subs	r0, r0, r7
 80018ec:	4540      	cmp	r0, r8
 80018ee:	d819      	bhi.n	8001924 <HAL_RCC_ClockConfig+0x1a8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018f0:	686b      	ldr	r3, [r5, #4]
 80018f2:	f003 030c 	and.w	r3, r3, #12
 80018f6:	2b08      	cmp	r3, #8
 80018f8:	d1f5      	bne.n	80018e6 <HAL_RCC_ClockConfig+0x16a>
 80018fa:	e796      	b.n	800182a <HAL_RCC_ClockConfig+0xae>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018fc:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018fe:	4b0d      	ldr	r3, [pc, #52]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001900:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001904:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001908:	4422      	add	r2, r4
 800190a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800190e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001912:	e7c2      	b.n	800189a <HAL_RCC_ClockConfig+0x11e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001914:	019d      	lsls	r5, r3, #6
 8001916:	f53f af6d 	bmi.w	80017f4 <HAL_RCC_ClockConfig+0x78>
 800191a:	e796      	b.n	800184a <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191c:	039f      	lsls	r7, r3, #14
 800191e:	f53f af69 	bmi.w	80017f4 <HAL_RCC_ClockConfig+0x78>
 8001922:	e792      	b.n	800184a <HAL_RCC_ClockConfig+0xce>
          return HAL_TIMEOUT;
 8001924:	2003      	movs	r0, #3
 8001926:	e791      	b.n	800184c <HAL_RCC_ClockConfig+0xd0>
 8001928:	40022000 	.word	0x40022000
 800192c:	40021000 	.word	0x40021000
 8001930:	08005d98 	.word	0x08005d98
 8001934:	007a1200 	.word	0x007a1200
 8001938:	08005e3c 	.word	0x08005e3c
 800193c:	2000000c 	.word	0x2000000c
 8001940:	003d0900 	.word	0x003d0900

08001944 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001946:	4905      	ldr	r1, [pc, #20]	; (800195c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001948:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 800194a:	4a05      	ldr	r2, [pc, #20]	; (8001960 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800194c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001950:	5ccb      	ldrb	r3, [r1, r3]
 8001952:	6810      	ldr	r0, [r2, #0]
}    
 8001954:	40d8      	lsrs	r0, r3
 8001956:	4770      	bx	lr
 8001958:	40021000 	.word	0x40021000
 800195c:	08005e4c 	.word	0x08005e4c
 8001960:	2000000c 	.word	0x2000000c

08001964 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001964:	4b04      	ldr	r3, [pc, #16]	; (8001978 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001966:	4905      	ldr	r1, [pc, #20]	; (800197c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001968:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 800196a:	4a05      	ldr	r2, [pc, #20]	; (8001980 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800196c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001970:	5ccb      	ldrb	r3, [r1, r3]
 8001972:	6810      	ldr	r0, [r2, #0]
} 
 8001974:	40d8      	lsrs	r0, r3
 8001976:	4770      	bx	lr
 8001978:	40021000 	.word	0x40021000
 800197c:	08005e4c 	.word	0x08005e4c
 8001980:	2000000c 	.word	0x2000000c

08001984 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001984:	2800      	cmp	r0, #0
 8001986:	f000 809c 	beq.w	8001ac2 <HAL_UART_Init+0x13e>
{
 800198a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800198e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001992:	4604      	mov	r4, r0
 8001994:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 808d 	beq.w	8001ab8 <HAL_UART_Init+0x134>

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800199e:	2224      	movs	r2, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80019a0:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80019a2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80019a6:	68da      	ldr	r2, [r3, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019a8:	68e0      	ldr	r0, [r4, #12]
  __HAL_UART_DISABLE(huart);
 80019aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019ae:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019b0:	6919      	ldr	r1, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019b2:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019b4:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80019b8:	4301      	orrs	r1, r0
 80019ba:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1, 
 80019bc:	68d9      	ldr	r1, [r3, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019be:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, 
 80019c2:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019c6:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, 
 80019c8:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019cc:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, 
 80019ce:	430a      	orrs	r2, r1
 80019d0:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80019d2:	695a      	ldr	r2, [r3, #20]
 80019d4:	69a0      	ldr	r0, [r4, #24]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80019d6:	495b      	ldr	r1, [pc, #364]	; (8001b44 <HAL_UART_Init+0x1c0>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80019d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80019dc:	4302      	orrs	r2, r0
  if(huart->Instance == USART1)
 80019de:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80019e0:	615a      	str	r2, [r3, #20]
  if(huart->Instance == USART1)
 80019e2:	d070      	beq.n	8001ac6 <HAL_UART_Init+0x142>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80019e4:	f7ff ffae 	bl	8001944 <HAL_RCC_GetPCLK1Freq>
 80019e8:	6863      	ldr	r3, [r4, #4]
 80019ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80019f8:	4f53      	ldr	r7, [pc, #332]	; (8001b48 <HAL_UART_Init+0x1c4>)
 80019fa:	f04f 0864 	mov.w	r8, #100	; 0x64
 80019fe:	fba7 2303 	umull	r2, r3, r7, r3
 8001a02:	095b      	lsrs	r3, r3, #5
 8001a04:	011d      	lsls	r5, r3, #4
 8001a06:	f7ff ff9d 	bl	8001944 <HAL_RCC_GetPCLK1Freq>
 8001a0a:	6866      	ldr	r6, [r4, #4]
 8001a0c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a10:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a14:	00b6      	lsls	r6, r6, #2
 8001a16:	fbb0 f6f6 	udiv	r6, r0, r6
 8001a1a:	f7ff ff93 	bl	8001944 <HAL_RCC_GetPCLK1Freq>
 8001a1e:	6862      	ldr	r2, [r4, #4]
 8001a20:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a24:	0093      	lsls	r3, r2, #2
 8001a26:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a2e:	fba7 2303 	umull	r2, r3, r7, r3
 8001a32:	095b      	lsrs	r3, r3, #5
 8001a34:	fb08 6313 	mls	r3, r8, r3, r6
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	3332      	adds	r3, #50	; 0x32
 8001a3c:	fba7 2303 	umull	r2, r3, r7, r3
 8001a40:	095b      	lsrs	r3, r3, #5
 8001a42:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8001a46:	f7ff ff7d 	bl	8001944 <HAL_RCC_GetPCLK1Freq>
 8001a4a:	6862      	ldr	r2, [r4, #4]
 8001a4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a54:	0093      	lsls	r3, r2, #2
 8001a56:	fbb0 f9f3 	udiv	r9, r0, r3
 8001a5a:	f7ff ff73 	bl	8001944 <HAL_RCC_GetPCLK1Freq>
 8001a5e:	6862      	ldr	r2, [r4, #4]
 8001a60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a64:	0093      	lsls	r3, r2, #2
 8001a66:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a6e:	fba7 2303 	umull	r2, r3, r7, r3
 8001a72:	095b      	lsrs	r3, r3, #5
 8001a74:	fb08 9313 	mls	r3, r8, r3, r9
 8001a78:	011b      	lsls	r3, r3, #4
 8001a7a:	3332      	adds	r3, #50	; 0x32
 8001a7c:	fba7 2303 	umull	r2, r3, r7, r3
 8001a80:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8001a84:	4333      	orrs	r3, r6
 8001a86:	442b      	add	r3, r5
  huart->gState= HAL_UART_STATE_READY;
 8001a88:	2120      	movs	r1, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a8a:	2500      	movs	r5, #0
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001a8c:	6822      	ldr	r2, [r4, #0]
  return HAL_OK;
 8001a8e:	4628      	mov	r0, r5
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001a90:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a92:	6913      	ldr	r3, [r2, #16]
 8001a94:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001a98:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a9a:	6953      	ldr	r3, [r2, #20]
 8001a9c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001aa0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001aa2:	68d3      	ldr	r3, [r2, #12]
 8001aa4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001aa8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aaa:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001aac:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001ab0:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8001ab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->Lock = HAL_UNLOCKED;
 8001ab8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001abc:	f000 feb2 	bl	8002824 <HAL_UART_MspInit>
 8001ac0:	e76d      	b.n	800199e <HAL_UART_Init+0x1a>
    return HAL_ERROR;
 8001ac2:	2001      	movs	r0, #1
}
 8001ac4:	4770      	bx	lr
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001ac6:	f7ff ff4d 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 8001aca:	6863      	ldr	r3, [r4, #4]
 8001acc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001ad0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ada:	4f1b      	ldr	r7, [pc, #108]	; (8001b48 <HAL_UART_Init+0x1c4>)
 8001adc:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001ae0:	fba7 2303 	umull	r2, r3, r7, r3
 8001ae4:	095b      	lsrs	r3, r3, #5
 8001ae6:	011d      	lsls	r5, r3, #4
 8001ae8:	f7ff ff3c 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 8001aec:	6866      	ldr	r6, [r4, #4]
 8001aee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001af2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001af6:	00b6      	lsls	r6, r6, #2
 8001af8:	fbb0 f6f6 	udiv	r6, r0, r6
 8001afc:	f7ff ff32 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 8001b00:	6862      	ldr	r2, [r4, #4]
 8001b02:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001b06:	0093      	lsls	r3, r2, #2
 8001b08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001b0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b10:	fba7 2303 	umull	r2, r3, r7, r3
 8001b14:	095b      	lsrs	r3, r3, #5
 8001b16:	fb08 6313 	mls	r3, r8, r3, r6
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	3332      	adds	r3, #50	; 0x32
 8001b1e:	fba7 2303 	umull	r2, r3, r7, r3
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8001b28:	f7ff ff1c 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 8001b2c:	6862      	ldr	r2, [r4, #4]
 8001b2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001b32:	0093      	lsls	r3, r2, #2
 8001b34:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001b38:	fbb0 f9f3 	udiv	r9, r0, r3
 8001b3c:	f7ff ff12 	bl	8001964 <HAL_RCC_GetPCLK2Freq>
 8001b40:	e78d      	b.n	8001a5e <HAL_UART_Init+0xda>
 8001b42:	bf00      	nop
 8001b44:	40013800 	.word	0x40013800
 8001b48:	51eb851f 	.word	0x51eb851f

08001b4c <HAL_UART_Transmit>:
{
 8001b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4e:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001b50:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
{
 8001b54:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 8001b56:	2820      	cmp	r0, #32
 8001b58:	d12d      	bne.n	8001bb6 <HAL_UART_Transmit+0x6a>
 8001b5a:	460e      	mov	r6, r1
    if((pData == NULL) || (Size == 0U))
 8001b5c:	2900      	cmp	r1, #0
 8001b5e:	d02d      	beq.n	8001bbc <HAL_UART_Transmit+0x70>
 8001b60:	9201      	str	r2, [sp, #4]
 8001b62:	b35a      	cbz	r2, 8001bbc <HAL_UART_Transmit+0x70>
 8001b64:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8001b66:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d023      	beq.n	8001bb6 <HAL_UART_Transmit+0x6a>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b6e:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8001b70:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b72:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b74:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8001b76:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b7a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001b7e:	f7ff f947 	bl	8000e10 <HAL_GetTick>
 8001b82:	4605      	mov	r5, r0
    huart->TxXferSize = Size;
 8001b84:	9a01      	ldr	r2, [sp, #4]
 8001b86:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b88:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001b8a:	6822      	ldr	r2, [r4, #0]
    while(huart->TxXferCount > 0U)
 8001b8c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d039      	beq.n	8001c08 <HAL_UART_Transmit+0xbc>
      huart->TxXferCount--;
 8001b94:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b96:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 8001b98:	3801      	subs	r0, #1
 8001b9a:	b280      	uxth	r0, r0
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b9c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8001ba0:	84e0      	strh	r0, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001ba2:	d019      	beq.n	8001bd8 <HAL_UART_Transmit+0x8c>
 8001ba4:	1c78      	adds	r0, r7, #1
 8001ba6:	d13b      	bne.n	8001c20 <HAL_UART_Transmit+0xd4>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001ba8:	6810      	ldr	r0, [r2, #0]
 8001baa:	0601      	lsls	r1, r0, #24
 8001bac:	d5fc      	bpl.n	8001ba8 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001bae:	7833      	ldrb	r3, [r6, #0]
 8001bb0:	3601      	adds	r6, #1
 8001bb2:	6053      	str	r3, [r2, #4]
 8001bb4:	e7ea      	b.n	8001b8c <HAL_UART_Transmit+0x40>
    return HAL_BUSY;
 8001bb6:	2002      	movs	r0, #2
}
 8001bb8:	b003      	add	sp, #12
 8001bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8001bbc:	2001      	movs	r0, #1
}
 8001bbe:	b003      	add	sp, #12
 8001bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001bc2:	6813      	ldr	r3, [r2, #0]
 8001bc4:	061b      	lsls	r3, r3, #24
 8001bc6:	d40c      	bmi.n	8001be2 <HAL_UART_Transmit+0x96>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bc8:	2f00      	cmp	r7, #0
 8001bca:	d033      	beq.n	8001c34 <HAL_UART_Transmit+0xe8>
 8001bcc:	f7ff f920 	bl	8000e10 <HAL_GetTick>
 8001bd0:	1b40      	subs	r0, r0, r5
 8001bd2:	4287      	cmp	r7, r0
 8001bd4:	6822      	ldr	r2, [r4, #0]
 8001bd6:	d32d      	bcc.n	8001c34 <HAL_UART_Transmit+0xe8>
 8001bd8:	1c78      	adds	r0, r7, #1
 8001bda:	d1f2      	bne.n	8001bc2 <HAL_UART_Transmit+0x76>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001bdc:	6810      	ldr	r0, [r2, #0]
 8001bde:	0601      	lsls	r1, r0, #24
 8001be0:	d5fc      	bpl.n	8001bdc <HAL_UART_Transmit+0x90>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001be2:	8833      	ldrh	r3, [r6, #0]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001be4:	6921      	ldr	r1, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bea:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001bec:	2900      	cmp	r1, #0
 8001bee:	d134      	bne.n	8001c5a <HAL_UART_Transmit+0x10e>
          pData +=2U;
 8001bf0:	3602      	adds	r6, #2
 8001bf2:	e7cb      	b.n	8001b8c <HAL_UART_Transmit+0x40>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001bf4:	6813      	ldr	r3, [r2, #0]
 8001bf6:	065b      	lsls	r3, r3, #25
 8001bf8:	d40b      	bmi.n	8001c12 <HAL_UART_Transmit+0xc6>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bfa:	b1df      	cbz	r7, 8001c34 <HAL_UART_Transmit+0xe8>
 8001bfc:	f7ff f908 	bl	8000e10 <HAL_GetTick>
 8001c00:	1b40      	subs	r0, r0, r5
 8001c02:	4287      	cmp	r7, r0
 8001c04:	6822      	ldr	r2, [r4, #0]
 8001c06:	d315      	bcc.n	8001c34 <HAL_UART_Transmit+0xe8>
 8001c08:	1c78      	adds	r0, r7, #1
 8001c0a:	d1f3      	bne.n	8001bf4 <HAL_UART_Transmit+0xa8>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001c0c:	6813      	ldr	r3, [r2, #0]
 8001c0e:	0659      	lsls	r1, r3, #25
 8001c10:	d5fc      	bpl.n	8001c0c <HAL_UART_Transmit+0xc0>
    huart->gState = HAL_UART_STATE_READY;
 8001c12:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001c14:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8001c16:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001c1a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001c1e:	e7cb      	b.n	8001bb8 <HAL_UART_Transmit+0x6c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001c20:	6813      	ldr	r3, [r2, #0]
 8001c22:	061b      	lsls	r3, r3, #24
 8001c24:	d4c3      	bmi.n	8001bae <HAL_UART_Transmit+0x62>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c26:	b12f      	cbz	r7, 8001c34 <HAL_UART_Transmit+0xe8>
 8001c28:	f7ff f8f2 	bl	8000e10 <HAL_GetTick>
 8001c2c:	1b40      	subs	r0, r0, r5
 8001c2e:	4287      	cmp	r7, r0
 8001c30:	6822      	ldr	r2, [r4, #0]
 8001c32:	d2b7      	bcs.n	8001ba4 <HAL_UART_Transmit+0x58>
        huart->gState  = HAL_UART_STATE_READY;
 8001c34:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8001c36:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8001c38:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c3a:	68d3      	ldr	r3, [r2, #12]
 8001c3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c40:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c42:	6953      	ldr	r3, [r2, #20]
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001c4a:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8001c4e:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8001c52:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8001c56:	b003      	add	sp, #12
 8001c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
          pData +=1U;
 8001c5a:	3601      	adds	r6, #1
 8001c5c:	e796      	b.n	8001b8c <HAL_UART_Transmit+0x40>
 8001c5e:	bf00      	nop

08001c60 <HAL_UART_Receive_DMA>:
{
 8001c60:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001c62:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
{
 8001c66:	b082      	sub	sp, #8
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001c68:	2c20      	cmp	r4, #32
 8001c6a:	d138      	bne.n	8001cde <HAL_UART_Receive_DMA+0x7e>
    if((pData == NULL) || (Size == 0U))
 8001c6c:	2900      	cmp	r1, #0
 8001c6e:	d039      	beq.n	8001ce4 <HAL_UART_Receive_DMA+0x84>
 8001c70:	2a00      	cmp	r2, #0
 8001c72:	d037      	beq.n	8001ce4 <HAL_UART_Receive_DMA+0x84>
    __HAL_LOCK(huart);
 8001c74:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d030      	beq.n	8001cde <HAL_UART_Receive_DMA+0x7e>
 8001c7c:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c7e:	2500      	movs	r5, #0
 8001c80:	4613      	mov	r3, r2
    __HAL_LOCK(huart);
 8001c82:	2601      	movs	r6, #1
 8001c84:	460a      	mov	r2, r1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c86:	2122      	movs	r1, #34	; 0x22
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001c88:	6b40      	ldr	r0, [r0, #52]	; 0x34
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c8a:	63e5      	str	r5, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8001c8c:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c90:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001c94:	4e15      	ldr	r6, [pc, #84]	; (8001cec <HAL_UART_Receive_DMA+0x8c>)
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001c96:	4916      	ldr	r1, [pc, #88]	; (8001cf0 <HAL_UART_Receive_DMA+0x90>)
    huart->pRxBuffPtr = pData;
 8001c98:	62a2      	str	r2, [r4, #40]	; 0x28
    huart->RxXferSize = Size;
 8001c9a:	85a3      	strh	r3, [r4, #44]	; 0x2c
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001c9c:	6286      	str	r6, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001c9e:	62c1      	str	r1, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001ca0:	4e14      	ldr	r6, [pc, #80]	; (8001cf4 <HAL_UART_Receive_DMA+0x94>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001ca2:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 8001ca4:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001ca6:	6306      	str	r6, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001ca8:	3104      	adds	r1, #4
 8001caa:	f7ff f969 	bl	8000f80 <HAL_DMA_Start_IT>
    return HAL_OK;
 8001cae:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	9501      	str	r5, [sp, #4]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	9201      	str	r2, [sp, #4]
 8001cb8:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8001cba:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001cbe:	9201      	str	r2, [sp, #4]
 8001cc0:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cc8:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cca:	695a      	ldr	r2, [r3, #20]
 8001ccc:	f042 0201 	orr.w	r2, r2, #1
 8001cd0:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001cd2:	695a      	ldr	r2, [r3, #20]
 8001cd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cd8:	615a      	str	r2, [r3, #20]
}
 8001cda:	b002      	add	sp, #8
 8001cdc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8001cde:	2002      	movs	r0, #2
}
 8001ce0:	b002      	add	sp, #8
 8001ce2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001ce4:	2001      	movs	r0, #1
}
 8001ce6:	b002      	add	sp, #8
 8001ce8:	bd70      	pop	{r4, r5, r6, pc}
 8001cea:	bf00      	nop
 8001cec:	08001d01 	.word	0x08001d01
 8001cf0:	08001da9 	.word	0x08001da9
 8001cf4:	08001db9 	.word	0x08001db9

08001cf8 <HAL_UART_TxCpltCallback>:
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop

08001cfc <HAL_UART_RxCpltCallback>:
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop

08001d00 <UART_DMAReceiveCplt>:
{
 8001d00:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d02:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d04:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f013 0320 	ands.w	r3, r3, #32
 8001d0c:	d110      	bne.n	8001d30 <UART_DMAReceiveCplt+0x30>
    huart->RxState = HAL_UART_STATE_READY;
 8001d0e:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d10:	6802      	ldr	r2, [r0, #0]
    huart->RxXferCount = 0U;
 8001d12:	85c3      	strh	r3, [r0, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d14:	68d3      	ldr	r3, [r2, #12]
 8001d16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d1a:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d1c:	6953      	ldr	r3, [r2, #20]
 8001d1e:	f023 0301 	bic.w	r3, r3, #1
 8001d22:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d24:	6953      	ldr	r3, [r2, #20]
 8001d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d2a:	6153      	str	r3, [r2, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001d2c:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8001d30:	f7ff ffe4 	bl	8001cfc <HAL_UART_RxCpltCallback>
}
 8001d34:	bd08      	pop	{r3, pc}
 8001d36:	bf00      	nop

08001d38 <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8001d38:	b510      	push	{r4, lr}
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d3a:	6884      	ldr	r4, [r0, #8]
 8001d3c:	6901      	ldr	r1, [r0, #16]
 8001d3e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8001d42:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d44:	6802      	ldr	r2, [r0, #0]
 8001d46:	d020      	beq.n	8001d8a <UART_Receive_IT.part.1+0x52>
 8001d48:	1c5c      	adds	r4, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001d4a:	6852      	ldr	r2, [r2, #4]
 8001d4c:	6284      	str	r4, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001d4e:	b9c9      	cbnz	r1, 8001d84 <UART_Receive_IT.part.1+0x4c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001d50:	701a      	strb	r2, [r3, #0]
    if(--huart->RxXferCount == 0U)
 8001d52:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8001d54:	3b01      	subs	r3, #1
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8001d5a:	b98b      	cbnz	r3, 8001d80 <UART_Receive_IT.part.1+0x48>
      huart->RxState = HAL_UART_STATE_READY;
 8001d5c:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001d5e:	6802      	ldr	r2, [r0, #0]
 8001d60:	68d1      	ldr	r1, [r2, #12]
 8001d62:	f021 0120 	bic.w	r1, r1, #32
 8001d66:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001d68:	68d1      	ldr	r1, [r2, #12]
 8001d6a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001d6e:	60d1      	str	r1, [r2, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001d70:	6951      	ldr	r1, [r2, #20]
 8001d72:	f021 0101 	bic.w	r1, r1, #1
 8001d76:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001d78:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001d7c:	f7ff ffbe 	bl	8001cfc <HAL_UART_RxCpltCallback>
}
 8001d80:	2000      	movs	r0, #0
 8001d82:	bd10      	pop	{r4, pc}
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001d84:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d88:	e7e2      	b.n	8001d50 <UART_Receive_IT.part.1+0x18>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001d8a:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001d8c:	b929      	cbnz	r1, 8001d9a <UART_Receive_IT.part.1+0x62>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001d8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d92:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
 8001d96:	6283      	str	r3, [r0, #40]	; 0x28
 8001d98:	e7db      	b.n	8001d52 <UART_Receive_IT.part.1+0x1a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8001da0:	6283      	str	r3, [r0, #40]	; 0x28
 8001da2:	e7d6      	b.n	8001d52 <UART_Receive_IT.part.1+0x1a>

08001da4 <HAL_UART_RxHalfCpltCallback>:
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <UART_DMARxHalfCplt>:
{
 8001da8:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8001daa:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001dac:	f7ff fffa 	bl	8001da4 <HAL_UART_RxHalfCpltCallback>
}
 8001db0:	bd08      	pop	{r3, pc}
 8001db2:	bf00      	nop

08001db4 <HAL_UART_ErrorCallback>:
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop

08001db8 <UART_DMAError>:
{
 8001db8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dba:	6a43      	ldr	r3, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	6950      	ldr	r0, [r2, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001dc0:	f893 1039 	ldrb.w	r1, [r3, #57]	; 0x39
 8001dc4:	2921      	cmp	r1, #33	; 0x21
 8001dc6:	d01c      	beq.n	8001e02 <UART_DMAError+0x4a>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8001dc8:	6950      	ldr	r0, [r2, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001dca:	f893 103a 	ldrb.w	r1, [r3, #58]	; 0x3a
 8001dce:	2922      	cmp	r1, #34	; 0x22
 8001dd0:	d007      	beq.n	8001de2 <UART_DMAError+0x2a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001dd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001dd4:	4618      	mov	r0, r3
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001dd6:	f042 0210 	orr.w	r2, r2, #16
 8001dda:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001ddc:	f7ff ffea 	bl	8001db4 <HAL_UART_ErrorCallback>
}
 8001de0:	bd08      	pop	{r3, pc}
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001de2:	0641      	lsls	r1, r0, #25
 8001de4:	d5f5      	bpl.n	8001dd2 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8001de6:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_READY;
 8001de8:	2020      	movs	r0, #32
    huart->RxXferCount = 0U;
 8001dea:	85d9      	strh	r1, [r3, #46]	; 0x2e
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dec:	68d1      	ldr	r1, [r2, #12]
 8001dee:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8001df2:	60d1      	str	r1, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001df4:	6951      	ldr	r1, [r2, #20]
 8001df6:	f021 0101 	bic.w	r1, r1, #1
 8001dfa:	6151      	str	r1, [r2, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8001dfc:	f883 003a 	strb.w	r0, [r3, #58]	; 0x3a
 8001e00:	e7e7      	b.n	8001dd2 <UART_DMAError+0x1a>
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001e02:	0600      	lsls	r0, r0, #24
 8001e04:	d5e0      	bpl.n	8001dc8 <UART_DMAError+0x10>
    huart->TxXferCount = 0U;
 8001e06:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8001e08:	2020      	movs	r0, #32
    huart->TxXferCount = 0U;
 8001e0a:	84d9      	strh	r1, [r3, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001e0c:	68d1      	ldr	r1, [r2, #12]
 8001e0e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001e12:	60d1      	str	r1, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001e14:	f883 0039 	strb.w	r0, [r3, #57]	; 0x39
 8001e18:	e7d6      	b.n	8001dc8 <UART_DMAError+0x10>
 8001e1a:	bf00      	nop

08001e1c <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e1c:	6803      	ldr	r3, [r0, #0]
{
 8001e1e:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e20:	681a      	ldr	r2, [r3, #0]
{
 8001e22:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8001e24:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e26:	68dd      	ldr	r5, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e28:	6959      	ldr	r1, [r3, #20]
  if(errorflags == RESET)
 8001e2a:	d04a      	beq.n	8001ec2 <HAL_UART_IRQHandler+0xa6>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e2c:	f011 0101 	ands.w	r1, r1, #1
 8001e30:	d050      	beq.n	8001ed4 <HAL_UART_IRQHandler+0xb8>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e32:	07d6      	lsls	r6, r2, #31
 8001e34:	d505      	bpl.n	8001e42 <HAL_UART_IRQHandler+0x26>
 8001e36:	05e8      	lsls	r0, r5, #23
 8001e38:	d503      	bpl.n	8001e42 <HAL_UART_IRQHandler+0x26>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e3a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001e3c:	f040 0001 	orr.w	r0, r0, #1
 8001e40:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e42:	0756      	lsls	r6, r2, #29
 8001e44:	f002 0002 	and.w	r0, r2, #2
 8001e48:	d576      	bpl.n	8001f38 <HAL_UART_IRQHandler+0x11c>
 8001e4a:	b161      	cbz	r1, 8001e66 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e4c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001e4e:	f002 0608 	and.w	r6, r2, #8
 8001e52:	f041 0102 	orr.w	r1, r1, #2
 8001e56:	63e1      	str	r1, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	d172      	bne.n	8001f42 <HAL_UART_IRQHandler+0x126>
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e5c:	b11e      	cbz	r6, 8001e66 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e5e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001e60:	f041 0108 	orr.w	r1, r1, #8
 8001e64:	63e1      	str	r1, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e66:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001e68:	2900      	cmp	r1, #0
 8001e6a:	d032      	beq.n	8001ed2 <HAL_UART_IRQHandler+0xb6>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e6c:	0696      	lsls	r6, r2, #26
 8001e6e:	d501      	bpl.n	8001e74 <HAL_UART_IRQHandler+0x58>
 8001e70:	06a8      	lsls	r0, r5, #26
 8001e72:	d474      	bmi.n	8001f5e <HAL_UART_IRQHandler+0x142>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e74:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001e76:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001e78:	0709      	lsls	r1, r1, #28
 8001e7a:	d402      	bmi.n	8001e82 <HAL_UART_IRQHandler+0x66>
 8001e7c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001e80:	d07a      	beq.n	8001f78 <HAL_UART_IRQHandler+0x15c>
  huart->RxState = HAL_UART_STATE_READY;
 8001e82:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e84:	68da      	ldr	r2, [r3, #12]
 8001e86:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001e8a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e8c:	695a      	ldr	r2, [r3, #20]
 8001e8e:	f022 0201 	bic.w	r2, r2, #1
 8001e92:	615a      	str	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8001e94:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e98:	695a      	ldr	r2, [r3, #20]
 8001e9a:	0652      	lsls	r2, r2, #25
 8001e9c:	d55b      	bpl.n	8001f56 <HAL_UART_IRQHandler+0x13a>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e9e:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001ea0:	6b61      	ldr	r1, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ea2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ea6:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001ea8:	2900      	cmp	r1, #0
 8001eaa:	d054      	beq.n	8001f56 <HAL_UART_IRQHandler+0x13a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001eac:	4b3b      	ldr	r3, [pc, #236]	; (8001f9c <HAL_UART_IRQHandler+0x180>)
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001eae:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001eb0:	634b      	str	r3, [r1, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001eb2:	f7ff f8a9 	bl	8001008 <HAL_DMA_Abort_IT>
 8001eb6:	b160      	cbz	r0, 8001ed2 <HAL_UART_IRQHandler+0xb6>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001eb8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001eba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ebe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001ec0:	4718      	bx	r3
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ec2:	0696      	lsls	r6, r2, #26
 8001ec4:	d509      	bpl.n	8001eda <HAL_UART_IRQHandler+0xbe>
 8001ec6:	06a9      	lsls	r1, r5, #26
 8001ec8:	d507      	bpl.n	8001eda <HAL_UART_IRQHandler+0xbe>
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001eca:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001ece:	2b22      	cmp	r3, #34	; 0x22
 8001ed0:	d04e      	beq.n	8001f70 <HAL_UART_IRQHandler+0x154>
}
 8001ed2:	bd70      	pop	{r4, r5, r6, pc}
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ed4:	f415 7f90 	tst.w	r5, #288	; 0x120
 8001ed8:	d1ab      	bne.n	8001e32 <HAL_UART_IRQHandler+0x16>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001eda:	0616      	lsls	r6, r2, #24
 8001edc:	d40e      	bmi.n	8001efc <HAL_UART_IRQHandler+0xe0>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001ede:	0651      	lsls	r1, r2, #25
 8001ee0:	d5f7      	bpl.n	8001ed2 <HAL_UART_IRQHandler+0xb6>
 8001ee2:	066a      	lsls	r2, r5, #25
 8001ee4:	d5f5      	bpl.n	8001ed2 <HAL_UART_IRQHandler+0xb6>
  huart->gState = HAL_UART_STATE_READY;
 8001ee6:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001ee8:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001eea:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001eec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ef0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001ef2:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001ef6:	f7ff feff 	bl	8001cf8 <HAL_UART_TxCpltCallback>
}
 8001efa:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001efc:	0628      	lsls	r0, r5, #24
 8001efe:	d5ee      	bpl.n	8001ede <HAL_UART_IRQHandler+0xc2>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001f00:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001f04:	2a21      	cmp	r2, #33	; 0x21
 8001f06:	d1e4      	bne.n	8001ed2 <HAL_UART_IRQHandler+0xb6>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f08:	68a1      	ldr	r1, [r4, #8]
 8001f0a:	6a22      	ldr	r2, [r4, #32]
 8001f0c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001f10:	d037      	beq.n	8001f82 <HAL_UART_IRQHandler+0x166>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001f12:	1c51      	adds	r1, r2, #1
 8001f14:	6221      	str	r1, [r4, #32]
 8001f16:	7812      	ldrb	r2, [r2, #0]
 8001f18:	605a      	str	r2, [r3, #4]
    if(--huart->TxXferCount == 0U)
 8001f1a:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001f1c:	3a01      	subs	r2, #1
 8001f1e:	b292      	uxth	r2, r2
 8001f20:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001f22:	2a00      	cmp	r2, #0
 8001f24:	d1d5      	bne.n	8001ed2 <HAL_UART_IRQHandler+0xb6>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f2c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f34:	60da      	str	r2, [r3, #12]
}
 8001f36:	bd70      	pop	{r4, r5, r6, pc}
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f38:	b140      	cbz	r0, 8001f4c <HAL_UART_IRQHandler+0x130>
 8001f3a:	2900      	cmp	r1, #0
 8001f3c:	d093      	beq.n	8001e66 <HAL_UART_IRQHandler+0x4a>
 8001f3e:	f002 0608 	and.w	r6, r2, #8
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f42:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001f44:	f041 0104 	orr.w	r1, r1, #4
 8001f48:	63e1      	str	r1, [r4, #60]	; 0x3c
 8001f4a:	e787      	b.n	8001e5c <HAL_UART_IRQHandler+0x40>
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f4c:	0710      	lsls	r0, r2, #28
 8001f4e:	d58a      	bpl.n	8001e66 <HAL_UART_IRQHandler+0x4a>
 8001f50:	2900      	cmp	r1, #0
 8001f52:	d184      	bne.n	8001e5e <HAL_UART_IRQHandler+0x42>
 8001f54:	e787      	b.n	8001e66 <HAL_UART_IRQHandler+0x4a>
            HAL_UART_ErrorCallback(huart);
 8001f56:	4620      	mov	r0, r4
 8001f58:	f7ff ff2c 	bl	8001db4 <HAL_UART_ErrorCallback>
}
 8001f5c:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001f5e:	f894 203a 	ldrb.w	r2, [r4, #58]	; 0x3a
 8001f62:	2a22      	cmp	r2, #34	; 0x22
 8001f64:	d186      	bne.n	8001e74 <HAL_UART_IRQHandler+0x58>
 8001f66:	4620      	mov	r0, r4
 8001f68:	f7ff fee6 	bl	8001d38 <UART_Receive_IT.part.1>
 8001f6c:	6823      	ldr	r3, [r4, #0]
 8001f6e:	e781      	b.n	8001e74 <HAL_UART_IRQHandler+0x58>
}
 8001f70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001f74:	f7ff bee0 	b.w	8001d38 <UART_Receive_IT.part.1>
        HAL_UART_ErrorCallback(huart);
 8001f78:	4620      	mov	r0, r4
 8001f7a:	f7ff ff1b 	bl	8001db4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f7e:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 8001f80:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001f82:	8811      	ldrh	r1, [r2, #0]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001f84:	6920      	ldr	r0, [r4, #16]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001f86:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001f8a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001f8c:	b910      	cbnz	r0, 8001f94 <HAL_UART_IRQHandler+0x178>
        huart->pTxBuffPtr += 2U;
 8001f8e:	3202      	adds	r2, #2
 8001f90:	6222      	str	r2, [r4, #32]
 8001f92:	e7c2      	b.n	8001f1a <HAL_UART_IRQHandler+0xfe>
        huart->pTxBuffPtr += 1U;
 8001f94:	3201      	adds	r2, #1
 8001f96:	6222      	str	r2, [r4, #32]
 8001f98:	e7bf      	b.n	8001f1a <HAL_UART_IRQHandler+0xfe>
 8001f9a:	bf00      	nop
 8001f9c:	08001fa1 	.word	0x08001fa1

08001fa0 <UART_DMAAbortOnError>:
  huart->RxXferCount = 0x00U;
 8001fa0:	2200      	movs	r2, #0
{
 8001fa2:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fa4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001fa6:	85da      	strh	r2, [r3, #46]	; 0x2e
  HAL_UART_ErrorCallback(huart);
 8001fa8:	4618      	mov	r0, r3
  huart->TxXferCount = 0x00U;
 8001faa:	84da      	strh	r2, [r3, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001fac:	f7ff ff02 	bl	8001db4 <HAL_UART_ErrorCallback>
}
 8001fb0:	bd08      	pop	{r3, pc}
 8001fb2:	bf00      	nop

08001fb4 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <MX_DMA_Init+0x30>)
{
 8001fb6:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fb8:	6958      	ldr	r0, [r3, #20]
{
 8001fba:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fbc:	f040 0001 	orr.w	r0, r0, #1
 8001fc0:	6158      	str	r0, [r3, #20]
 8001fc2:	695b      	ldr	r3, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001fc4:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001fcc:	2105      	movs	r1, #5
 8001fce:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fd0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001fd2:	f7fe ff47 	bl	8000e64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001fd6:	200f      	movs	r0, #15

}
 8001fd8:	b003      	add	sp, #12
 8001fda:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001fde:	f7fe bf77 	b.w	8000ed0 <HAL_NVIC_EnableIRQ>
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <MX_GPIO_Init+0x2c>)
{
 8001fea:	b082      	sub	sp, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fec:	699a      	ldr	r2, [r3, #24]
 8001fee:	f042 0220 	orr.w	r2, r2, #32
 8001ff2:	619a      	str	r2, [r3, #24]
 8001ff4:	699a      	ldr	r2, [r3, #24]
 8001ff6:	f002 0220 	and.w	r2, r2, #32
 8001ffa:	9200      	str	r2, [sp, #0]
 8001ffc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	699a      	ldr	r2, [r3, #24]
 8002000:	f042 0204 	orr.w	r2, r2, #4
 8002004:	619a      	str	r2, [r3, #24]
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	9b01      	ldr	r3, [sp, #4]

}
 8002010:	b002      	add	sp, #8
 8002012:	4770      	bx	lr
 8002014:	40021000 	.word	0x40021000

08002018 <BTN_Object_Released>:
    {
    Nextion_Set_Text(BTN_Object.Name, "Pressed");
    }
void BTN_Object_Released()
    {
    Nextion_Set_Text(BTN_Object.Name, "Released");
 8002018:	4b02      	ldr	r3, [pc, #8]	; (8002024 <BTN_Object_Released+0xc>)
 800201a:	4903      	ldr	r1, [pc, #12]	; (8002028 <BTN_Object_Released+0x10>)
 800201c:	6858      	ldr	r0, [r3, #4]
 800201e:	f000 ba8f 	b.w	8002540 <Nextion_Set_Text>
 8002022:	bf00      	nop
 8002024:	20000b98 	.word	0x20000b98
 8002028:	08005da8 	.word	0x08005da8

0800202c <Page_1_Touched>:
void Page_1_Touched()
    {
    //Nextion_Hide_Object(BTN_Object.Name,true);

    uint32_t timeout = 0xFFFF;
    Page_RCV_Flag = 0;
 800202c:	2300      	movs	r3, #0
    {
 800202e:	b510      	push	{r4, lr}
    Page_RCV_Flag = 0;
 8002030:	4c0d      	ldr	r4, [pc, #52]	; (8002068 <Page_1_Touched+0x3c>)
 8002032:	7023      	strb	r3, [r4, #0]
    Nextion_Get_Current_Page();
 8002034:	f000 fb04 	bl	8002640 <Nextion_Get_Current_Page>
 8002038:	7823      	ldrb	r3, [r4, #0]
 800203a:	b92b      	cbnz	r3, 8002048 <Page_1_Touched+0x1c>
	    Nextion_Set_BCK_Colour(BTN_Object.Name, 63488);
	    }
	}

    Nextion_Backlight_Brightness(50, 0);
    }
 800203c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Nextion_Backlight_Brightness(50, 0);
 8002040:	2100      	movs	r1, #0
 8002042:	2032      	movs	r0, #50	; 0x32
 8002044:	f000 bad4 	b.w	80025f0 <Nextion_Backlight_Brightness>
	if (Current_Page == 1)
 8002048:	4b08      	ldr	r3, [pc, #32]	; (800206c <Page_1_Touched+0x40>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d1f5      	bne.n	800203c <Page_1_Touched+0x10>
	    Nextion_Set_BCK_Colour(BTN_Object.Name, 63488);
 8002050:	4b07      	ldr	r3, [pc, #28]	; (8002070 <Page_1_Touched+0x44>)
 8002052:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8002056:	6858      	ldr	r0, [r3, #4]
 8002058:	f000 fa94 	bl	8002584 <Nextion_Set_BCK_Colour>
    }
 800205c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Nextion_Backlight_Brightness(50, 0);
 8002060:	2100      	movs	r1, #0
 8002062:	2032      	movs	r0, #50	; 0x32
 8002064:	f000 bac4 	b.w	80025f0 <Nextion_Backlight_Brightness>
 8002068:	200009de 	.word	0x200009de
 800206c:	200009dc 	.word	0x200009dc
 8002070:	20000b98 	.word	0x20000b98

08002074 <Page_1_Released>:

void Page_1_Released()
    {
    //Nextion_Hide_Object(BTN_Object.Name,false);
    uint32_t timeout = 0xFFFF;
    Page_RCV_Flag = 0;
 8002074:	2300      	movs	r3, #0
    {
 8002076:	b510      	push	{r4, lr}
    Page_RCV_Flag = 0;
 8002078:	4c0d      	ldr	r4, [pc, #52]	; (80020b0 <Page_1_Released+0x3c>)
 800207a:	7023      	strb	r3, [r4, #0]
    Nextion_Get_Current_Page();
 800207c:	f000 fae0 	bl	8002640 <Nextion_Get_Current_Page>
 8002080:	7823      	ldrb	r3, [r4, #0]
 8002082:	b92b      	cbnz	r3, 8002090 <Page_1_Released+0x1c>
	    Nextion_Set_BCK_Colour(BTN_Object.Name, 48631);
	    }
	}

    Nextion_Backlight_Brightness(80, 0);
    }
 8002084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Nextion_Backlight_Brightness(80, 0);
 8002088:	2100      	movs	r1, #0
 800208a:	2050      	movs	r0, #80	; 0x50
 800208c:	f000 bab0 	b.w	80025f0 <Nextion_Backlight_Brightness>
	if (Current_Page == 1)
 8002090:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <Page_1_Released+0x40>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d1f5      	bne.n	8002084 <Page_1_Released+0x10>
	    Nextion_Set_BCK_Colour(BTN_Object.Name, 48631);
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <Page_1_Released+0x44>)
 800209a:	f64b 51f7 	movw	r1, #48631	; 0xbdf7
 800209e:	6858      	ldr	r0, [r3, #4]
 80020a0:	f000 fa70 	bl	8002584 <Nextion_Set_BCK_Colour>
    }
 80020a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Nextion_Backlight_Brightness(80, 0);
 80020a8:	2100      	movs	r1, #0
 80020aa:	2050      	movs	r0, #80	; 0x50
 80020ac:	f000 baa0 	b.w	80025f0 <Nextion_Backlight_Brightness>
 80020b0:	200009de 	.word	0x200009de
 80020b4:	200009dc 	.word	0x200009dc
 80020b8:	20000b98 	.word	0x20000b98

080020bc <Page_0_Touched>:
    Page_RCV_Flag = 0;
 80020bc:	2300      	movs	r3, #0
    {
 80020be:	b510      	push	{r4, lr}
    Page_RCV_Flag = 0;
 80020c0:	4c09      	ldr	r4, [pc, #36]	; (80020e8 <Page_0_Touched+0x2c>)
 80020c2:	7023      	strb	r3, [r4, #0]
    Nextion_Get_Current_Page();
 80020c4:	f000 fabc 	bl	8002640 <Nextion_Get_Current_Page>
 80020c8:	7823      	ldrb	r3, [r4, #0]
 80020ca:	b903      	cbnz	r3, 80020ce <Page_0_Touched+0x12>
    }
 80020cc:	bd10      	pop	{r4, pc}
	if (Current_Page == 0)
 80020ce:	4b07      	ldr	r3, [pc, #28]	; (80020ec <Page_0_Touched+0x30>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1fa      	bne.n	80020cc <Page_0_Touched+0x10>
    }
 80020d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    Nextion_Set_BCK_Colour(BTN_Object.Name, 63488);
 80020da:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <Page_0_Touched+0x34>)
 80020dc:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80020e0:	6858      	ldr	r0, [r3, #4]
 80020e2:	f000 ba4f 	b.w	8002584 <Nextion_Set_BCK_Colour>
 80020e6:	bf00      	nop
 80020e8:	200009de 	.word	0x200009de
 80020ec:	200009dc 	.word	0x200009dc
 80020f0:	20000b98 	.word	0x20000b98

080020f4 <Page_0_Released>:
    Page_RCV_Flag = 0;
 80020f4:	2300      	movs	r3, #0
    {
 80020f6:	b510      	push	{r4, lr}
    Page_RCV_Flag = 0;
 80020f8:	4c0f      	ldr	r4, [pc, #60]	; (8002138 <Page_0_Released+0x44>)
 80020fa:	7023      	strb	r3, [r4, #0]
    Nextion_Get_Current_Page();
 80020fc:	f000 faa0 	bl	8002640 <Nextion_Get_Current_Page>
 8002100:	7823      	ldrb	r3, [r4, #0]
 8002102:	b93b      	cbnz	r3, 8002114 <Page_0_Released+0x20>
    Page_0_Touch_Count++;
 8002104:	4a0d      	ldr	r2, [pc, #52]	; (800213c <Page_0_Released+0x48>)
 8002106:	7813      	ldrb	r3, [r2, #0]
 8002108:	3301      	adds	r3, #1
 800210a:	b2db      	uxtb	r3, r3
    if (Page_0_Touch_Count == 10)
 800210c:	2b0a      	cmp	r3, #10
 800210e:	d00c      	beq.n	800212a <Page_0_Released+0x36>
    Page_0_Touch_Count++;
 8002110:	7013      	strb	r3, [r2, #0]
    }
 8002112:	bd10      	pop	{r4, pc}
	if (Current_Page == 0)
 8002114:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <Page_0_Released+0x4c>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f3      	bne.n	8002104 <Page_0_Released+0x10>
	    Nextion_Set_BCK_Colour(BTN_Object.Name, 48631);
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <Page_0_Released+0x50>)
 800211e:	f64b 51f7 	movw	r1, #48631	; 0xbdf7
 8002122:	6858      	ldr	r0, [r3, #4]
 8002124:	f000 fa2e 	bl	8002584 <Nextion_Set_BCK_Colour>
 8002128:	e7ec      	b.n	8002104 <Page_0_Released+0x10>
	Page_0_Touch_Count = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	7013      	strb	r3, [r2, #0]
	Nextion_Send_Command("page 4");
 800212e:	4806      	ldr	r0, [pc, #24]	; (8002148 <Page_0_Released+0x54>)
    }
 8002130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Nextion_Send_Command("page 4");
 8002134:	f000 b8a8 	b.w	8002288 <Nextion_Send_Command>
 8002138:	200009de 	.word	0x200009de
 800213c:	200009dd 	.word	0x200009dd
 8002140:	200009dc 	.word	0x200009dc
 8002144:	20000b98 	.word	0x20000b98
 8002148:	08005db4 	.word	0x08005db4

0800214c <Nextion_RX_Page_ID_Callback>:

void Nextion_RX_Page_ID_Callback(uint8_t Page_ID)
    {
    Page_RCV_Flag = 0;
 800214c:	2100      	movs	r1, #0
 800214e:	4a02      	ldr	r2, [pc, #8]	; (8002158 <Nextion_RX_Page_ID_Callback+0xc>)
    Current_Page = Page_ID;
 8002150:	4b02      	ldr	r3, [pc, #8]	; (800215c <Nextion_RX_Page_ID_Callback+0x10>)
    Page_RCV_Flag = 0;
 8002152:	7011      	strb	r1, [r2, #0]
    Current_Page = Page_ID;
 8002154:	7018      	strb	r0, [r3, #0]
    }
 8002156:	4770      	bx	lr
 8002158:	200009de 	.word	0x200009de
 800215c:	200009dc 	.word	0x200009dc

08002160 <Nextion_RX_String_Callback>:

void Nextion_RX_String_Callback(const char* str)
    {

    }
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop

08002164 <Nextion_RX_Number_Callback>:

void Nextion_RX_Number_Callback(uint32_t Number)
    {

    }
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop

08002168 <Nextion_CMD_Finished_Callback>:

void Nextion_CMD_Finished_Callback()
    {

    }
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop

0800216c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800216c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800216e:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002170:	2101      	movs	r1, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002172:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002176:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002178:	f44f 15e0 	mov.w	r5, #1835008	; 0x1c0000
{
 800217c:	b091      	sub	sp, #68	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800217e:	a806      	add	r0, sp, #24
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002180:	9308      	str	r3, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002182:	9301      	str	r3, [sp, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002184:	9309      	str	r3, [sp, #36]	; 0x24
 8002186:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800218a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800218e:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002192:	9106      	str	r1, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002194:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002196:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002198:	e9cd 420d 	strd	r4, r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800219c:	950f      	str	r5, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800219e:	f7ff f905 	bl	80013ac <HAL_RCC_OscConfig>
 80021a2:	b100      	cbz	r0, 80021a6 <SystemClock_Config+0x3a>
 80021a4:	e7fe      	b.n	80021a4 <SystemClock_Config+0x38>
 80021a6:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021a8:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021ae:	a801      	add	r0, sp, #4
 80021b0:	4621      	mov	r1, r4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021b2:	e9cd 4302 	strd	r4, r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021b6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021b8:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021ba:	9204      	str	r2, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021bc:	f7ff fade 	bl	800177c <HAL_RCC_ClockConfig>
 80021c0:	b100      	cbz	r0, 80021c4 <SystemClock_Config+0x58>
 80021c2:	e7fe      	b.n	80021c2 <SystemClock_Config+0x56>
  {
    Error_Handler();
  }
}
 80021c4:	b011      	add	sp, #68	; 0x44
 80021c6:	bd30      	pop	{r4, r5, pc}

080021c8 <main>:
    Page_0_Object.Page_ID = 0;
 80021c8:	2400      	movs	r4, #0
{
 80021ca:	b508      	push	{r3, lr}
  HAL_Init();
 80021cc:	f7fe fe02 	bl	8000dd4 <HAL_Init>
  SystemClock_Config();
 80021d0:	f7ff ffcc 	bl	800216c <SystemClock_Config>
  MX_GPIO_Init();
 80021d4:	f7ff ff08 	bl	8001fe8 <MX_GPIO_Init>
  MX_DMA_Init();
 80021d8:	f7ff feec 	bl	8001fb4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80021dc:	f000 fb06 	bl	80027ec <MX_USART1_UART_Init>
    Nextion_Init();
 80021e0:	f000 f91c 	bl	800241c <Nextion_Init>
    Page_0_Object.Push_Callback = &Page_0_Touched;
 80021e4:	4b12      	ldr	r3, [pc, #72]	; (8002230 <main+0x68>)
    Page_0_Object.Pop_Callback = &Page_0_Released;
 80021e6:	4913      	ldr	r1, [pc, #76]	; (8002234 <main+0x6c>)
    Page_0_Object.Name = "page 0";
 80021e8:	4a13      	ldr	r2, [pc, #76]	; (8002238 <main+0x70>)
    Page_0_Object.Push_Callback = &Page_0_Touched;
 80021ea:	4d14      	ldr	r5, [pc, #80]	; (800223c <main+0x74>)
    Nextion_Add_Object(&Page_0_Object);
 80021ec:	4618      	mov	r0, r3
    Page_0_Object.Page_ID = 0;
 80021ee:	801c      	strh	r4, [r3, #0]
    Page_0_Object.Pop_Callback = &Page_0_Released;
 80021f0:	e9c3 5102 	strd	r5, r1, [r3, #8]
    Page_0_Object.Name = "page 0";
 80021f4:	605a      	str	r2, [r3, #4]
    Nextion_Add_Object(&Page_0_Object);
 80021f6:	f000 f833 	bl	8002260 <Nextion_Add_Object>
    Page_1_Object.Page_ID = 1;
 80021fa:	2001      	movs	r0, #1
    Page_1_Object.Push_Callback = &Page_1_Touched;
 80021fc:	4b10      	ldr	r3, [pc, #64]	; (8002240 <main+0x78>)
    Page_1_Object.Pop_Callback = &Page_1_Released;
 80021fe:	4911      	ldr	r1, [pc, #68]	; (8002244 <main+0x7c>)
    Page_1_Object.Name = "page 1";
 8002200:	4a11      	ldr	r2, [pc, #68]	; (8002248 <main+0x80>)
    Page_1_Object.Push_Callback = &Page_1_Touched;
 8002202:	4d12      	ldr	r5, [pc, #72]	; (800224c <main+0x84>)
    Page_1_Object.Page_ID = 1;
 8002204:	8018      	strh	r0, [r3, #0]
    Nextion_Add_Object(&Page_1_Object);
 8002206:	4618      	mov	r0, r3
    Page_1_Object.Pop_Callback = &Page_1_Released;
 8002208:	e9c3 5102 	strd	r5, r1, [r3, #8]
    Page_1_Object.Name = "page 1";
 800220c:	605a      	str	r2, [r3, #4]
    Nextion_Add_Object(&Page_1_Object);
 800220e:	f000 f827 	bl	8002260 <Nextion_Add_Object>
    BTN_Object.Page_ID = 0;
 8002212:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    BTN_Object.Push_Callback = NULL;
 8002216:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <main+0x88>)
    BTN_Object.Pop_Callback = &BTN_Object_Released;
 8002218:	4d0e      	ldr	r5, [pc, #56]	; (8002254 <main+0x8c>)
    BTN_Object.Name = "b0";
 800221a:	4a0f      	ldr	r2, [pc, #60]	; (8002258 <main+0x90>)
    Nextion_Add_Object(&BTN_Object);
 800221c:	4618      	mov	r0, r3
    BTN_Object.Page_ID = 0;
 800221e:	8019      	strh	r1, [r3, #0]
    BTN_Object.Pop_Callback = &BTN_Object_Released;
 8002220:	e9c3 4502 	strd	r4, r5, [r3, #8]
    BTN_Object.Name = "b0";
 8002224:	605a      	str	r2, [r3, #4]
    Nextion_Add_Object(&BTN_Object);
 8002226:	f000 f81b 	bl	8002260 <Nextion_Add_Object>
	Nextion_Loop();
 800222a:	f000 f85d 	bl	80022e8 <Nextion_Loop>
 800222e:	e7fc      	b.n	800222a <main+0x62>
 8002230:	20000b88 	.word	0x20000b88
 8002234:	080020f5 	.word	0x080020f5
 8002238:	08005dbc 	.word	0x08005dbc
 800223c:	080020bd 	.word	0x080020bd
 8002240:	20000b78 	.word	0x20000b78
 8002244:	08002075 	.word	0x08002075
 8002248:	08005dc4 	.word	0x08005dc4
 800224c:	0800202d 	.word	0x0800202d
 8002250:	20000b98 	.word	0x20000b98
 8002254:	08002019 	.word	0x08002019
 8002258:	08005dcc 	.word	0x08005dcc

0800225c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800225c:	e7fe      	b.n	800225c <Error_Handler>
 800225e:	bf00      	nop

08002260 <Nextion_Add_Object>:

/*********************ring buffer stuff stop*******************/

uint8_t Nextion_Add_Object(Nextion_Object_t* PTR)
    {
    if (Nextion_Object_Count < MAX_NEXTION_OBJECTS)
 8002260:	4a07      	ldr	r2, [pc, #28]	; (8002280 <Nextion_Add_Object+0x20>)
 8002262:	8813      	ldrh	r3, [r2, #0]
 8002264:	2b31      	cmp	r3, #49	; 0x31
 8002266:	d808      	bhi.n	800227a <Nextion_Add_Object+0x1a>
    {
 8002268:	b410      	push	{r4}
	{
	Nextion_Object_List[Nextion_Object_Count] = PTR;
 800226a:	4c06      	ldr	r4, [pc, #24]	; (8002284 <Nextion_Add_Object+0x24>)
	Nextion_Object_Count++;
 800226c:	1c59      	adds	r1, r3, #1
	Nextion_Object_List[Nextion_Object_Count] = PTR;
 800226e:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
	Nextion_Object_Count++;
 8002272:	8011      	strh	r1, [r2, #0]
	return 1;
 8002274:	2001      	movs	r0, #1
	}
    return 0;
    }
 8002276:	bc10      	pop	{r4}
 8002278:	4770      	bx	lr
    return 0;
 800227a:	2000      	movs	r0, #0
    }
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	200009e2 	.word	0x200009e2
 8002284:	200009e4 	.word	0x200009e4

08002288 <Nextion_Send_Command>:
 * Send command to Nextion.
 *
 * @param cmd - the string of command.
 */
void Nextion_Send_Command(const char* cmd)
    {
 8002288:	b510      	push	{r4, lr}
 800228a:	b08a      	sub	sp, #40	; 0x28
 800228c:	4604      	mov	r4, r0

    char buf[30] =
 800228e:	221e      	movs	r2, #30
 8002290:	a802      	add	r0, sp, #8
 8002292:	2100      	movs	r1, #0
 8002294:	f000 fb76 	bl	8002984 <memset>
	{
	0
	};
    char sps = 0xFF;

    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 8002298:	23ff      	movs	r3, #255	; 0xff
 800229a:	4622      	mov	r2, r4
 800229c:	e9cd 3300 	strd	r3, r3, [sp]
 80022a0:	4907      	ldr	r1, [pc, #28]	; (80022c0 <Nextion_Send_Command+0x38>)
 80022a2:	a802      	add	r0, sp, #8
 80022a4:	f000 fb76 	bl	8002994 <sprintf>

    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 80022a8:	a802      	add	r0, sp, #8
 80022aa:	f7fd ff51 	bl	8000150 <strlen>
 80022ae:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <Nextion_Send_Command+0x3c>)
 80022b0:	b282      	uxth	r2, r0
 80022b2:	a902      	add	r1, sp, #8
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	2332      	movs	r3, #50	; 0x32
 80022b8:	f7ff fc48 	bl	8001b4c <HAL_UART_Transmit>

    }
 80022bc:	b00a      	add	sp, #40	; 0x28
 80022be:	bd10      	pop	{r4, pc}
 80022c0:	08005e1c 	.word	0x08005e1c
 80022c4:	20000008 	.word	0x20000008

080022c8 <Nextion_UART_RX_ISR>:


void Nextion_UART_RX_ISR()
    {

    if (__HAL_UART_GET_FLAG(Nextion_UART, UART_FLAG_IDLE))
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <Nextion_UART_RX_ISR+0x18>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	06d2      	lsls	r2, r2, #27
 80022d2:	d504      	bpl.n	80022de <Nextion_UART_RX_ISR+0x16>
	{

	Idle_Interrupt_Flag = 1;
 80022d4:	2101      	movs	r1, #1
 80022d6:	4a03      	ldr	r2, [pc, #12]	; (80022e4 <Nextion_UART_RX_ISR+0x1c>)
 80022d8:	7011      	strb	r1, [r2, #0]

	/*clear idle interrupt*/
	Nextion_UART->Instance->SR;
 80022da:	681a      	ldr	r2, [r3, #0]
	Nextion_UART->Instance->DR;
 80022dc:	685b      	ldr	r3, [r3, #4]

	}
    }
 80022de:	4770      	bx	lr
 80022e0:	20000008 	.word	0x20000008
 80022e4:	200009e0 	.word	0x200009e0

080022e8 <Nextion_Loop>:

void Nextion_Loop()
    {

    static uint8_t rx_char_count = 0;
    char rx_char = 0;
 80022e8:	2200      	movs	r2, #0
    {
 80022ea:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t data_received = 0;
    uint8_t rx_number = 0;

    if (Idle_Interrupt_Flag)
 80022ec:	4b42      	ldr	r3, [pc, #264]	; (80023f8 <Nextion_Loop+0x110>)
    {
 80022ee:	b083      	sub	sp, #12
    if (Idle_Interrupt_Flag)
 80022f0:	7819      	ldrb	r1, [r3, #0]
    char rx_char = 0;
 80022f2:	f88d 2007 	strb.w	r2, [sp, #7]
    if (Idle_Interrupt_Flag)
 80022f6:	b311      	cbz	r1, 800233e <Nextion_Loop+0x56>
	{

	Idle_Interrupt_Flag = 0;
 80022f8:	701a      	strb	r2, [r3, #0]

	/*data is written to buffer via uart DMA in background*/
	/* need to update Write_Index manually */
	UPDATE_RING_BUFFER();
 80022fa:	4a40      	ldr	r2, [pc, #256]	; (80023fc <Nextion_Loop+0x114>)
 80022fc:	4940      	ldr	r1, [pc, #256]	; (8002400 <Nextion_Loop+0x118>)

	while (Ring_Buffer_Get_Count(&UART_Ring_Buffer_Handle))
 80022fe:	4614      	mov	r4, r2
	UPDATE_RING_BUFFER();
 8002300:	680b      	ldr	r3, [r1, #0]
			}
		    }
		}
	    else
		{
		Nextion_In_Buffer[rx_char_count] = rx_char;
 8002302:	4d40      	ldr	r5, [pc, #256]	; (8002404 <Nextion_Loop+0x11c>)
	UPDATE_RING_BUFFER();
 8002304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
		Nextion_In_Buffer[rx_char_count] = rx_char;
 8002306:	4e40      	ldr	r6, [pc, #256]	; (8002408 <Nextion_Loop+0x120>)
	UPDATE_RING_BUFFER();
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002310:	8093      	strh	r3, [r2, #4]
	while (Ring_Buffer_Get_Count(&UART_Ring_Buffer_Handle))
 8002312:	4620      	mov	r0, r4
 8002314:	f000 f9d0 	bl	80026b8 <Ring_Buffer_Get_Count>
 8002318:	b188      	cbz	r0, 800233e <Nextion_Loop+0x56>
	    Ring_Buffer_Get_Char(&UART_Ring_Buffer_Handle, &rx_char);
 800231a:	f10d 0107 	add.w	r1, sp, #7
 800231e:	4620      	mov	r0, r4
 8002320:	f000 f9b2 	bl	8002688 <Ring_Buffer_Get_Char>
	    if (rx_char == 0xFF)
 8002324:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002328:	2bff      	cmp	r3, #255	; 0xff
 800232a:	d00a      	beq.n	8002342 <Nextion_Loop+0x5a>
		Nextion_In_Buffer[rx_char_count] = rx_char;
 800232c:	782a      	ldrb	r2, [r5, #0]
	while (Ring_Buffer_Get_Count(&UART_Ring_Buffer_Handle))
 800232e:	4620      	mov	r0, r4
		rx_char_count++;
 8002330:	1c51      	adds	r1, r2, #1
		Nextion_In_Buffer[rx_char_count] = rx_char;
 8002332:	54b3      	strb	r3, [r6, r2]
		rx_char_count++;
 8002334:	7029      	strb	r1, [r5, #0]
	while (Ring_Buffer_Get_Count(&UART_Ring_Buffer_Handle))
 8002336:	f000 f9bf 	bl	80026b8 <Ring_Buffer_Get_Count>
 800233a:	2800      	cmp	r0, #0
 800233c:	d1ed      	bne.n	800231a <Nextion_Loop+0x32>
		    }
		memset(Nextion_In_Buffer, 0x00, NEXTION_IN_BUFF_SIZE); //reset buffer
		}
	    }
	}
    }
 800233e:	b003      	add	sp, #12
 8002340:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Ring_Buffer_Get_Char(&UART_Ring_Buffer_Handle, &rx_char);
 8002342:	f10d 0107 	add.w	r1, sp, #7
 8002346:	4620      	mov	r0, r4
 8002348:	f000 f99e 	bl	8002688 <Ring_Buffer_Get_Char>
		    if (rx_char == 0xFF)
 800234c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002350:	2bff      	cmp	r3, #255	; 0xff
 8002352:	d1de      	bne.n	8002312 <Nextion_Loop+0x2a>
			Ring_Buffer_Get_Char(&UART_Ring_Buffer_Handle,
 8002354:	f10d 0107 	add.w	r1, sp, #7
 8002358:	4620      	mov	r0, r4
 800235a:	f000 f995 	bl	8002688 <Ring_Buffer_Get_Char>
			if (rx_char == 0xFF)
 800235e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002362:	2bff      	cmp	r3, #255	; 0xff
 8002364:	d1d5      	bne.n	8002312 <Nextion_Loop+0x2a>
			    rx_char_count = 0;
 8002366:	2200      	movs	r2, #0
		switch (Nextion_In_Buffer[0])
 8002368:	7833      	ldrb	r3, [r6, #0]
			    rx_char_count = 0;
 800236a:	702a      	strb	r2, [r5, #0]
		switch (Nextion_In_Buffer[0])
 800236c:	2b66      	cmp	r3, #102	; 0x66
 800236e:	d031      	beq.n	80023d4 <Nextion_Loop+0xec>
 8002370:	d828      	bhi.n	80023c4 <Nextion_Loop+0xdc>
 8002372:	2b01      	cmp	r3, #1
 8002374:	d036      	beq.n	80023e4 <Nextion_Loop+0xfc>
 8002376:	2b65      	cmp	r3, #101	; 0x65
 8002378:	d11d      	bne.n	80023b6 <Nextion_Loop+0xce>
    for (i = 0; i < Nextion_Object_Count; i++)
 800237a:	4b24      	ldr	r3, [pc, #144]	; (800240c <Nextion_Loop+0x124>)
		    Nextion_Find_Object(Nextion_In_Buffer[1],
 800237c:	7877      	ldrb	r7, [r6, #1]
    for (i = 0; i < Nextion_Object_Count; i++)
 800237e:	881a      	ldrh	r2, [r3, #0]
			    Nextion_In_Buffer[2], Nextion_In_Buffer[3]);
 8002380:	f896 c002 	ldrb.w	ip, [r6, #2]
    for (i = 0; i < Nextion_Object_Count; i++)
 8002384:	b1ba      	cbz	r2, 80023b6 <Nextion_Loop+0xce>
 8002386:	4b22      	ldr	r3, [pc, #136]	; (8002410 <Nextion_Loop+0x128>)
 8002388:	3a01      	subs	r2, #1
 800238a:	b292      	uxth	r2, r2
 800238c:	1d18      	adds	r0, r3, #4
 800238e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002392:	e001      	b.n	8002398 <Nextion_Loop+0xb0>
 8002394:	4283      	cmp	r3, r0
 8002396:	d00e      	beq.n	80023b6 <Nextion_Loop+0xce>
	Nextion_Object_t_PTR = Nextion_Object_List[i];
 8002398:	f853 2b04 	ldr.w	r2, [r3], #4
	if (Nextion_Object_t_PTR->Page_ID == pid && Nextion_Object_t_PTR->Component_ID == cid)
 800239c:	7811      	ldrb	r1, [r2, #0]
 800239e:	42b9      	cmp	r1, r7
 80023a0:	d1f8      	bne.n	8002394 <Nextion_Loop+0xac>
 80023a2:	7851      	ldrb	r1, [r2, #1]
 80023a4:	4561      	cmp	r1, ip
 80023a6:	d1f5      	bne.n	8002394 <Nextion_Loop+0xac>
			    Nextion_In_Buffer[2], Nextion_In_Buffer[3]);
 80023a8:	78f3      	ldrb	r3, [r6, #3]
	    if (NEX_EVENT_PUSH == event)
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d01f      	beq.n	80023ee <Nextion_Loop+0x106>
	    else if (NEX_EVENT_POP == event)
 80023ae:	b913      	cbnz	r3, 80023b6 <Nextion_Loop+0xce>
		if (Nextion_Object_t_PTR->Pop_Callback != NULL)
 80023b0:	68d3      	ldr	r3, [r2, #12]
 80023b2:	b103      	cbz	r3, 80023b6 <Nextion_Loop+0xce>
		    Nextion_Object_t_PTR->Pop_Callback();
 80023b4:	4798      	blx	r3
		memset(Nextion_In_Buffer, 0x00, NEXTION_IN_BUFF_SIZE); //reset buffer
 80023b6:	2300      	movs	r3, #0
 80023b8:	6033      	str	r3, [r6, #0]
 80023ba:	6073      	str	r3, [r6, #4]
 80023bc:	60b3      	str	r3, [r6, #8]
 80023be:	60f3      	str	r3, [r6, #12]
 80023c0:	6133      	str	r3, [r6, #16]
 80023c2:	e7a6      	b.n	8002312 <Nextion_Loop+0x2a>
		switch (Nextion_In_Buffer[0])
 80023c4:	2b70      	cmp	r3, #112	; 0x70
 80023c6:	d009      	beq.n	80023dc <Nextion_Loop+0xf4>
 80023c8:	2b71      	cmp	r3, #113	; 0x71
 80023ca:	d1f4      	bne.n	80023b6 <Nextion_Loop+0xce>
		    Nextion_RX_Number_Callback(rx_number);
 80023cc:	7870      	ldrb	r0, [r6, #1]
 80023ce:	f7ff fec9 	bl	8002164 <Nextion_RX_Number_Callback>
		    break;
 80023d2:	e7f0      	b.n	80023b6 <Nextion_Loop+0xce>
		    Nextion_RX_Page_ID_Callback(Nextion_In_Buffer[1]);
 80023d4:	7870      	ldrb	r0, [r6, #1]
 80023d6:	f7ff feb9 	bl	800214c <Nextion_RX_Page_ID_Callback>
		    break;
 80023da:	e7ec      	b.n	80023b6 <Nextion_Loop+0xce>
		    Nextion_RX_String_Callback(&Nextion_In_Buffer[1]);
 80023dc:	480d      	ldr	r0, [pc, #52]	; (8002414 <Nextion_Loop+0x12c>)
 80023de:	f7ff febf 	bl	8002160 <Nextion_RX_String_Callback>
		    break;
 80023e2:	e7e8      	b.n	80023b6 <Nextion_Loop+0xce>
		    CMD_Finished_Flag = 1;
 80023e4:	4a0c      	ldr	r2, [pc, #48]	; (8002418 <Nextion_Loop+0x130>)
 80023e6:	7013      	strb	r3, [r2, #0]
		    Nextion_CMD_Finished_Callback();
 80023e8:	f7ff febe 	bl	8002168 <Nextion_CMD_Finished_Callback>
		    break;
 80023ec:	e7e3      	b.n	80023b6 <Nextion_Loop+0xce>
		if (Nextion_Object_t_PTR->Push_Callback != NULL)
 80023ee:	6893      	ldr	r3, [r2, #8]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d1df      	bne.n	80023b4 <Nextion_Loop+0xcc>
 80023f4:	e7df      	b.n	80023b6 <Nextion_Loop+0xce>
 80023f6:	bf00      	nop
 80023f8:	200009e0 	.word	0x200009e0
 80023fc:	20000b2c 	.word	0x20000b2c
 8002400:	20000008 	.word	0x20000008
 8002404:	20000b38 	.word	0x20000b38
 8002408:	20000ba8 	.word	0x20000ba8
 800240c:	200009e2 	.word	0x200009e2
 8002410:	200009e4 	.word	0x200009e4
 8002414:	20000ba9 	.word	0x20000ba9
 8002418:	200009df 	.word	0x200009df

0800241c <Nextion_Init>:
    {
 800241c:	b5f0      	push	{r4, r5, r6, r7, lr}
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 800241e:	24ff      	movs	r4, #255	; 0xff
    HAL_UART_Receive_DMA(Nextion_UART, (uint8_t*) UART_DMA_RX_Buffer, UART_RING_BUFFER_SIZE);
 8002420:	4d3e      	ldr	r5, [pc, #248]	; (800251c <Nextion_Init+0x100>)
    {
 8002422:	b08b      	sub	sp, #44	; 0x2c
    Ring_Buffer_Init(&UART_Ring_Buffer_Handle, UART_DMA_RX_Buffer, UART_RING_BUFFER_SIZE);
 8002424:	2280      	movs	r2, #128	; 0x80
 8002426:	493e      	ldr	r1, [pc, #248]	; (8002520 <Nextion_Init+0x104>)
 8002428:	483e      	ldr	r0, [pc, #248]	; (8002524 <Nextion_Init+0x108>)
 800242a:	f000 f927 	bl	800267c <Ring_Buffer_Init>
    HAL_UART_Receive_DMA(Nextion_UART, (uint8_t*) UART_DMA_RX_Buffer, UART_RING_BUFFER_SIZE);
 800242e:	2280      	movs	r2, #128	; 0x80
 8002430:	493b      	ldr	r1, [pc, #236]	; (8002520 <Nextion_Init+0x104>)
 8002432:	6828      	ldr	r0, [r5, #0]
 8002434:	f7ff fc14 	bl	8001c60 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(Nextion_UART, UART_IT_IDLE);
 8002438:	682b      	ldr	r3, [r5, #0]
    char buf[30] =
 800243a:	221e      	movs	r2, #30
    __HAL_UART_ENABLE_IT(Nextion_UART, UART_IT_IDLE);
 800243c:	6819      	ldr	r1, [r3, #0]
    char buf[30] =
 800243e:	a802      	add	r0, sp, #8
    __HAL_UART_ENABLE_IT(Nextion_UART, UART_IT_IDLE);
 8002440:	68cb      	ldr	r3, [r1, #12]
    CMD_Finished_Flag = 0;
 8002442:	2700      	movs	r7, #0
    __HAL_UART_ENABLE_IT(Nextion_UART, UART_IT_IDLE);
 8002444:	f043 0310 	orr.w	r3, r3, #16
 8002448:	60cb      	str	r3, [r1, #12]
    char buf[30] =
 800244a:	2100      	movs	r1, #0
 800244c:	f000 fa9a 	bl	8002984 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 8002450:	4623      	mov	r3, r4
 8002452:	4a35      	ldr	r2, [pc, #212]	; (8002528 <Nextion_Init+0x10c>)
 8002454:	4935      	ldr	r1, [pc, #212]	; (800252c <Nextion_Init+0x110>)
 8002456:	e9cd 4400 	strd	r4, r4, [sp]
 800245a:	a802      	add	r0, sp, #8
 800245c:	f000 fa9a 	bl	8002994 <sprintf>
    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 8002460:	a802      	add	r0, sp, #8
 8002462:	f7fd fe75 	bl	8000150 <strlen>
 8002466:	2332      	movs	r3, #50	; 0x32
 8002468:	b282      	uxth	r2, r0
 800246a:	a902      	add	r1, sp, #8
 800246c:	6828      	ldr	r0, [r5, #0]
 800246e:	f7ff fb6d 	bl	8001b4c <HAL_UART_Transmit>
    CMD_Finished_Flag = 0;
 8002472:	4e2f      	ldr	r6, [pc, #188]	; (8002530 <Nextion_Init+0x114>)
    HAL_Delay(1);
 8002474:	2001      	movs	r0, #1
 8002476:	f7fe fcd1 	bl	8000e1c <HAL_Delay>
    char buf[30] =
 800247a:	4639      	mov	r1, r7
 800247c:	221e      	movs	r2, #30
 800247e:	a802      	add	r0, sp, #8
    CMD_Finished_Flag = 0;
 8002480:	7037      	strb	r7, [r6, #0]
    char buf[30] =
 8002482:	f000 fa7f 	bl	8002984 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 8002486:	4623      	mov	r3, r4
 8002488:	4a2a      	ldr	r2, [pc, #168]	; (8002534 <Nextion_Init+0x118>)
 800248a:	4928      	ldr	r1, [pc, #160]	; (800252c <Nextion_Init+0x110>)
 800248c:	e9cd 4400 	strd	r4, r4, [sp]
 8002490:	a802      	add	r0, sp, #8
 8002492:	f000 fa7f 	bl	8002994 <sprintf>
    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 8002496:	a802      	add	r0, sp, #8
 8002498:	f7fd fe5a 	bl	8000150 <strlen>
 800249c:	2332      	movs	r3, #50	; 0x32
 800249e:	b282      	uxth	r2, r0
 80024a0:	a902      	add	r1, sp, #8
 80024a2:	6828      	ldr	r0, [r5, #0]
 80024a4:	f7ff fb52 	bl	8001b4c <HAL_UART_Transmit>
 80024a8:	4c23      	ldr	r4, [pc, #140]	; (8002538 <Nextion_Init+0x11c>)
    CMD_Finished_Flag = 0;
 80024aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ae:	7037      	strb	r7, [r6, #0]
 80024b0:	e001      	b.n	80024b6 <Nextion_Init+0x9a>
    while (!Idle_Interrupt_Flag && --timeout)
 80024b2:	3b01      	subs	r3, #1
 80024b4:	d02f      	beq.n	8002516 <Nextion_Init+0xfa>
 80024b6:	7822      	ldrb	r2, [r4, #0]
 80024b8:	2a00      	cmp	r2, #0
 80024ba:	d0fa      	beq.n	80024b2 <Nextion_Init+0x96>
	Nextion_Loop();
 80024bc:	f7ff ff14 	bl	80022e8 <Nextion_Loop>
	if (CMD_Finished_Flag)
 80024c0:	7833      	ldrb	r3, [r6, #0]
 80024c2:	b343      	cbz	r3, 8002516 <Nextion_Init+0xfa>
	    CMD_Finished_Flag = 0;
 80024c4:	2700      	movs	r7, #0
    char buf[30] =
 80024c6:	221e      	movs	r2, #30
 80024c8:	4639      	mov	r1, r7
 80024ca:	a802      	add	r0, sp, #8
	    CMD_Finished_Flag = 0;
 80024cc:	7037      	strb	r7, [r6, #0]
    char buf[30] =
 80024ce:	f000 fa59 	bl	8002984 <memset>
    sprintf(buf, "%s%c%c%c", cmd, sps, sps, sps);
 80024d2:	23ff      	movs	r3, #255	; 0xff
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <Nextion_Init+0x120>)
 80024d6:	e9cd 3300 	strd	r3, r3, [sp]
 80024da:	4914      	ldr	r1, [pc, #80]	; (800252c <Nextion_Init+0x110>)
 80024dc:	a802      	add	r0, sp, #8
 80024de:	f000 fa59 	bl	8002994 <sprintf>
    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 80024e2:	a802      	add	r0, sp, #8
 80024e4:	f7fd fe34 	bl	8000150 <strlen>
 80024e8:	2332      	movs	r3, #50	; 0x32
 80024ea:	b282      	uxth	r2, r0
 80024ec:	a902      	add	r1, sp, #8
 80024ee:	6828      	ldr	r0, [r5, #0]
 80024f0:	f7ff fb2c 	bl	8001b4c <HAL_UART_Transmit>
    CMD_Finished_Flag = 0;
 80024f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024f8:	7037      	strb	r7, [r6, #0]
 80024fa:	e001      	b.n	8002500 <Nextion_Init+0xe4>
    while (!Idle_Interrupt_Flag && --timeout)
 80024fc:	3b01      	subs	r3, #1
 80024fe:	d00a      	beq.n	8002516 <Nextion_Init+0xfa>
 8002500:	7822      	ldrb	r2, [r4, #0]
 8002502:	2a00      	cmp	r2, #0
 8002504:	d0fa      	beq.n	80024fc <Nextion_Init+0xe0>
	Nextion_Loop();
 8002506:	f7ff feef 	bl	80022e8 <Nextion_Loop>
	if (CMD_Finished_Flag)
 800250a:	7833      	ldrb	r3, [r6, #0]
 800250c:	b11b      	cbz	r3, 8002516 <Nextion_Init+0xfa>
	    CMD_Finished_Flag = 0;
 800250e:	2300      	movs	r3, #0
	    return NEXTION_OK;
 8002510:	2001      	movs	r0, #1
	    CMD_Finished_Flag = 0;
 8002512:	7033      	strb	r3, [r6, #0]
 8002514:	e000      	b.n	8002518 <Nextion_Init+0xfc>
    return NEXTION_ERR;
 8002516:	2000      	movs	r0, #0
    }
 8002518:	b00b      	add	sp, #44	; 0x2c
 800251a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800251c:	20000008 	.word	0x20000008
 8002520:	20000aac 	.word	0x20000aac
 8002524:	20000b2c 	.word	0x20000b2c
 8002528:	08005dfc 	.word	0x08005dfc
 800252c:	08005e1c 	.word	0x08005e1c
 8002530:	200009df 	.word	0x200009df
 8002534:	08005e00 	.word	0x08005e00
 8002538:	200009e0 	.word	0x200009e0
 800253c:	08005dbc 	.word	0x08005dbc

08002540 <Nextion_Set_Text>:
 *
 *
 */

void Nextion_Set_Text(char *object_name, char *buffer)
    {
 8002540:	b530      	push	{r4, r5, lr}
	0
	};

    char sps = 0xFF;

    sprintf(buf, "%s.txt=\"%s\"%c%c%c", object_name, buffer, sps, sps, sps);
 8002542:	25ff      	movs	r5, #255	; 0xff
    char buf[20] =
 8002544:	2400      	movs	r4, #0
    {
 8002546:	b08b      	sub	sp, #44	; 0x2c
    sprintf(buf, "%s.txt=\"%s\"%c%c%c", object_name, buffer, sps, sps, sps);
 8002548:	460b      	mov	r3, r1
 800254a:	4602      	mov	r2, r0
 800254c:	490b      	ldr	r1, [pc, #44]	; (800257c <Nextion_Set_Text+0x3c>)
 800254e:	e9cd 5501 	strd	r5, r5, [sp, #4]
 8002552:	9500      	str	r5, [sp, #0]
 8002554:	a805      	add	r0, sp, #20
    char buf[20] =
 8002556:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800255a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800255e:	9409      	str	r4, [sp, #36]	; 0x24
    sprintf(buf, "%s.txt=\"%s\"%c%c%c", object_name, buffer, sps, sps, sps);
 8002560:	f000 fa18 	bl	8002994 <sprintf>

    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 8002564:	a805      	add	r0, sp, #20
 8002566:	f7fd fdf3 	bl	8000150 <strlen>
 800256a:	4b05      	ldr	r3, [pc, #20]	; (8002580 <Nextion_Set_Text+0x40>)
 800256c:	b282      	uxth	r2, r0
 800256e:	a905      	add	r1, sp, #20
 8002570:	6818      	ldr	r0, [r3, #0]
 8002572:	2332      	movs	r3, #50	; 0x32
 8002574:	f7ff faea 	bl	8001b4c <HAL_UART_Transmit>
    }
 8002578:	b00b      	add	sp, #44	; 0x2c
 800257a:	bd30      	pop	{r4, r5, pc}
 800257c:	08005e28 	.word	0x08005e28
 8002580:	20000008 	.word	0x20000008

08002584 <Nextion_Set_BCK_Colour>:
 *
 *
 */

void Nextion_Set_BCK_Colour(char *object_name, int colour)
    {
 8002584:	b570      	push	{r4, r5, r6, lr}
	0
	};

    char sps = 0xFF;

    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 8002586:	24ff      	movs	r4, #255	; 0xff
    char buf[20] =
 8002588:	2500      	movs	r5, #0
    {
 800258a:	b08a      	sub	sp, #40	; 0x28
    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 800258c:	460b      	mov	r3, r1
 800258e:	4602      	mov	r2, r0
    {
 8002590:	4606      	mov	r6, r0
    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 8002592:	4914      	ldr	r1, [pc, #80]	; (80025e4 <Nextion_Set_BCK_Colour+0x60>)
 8002594:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8002598:	9400      	str	r4, [sp, #0]
 800259a:	a805      	add	r0, sp, #20
    char buf[20] =
 800259c:	e9cd 5505 	strd	r5, r5, [sp, #20]
 80025a0:	e9cd 5507 	strd	r5, r5, [sp, #28]
 80025a4:	9509      	str	r5, [sp, #36]	; 0x24
    sprintf(buf, "%s.bco=%i%c%c%c", object_name, colour, sps, sps, sps);
 80025a6:	f000 f9f5 	bl	8002994 <sprintf>

    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 80025aa:	a805      	add	r0, sp, #20
 80025ac:	f7fd fdd0 	bl	8000150 <strlen>
 80025b0:	4d0d      	ldr	r5, [pc, #52]	; (80025e8 <Nextion_Set_BCK_Colour+0x64>)
 80025b2:	b282      	uxth	r2, r0
 80025b4:	a905      	add	r1, sp, #20
 80025b6:	6828      	ldr	r0, [r5, #0]
 80025b8:	2332      	movs	r3, #50	; 0x32
 80025ba:	f7ff fac7 	bl	8001b4c <HAL_UART_Transmit>

    sprintf(buf, "ref %s%c%c%c", object_name, sps, sps, sps);
 80025be:	4623      	mov	r3, r4
 80025c0:	4632      	mov	r2, r6
 80025c2:	490a      	ldr	r1, [pc, #40]	; (80025ec <Nextion_Set_BCK_Colour+0x68>)
 80025c4:	e9cd 4400 	strd	r4, r4, [sp]
 80025c8:	a805      	add	r0, sp, #20
 80025ca:	f000 f9e3 	bl	8002994 <sprintf>

    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 80025ce:	a805      	add	r0, sp, #20
 80025d0:	f7fd fdbe 	bl	8000150 <strlen>
 80025d4:	a905      	add	r1, sp, #20
 80025d6:	b282      	uxth	r2, r0
 80025d8:	2332      	movs	r3, #50	; 0x32
 80025da:	6828      	ldr	r0, [r5, #0]
 80025dc:	f7ff fab6 	bl	8001b4c <HAL_UART_Transmit>
    }
 80025e0:	b00a      	add	sp, #40	; 0x28
 80025e2:	bd70      	pop	{r4, r5, r6, pc}
 80025e4:	08005e08 	.word	0x08005e08
 80025e8:	20000008 	.word	0x20000008
 80025ec:	08005e18 	.word	0x08005e18

080025f0 <Nextion_Backlight_Brightness>:
 */

void Nextion_Backlight_Brightness(uint8_t value, uint8_t overide)
    {

    char buf[10] =
 80025f0:	2300      	movs	r3, #0
    {
 80025f2:	b500      	push	{lr}
 80025f4:	b087      	sub	sp, #28
    char buf[10] =
 80025f6:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80025fa:	f8ad 3014 	strh.w	r3, [sp, #20]

    char sps = 0xFF;

    if (overide > 0)
	{
	sprintf(buf, "dims=%i%c%c%c", value, sps, sps, sps);
 80025fe:	23ff      	movs	r3, #255	; 0xff
    {
 8002600:	4602      	mov	r2, r0
	sprintf(buf, "dims=%i%c%c%c", value, sps, sps, sps);
 8002602:	e9cd 3300 	strd	r3, r3, [sp]
    if (overide > 0)
 8002606:	b981      	cbnz	r1, 800262a <Nextion_Backlight_Brightness+0x3a>
	}
    else
	{
	sprintf(buf, "dim=%i%c%c%c", value, sps, sps, sps);
 8002608:	490a      	ldr	r1, [pc, #40]	; (8002634 <Nextion_Backlight_Brightness+0x44>)
 800260a:	a803      	add	r0, sp, #12
 800260c:	f000 f9c2 	bl	8002994 <sprintf>
	}

    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 8002610:	a803      	add	r0, sp, #12
 8002612:	f7fd fd9d 	bl	8000150 <strlen>
 8002616:	4b08      	ldr	r3, [pc, #32]	; (8002638 <Nextion_Backlight_Brightness+0x48>)
 8002618:	b282      	uxth	r2, r0
 800261a:	a903      	add	r1, sp, #12
 800261c:	6818      	ldr	r0, [r3, #0]
 800261e:	2332      	movs	r3, #50	; 0x32
 8002620:	f7ff fa94 	bl	8001b4c <HAL_UART_Transmit>
    }
 8002624:	b007      	add	sp, #28
 8002626:	f85d fb04 	ldr.w	pc, [sp], #4
	sprintf(buf, "dims=%i%c%c%c", value, sps, sps, sps);
 800262a:	4904      	ldr	r1, [pc, #16]	; (800263c <Nextion_Backlight_Brightness+0x4c>)
 800262c:	a803      	add	r0, sp, #12
 800262e:	f000 f9b1 	bl	8002994 <sprintf>
 8002632:	e7ed      	b.n	8002610 <Nextion_Backlight_Brightness+0x20>
 8002634:	08005de0 	.word	0x08005de0
 8002638:	20000008 	.word	0x20000008
 800263c:	08005dd0 	.word	0x08005dd0

08002640 <Nextion_Get_Current_Page>:
	0
	};

    char sps = 0xFF;

    sprintf(buf, "sendme%c%c%c", sps, sps, sps);
 8002640:	23ff      	movs	r3, #255	; 0xff
    {
 8002642:	b510      	push	{r4, lr}
    char buf[10] =
 8002644:	2400      	movs	r4, #0
    {
 8002646:	b086      	sub	sp, #24
    sprintf(buf, "sendme%c%c%c", sps, sps, sps);
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	4909      	ldr	r1, [pc, #36]	; (8002674 <Nextion_Get_Current_Page+0x34>)
 800264e:	a803      	add	r0, sp, #12
    char buf[10] =
 8002650:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002654:	f8ad 4014 	strh.w	r4, [sp, #20]
    sprintf(buf, "sendme%c%c%c", sps, sps, sps);
 8002658:	f000 f99c 	bl	8002994 <sprintf>

    HAL_UART_Transmit(Nextion_UART, (uint8_t*) &buf, strlen(buf), 50);
 800265c:	a803      	add	r0, sp, #12
 800265e:	f7fd fd77 	bl	8000150 <strlen>
 8002662:	4b05      	ldr	r3, [pc, #20]	; (8002678 <Nextion_Get_Current_Page+0x38>)
 8002664:	b282      	uxth	r2, r0
 8002666:	a903      	add	r1, sp, #12
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	2332      	movs	r3, #50	; 0x32
 800266c:	f7ff fa6e 	bl	8001b4c <HAL_UART_Transmit>

    }
 8002670:	b006      	add	sp, #24
 8002672:	bd10      	pop	{r4, pc}
 8002674:	08005df0 	.word	0x08005df0
 8002678:	20000008 	.word	0x20000008

0800267c <Ring_Buffer_Init>:

void Ring_Buffer_Init(Ring_Buffer_t* handle, char* buffer, uint16_t size)
    {
    handle->Buffer        =  buffer;
    handle->Read_Index    =  0;
    handle->Write_Index   =  0;
 800267c:	2300      	movs	r3, #0
    handle->Buffer        =  buffer;
 800267e:	6001      	str	r1, [r0, #0]
    handle->Size          =  size;
 8002680:	8102      	strh	r2, [r0, #8]
    handle->Write_Index   =  0;
 8002682:	6043      	str	r3, [r0, #4]
    }
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop

08002688 <Ring_Buffer_Get_Char>:


uint8_t Ring_Buffer_Get_Char(Ring_Buffer_t* handle, char* data)
    {

    if (handle->Read_Index == handle->Write_Index)
 8002688:	88c2      	ldrh	r2, [r0, #6]
    {
 800268a:	4603      	mov	r3, r0
    if (handle->Read_Index == handle->Write_Index)
 800268c:	8880      	ldrh	r0, [r0, #4]
 800268e:	4290      	cmp	r0, r2
 8002690:	d00e      	beq.n	80026b0 <Ring_Buffer_Get_Char+0x28>
	{
	*data = 0;
	return 0;
	}

    *data = handle->Buffer[handle->Read_Index];
 8002692:	6818      	ldr	r0, [r3, #0]
 8002694:	5c82      	ldrb	r2, [r0, r2]
 8002696:	700a      	strb	r2, [r1, #0]

    handle->Read_Index++;
 8002698:	88da      	ldrh	r2, [r3, #6]

    if (handle->Read_Index == handle->Size)
 800269a:	8919      	ldrh	r1, [r3, #8]
    handle->Read_Index++;
 800269c:	3201      	adds	r2, #1
 800269e:	b292      	uxth	r2, r2
    if (handle->Read_Index == handle->Size)
 80026a0:	4291      	cmp	r1, r2
    handle->Read_Index++;
 80026a2:	80da      	strh	r2, [r3, #6]
	{
	handle->Read_Index = 0;
 80026a4:	bf03      	ittte	eq
 80026a6:	2200      	moveq	r2, #0
	}

    return 1;
 80026a8:	2001      	moveq	r0, #1
	handle->Read_Index = 0;
 80026aa:	80da      	strheq	r2, [r3, #6]
    return 1;
 80026ac:	2001      	movne	r0, #1
    }
 80026ae:	4770      	bx	lr
	*data = 0;
 80026b0:	2000      	movs	r0, #0
 80026b2:	7008      	strb	r0, [r1, #0]
	return 0;
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop

080026b8 <Ring_Buffer_Get_Count>:
    }


uint8_t Ring_Buffer_Get_Count(Ring_Buffer_t* handle)
    {
    if (handle->Write_Index >= handle->Read_Index)
 80026b8:	8881      	ldrh	r1, [r0, #4]
 80026ba:	88c2      	ldrh	r2, [r0, #6]
 80026bc:	b2cb      	uxtb	r3, r1
 80026be:	4291      	cmp	r1, r2
	{
	return (handle->Write_Index - handle->Read_Index);
	}
    return (handle->Size - (handle->Read_Index - handle->Write_Index ));
 80026c0:	bf38      	it	cc
 80026c2:	7a00      	ldrbcc	r0, [r0, #8]
    {
 80026c4:	b410      	push	{r4}
    return (handle->Size - (handle->Read_Index - handle->Write_Index ));
 80026c6:	bf38      	it	cc
 80026c8:	18c0      	addcc	r0, r0, r3
 80026ca:	b2d4      	uxtb	r4, r2
	return (handle->Write_Index - handle->Read_Index);
 80026cc:	bf2c      	ite	cs
 80026ce:	1b18      	subcs	r0, r3, r4
    return (handle->Size - (handle->Read_Index - handle->Write_Index ));
 80026d0:	1b00      	subcc	r0, r0, r4
 80026d2:	b2c0      	uxtb	r0, r0
    }
 80026d4:	bc10      	pop	{r4}
 80026d6:	4770      	bx	lr

080026d8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80026d8:	4b0e      	ldr	r3, [pc, #56]	; (8002714 <HAL_MspInit+0x3c>)
{
 80026da:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80026dc:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80026de:	490e      	ldr	r1, [pc, #56]	; (8002718 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 80026e0:	f042 0201 	orr.w	r2, r2, #1
 80026e4:	619a      	str	r2, [r3, #24]
 80026e6:	699a      	ldr	r2, [r3, #24]
 80026e8:	f002 0201 	and.w	r2, r2, #1
 80026ec:	9200      	str	r2, [sp, #0]
 80026ee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026f0:	69da      	ldr	r2, [r3, #28]
 80026f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80026f6:	61da      	str	r2, [r3, #28]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002702:	684b      	ldr	r3, [r1, #4]
 8002704:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800270c:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800270e:	b002      	add	sp, #8
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40021000 	.word	0x40021000
 8002718:	40010000 	.word	0x40010000

0800271c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop

08002720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002720:	e7fe      	b.n	8002720 <HardFault_Handler>
 8002722:	bf00      	nop

08002724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002724:	e7fe      	b.n	8002724 <MemManage_Handler>
 8002726:	bf00      	nop

08002728 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002728:	e7fe      	b.n	8002728 <BusFault_Handler>
 800272a:	bf00      	nop

0800272c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800272c:	e7fe      	b.n	800272c <UsageFault_Handler>
 800272e:	bf00      	nop

08002730 <SVC_Handler>:
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop

08002734 <DebugMon_Handler>:
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop

08002738 <PendSV_Handler>:
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop

0800273c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800273c:	f7fe bb5c 	b.w	8000df8 <HAL_IncTick>

08002740 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002740:	4801      	ldr	r0, [pc, #4]	; (8002748 <DMA1_Channel5_IRQHandler+0x8>)
 8002742:	f7fe bcad 	b.w	80010a0 <HAL_DMA_IRQHandler>
 8002746:	bf00      	nop
 8002748:	20000bbc 	.word	0x20000bbc

0800274c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800274c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */
  Nextion_UART_RX_ISR();
 800274e:	f7ff fdbb 	bl	80022c8 <Nextion_UART_RX_ISR>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002752:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_UART_IRQHandler(&huart1);
 8002756:	4801      	ldr	r0, [pc, #4]	; (800275c <USART1_IRQHandler+0x10>)
 8002758:	f7ff bb60 	b.w	8001e1c <HAL_UART_IRQHandler>
 800275c:	20000c00 	.word	0x20000c00

08002760 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002760:	4a0c      	ldr	r2, [pc, #48]	; (8002794 <_sbrk+0x34>)
{
 8002762:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8002764:	6813      	ldr	r3, [r2, #0]
 8002766:	b133      	cbz	r3, 8002776 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002768:	4669      	mov	r1, sp
 800276a:	4418      	add	r0, r3
 800276c:	4288      	cmp	r0, r1
 800276e:	d809      	bhi.n	8002784 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8002770:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8002772:	4618      	mov	r0, r3
 8002774:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8002776:	4908      	ldr	r1, [pc, #32]	; (8002798 <_sbrk+0x38>)
 8002778:	460b      	mov	r3, r1
 800277a:	6011      	str	r1, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800277c:	4669      	mov	r1, sp
 800277e:	4418      	add	r0, r3
 8002780:	4288      	cmp	r0, r1
 8002782:	d9f5      	bls.n	8002770 <_sbrk+0x10>
		errno = ENOMEM;
 8002784:	f000 f8d4 	bl	8002930 <__errno>
 8002788:	220c      	movs	r2, #12
		return (caddr_t) -1;
 800278a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
		errno = ENOMEM;
 800278e:	6002      	str	r2, [r0, #0]
}
 8002790:	4618      	mov	r0, r3
 8002792:	bd08      	pop	{r3, pc}
 8002794:	20000b3c 	.word	0x20000b3c
 8002798:	20000c50 	.word	0x20000c50

0800279c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800279c:	b430      	push	{r4, r5}

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800279e:	f44f 051f 	mov.w	r5, #10420224	; 0x9f0000
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80027a2:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR |= 0x00000001U;
 80027a6:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <SystemInit+0x44>)
  RCC->CFGR &= 0xF8FF0000U;
 80027a8:	4a0e      	ldr	r2, [pc, #56]	; (80027e4 <SystemInit+0x48>)
  RCC->CR |= 0x00000001U;
 80027aa:	6819      	ldr	r1, [r3, #0]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80027ac:	480e      	ldr	r0, [pc, #56]	; (80027e8 <SystemInit+0x4c>)
  RCC->CR |= 0x00000001U;
 80027ae:	f041 0101 	orr.w	r1, r1, #1
 80027b2:	6019      	str	r1, [r3, #0]
  RCC->CFGR &= 0xF8FF0000U;
 80027b4:	6859      	ldr	r1, [r3, #4]
 80027b6:	400a      	ands	r2, r1
 80027b8:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80027c0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027c4:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027cc:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80027d4:	605a      	str	r2, [r3, #4]
  RCC->CIR = 0x009F0000U;
 80027d6:	609d      	str	r5, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80027d8:	6084      	str	r4, [r0, #8]
#endif 
}
 80027da:	bc30      	pop	{r4, r5}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40021000 	.word	0x40021000
 80027e4:	f8ff0000 	.word	0xf8ff0000
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80027ec:	b538      	push	{r3, r4, r5, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027ee:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 9600;
 80027f0:	f44f 5516 	mov.w	r5, #9600	; 0x2580
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027f4:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 80027f6:	4b09      	ldr	r3, [pc, #36]	; (800281c <MX_USART1_UART_Init+0x30>)
 80027f8:	4c09      	ldr	r4, [pc, #36]	; (8002820 <MX_USART1_UART_Init+0x34>)
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027fa:	4618      	mov	r0, r3
  huart1.Instance = USART1;
 80027fc:	e9c3 4500 	strd	r4, r5, [r3]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002800:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002802:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002806:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002808:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800280c:	f7ff f8ba 	bl	8001984 <HAL_UART_Init>
 8002810:	b900      	cbnz	r0, 8002814 <MX_USART1_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 8002812:	bd38      	pop	{r3, r4, r5, pc}
 8002814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8002818:	f7ff bd20 	b.w	800225c <Error_Handler>
 800281c:	20000c00 	.word	0x20000c00
 8002820:	40013800 	.word	0x40013800

08002824 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002824:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002826:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 8002828:	6802      	ldr	r2, [r0, #0]
 800282a:	4b2a      	ldr	r3, [pc, #168]	; (80028d4 <HAL_UART_MspInit+0xb0>)
{
 800282c:	b086      	sub	sp, #24
  if(uartHandle->Instance==USART1)
 800282e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002834:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(uartHandle->Instance==USART1)
 8002838:	d001      	beq.n	800283e <HAL_UART_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800283a:	b006      	add	sp, #24
 800283c:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800283e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002842:	4606      	mov	r6, r0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002844:	2002      	movs	r0, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002846:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8002848:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800284c:	699a      	ldr	r2, [r3, #24]
 800284e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002852:	619a      	str	r2, [r3, #24]
 8002854:	699a      	ldr	r2, [r3, #24]
 8002856:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800285a:	9200      	str	r2, [sp, #0]
 800285c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285e:	699a      	ldr	r2, [r3, #24]
 8002860:	f042 0204 	orr.w	r2, r2, #4
 8002864:	619a      	str	r2, [r3, #24]
 8002866:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002868:	9102      	str	r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002870:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002872:	9003      	str	r0, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002874:	4818      	ldr	r0, [pc, #96]	; (80028d8 <HAL_UART_MspInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002878:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287a:	f7fe fca7 	bl	80011cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800287e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002882:	a902      	add	r1, sp, #8
 8002884:	4814      	ldr	r0, [pc, #80]	; (80028d8 <HAL_UART_MspInit+0xb4>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002886:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	e9cd 4403 	strd	r4, r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288c:	f7fe fc9e 	bl	80011cc <HAL_GPIO_Init>
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002890:	2080      	movs	r0, #128	; 0x80
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002892:	2220      	movs	r2, #32
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002898:	4d10      	ldr	r5, [pc, #64]	; (80028dc <HAL_UART_MspInit+0xb8>)
 800289a:	4911      	ldr	r1, [pc, #68]	; (80028e0 <HAL_UART_MspInit+0xbc>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800289c:	60e8      	str	r0, [r5, #12]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800289e:	4628      	mov	r0, r5
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028a0:	e9c5 4401 	strd	r4, r4, [r5, #4]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028a4:	e9c5 4404 	strd	r4, r4, [r5, #16]
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80028a8:	6029      	str	r1, [r5, #0]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80028aa:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80028ae:	f7fe fb33 	bl	8000f18 <HAL_DMA_Init>
 80028b2:	b958      	cbnz	r0, 80028cc <HAL_UART_MspInit+0xa8>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80028b4:	2200      	movs	r2, #0
 80028b6:	2105      	movs	r1, #5
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80028b8:	6375      	str	r5, [r6, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80028ba:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80028bc:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80028be:	f7fe fad1 	bl	8000e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028c2:	2025      	movs	r0, #37	; 0x25
 80028c4:	f7fe fb04 	bl	8000ed0 <HAL_NVIC_EnableIRQ>
}
 80028c8:	b006      	add	sp, #24
 80028ca:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80028cc:	f7ff fcc6 	bl	800225c <Error_Handler>
 80028d0:	e7f0      	b.n	80028b4 <HAL_UART_MspInit+0x90>
 80028d2:	bf00      	nop
 80028d4:	40013800 	.word	0x40013800
 80028d8:	40010800 	.word	0x40010800
 80028dc:	20000bbc 	.word	0x20000bbc
 80028e0:	40020058 	.word	0x40020058

080028e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80028e4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80028e6:	e003      	b.n	80028f0 <LoopCopyDataInit>

080028e8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80028ea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80028ec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80028ee:	3104      	adds	r1, #4

080028f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80028f0:	480a      	ldr	r0, [pc, #40]	; (800291c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80028f2:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80028f4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80028f6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80028f8:	d3f6      	bcc.n	80028e8 <CopyDataInit>
  ldr r2, =_sbss
 80028fa:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80028fc:	e002      	b.n	8002904 <LoopFillZerobss>

080028fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80028fe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002900:	f842 3b04 	str.w	r3, [r2], #4

08002904 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002904:	4b08      	ldr	r3, [pc, #32]	; (8002928 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002906:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002908:	d3f9      	bcc.n	80028fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800290a:	f7ff ff47 	bl	800279c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800290e:	f000 f815 	bl	800293c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002912:	f7ff fc59 	bl	80021c8 <main>
  bx lr
 8002916:	4770      	bx	lr
  ldr r3, =_sidata
 8002918:	080060dc 	.word	0x080060dc
  ldr r0, =_sdata
 800291c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002920:	200009c0 	.word	0x200009c0
  ldr r2, =_sbss
 8002924:	200009c0 	.word	0x200009c0
  ldr r3, = _ebss
 8002928:	20000c50 	.word	0x20000c50

0800292c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800292c:	e7fe      	b.n	800292c <ADC1_2_IRQHandler>
	...

08002930 <__errno>:
 8002930:	4b01      	ldr	r3, [pc, #4]	; (8002938 <__errno+0x8>)
 8002932:	6818      	ldr	r0, [r3, #0]
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	20000010 	.word	0x20000010

0800293c <__libc_init_array>:
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	2500      	movs	r5, #0
 8002940:	4e0c      	ldr	r6, [pc, #48]	; (8002974 <__libc_init_array+0x38>)
 8002942:	4c0d      	ldr	r4, [pc, #52]	; (8002978 <__libc_init_array+0x3c>)
 8002944:	1ba4      	subs	r4, r4, r6
 8002946:	10a4      	asrs	r4, r4, #2
 8002948:	42a5      	cmp	r5, r4
 800294a:	d109      	bne.n	8002960 <__libc_init_array+0x24>
 800294c:	f003 fa18 	bl	8005d80 <_init>
 8002950:	2500      	movs	r5, #0
 8002952:	4e0a      	ldr	r6, [pc, #40]	; (800297c <__libc_init_array+0x40>)
 8002954:	4c0a      	ldr	r4, [pc, #40]	; (8002980 <__libc_init_array+0x44>)
 8002956:	1ba4      	subs	r4, r4, r6
 8002958:	10a4      	asrs	r4, r4, #2
 800295a:	42a5      	cmp	r5, r4
 800295c:	d105      	bne.n	800296a <__libc_init_array+0x2e>
 800295e:	bd70      	pop	{r4, r5, r6, pc}
 8002960:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002964:	4798      	blx	r3
 8002966:	3501      	adds	r5, #1
 8002968:	e7ee      	b.n	8002948 <__libc_init_array+0xc>
 800296a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800296e:	4798      	blx	r3
 8002970:	3501      	adds	r5, #1
 8002972:	e7f2      	b.n	800295a <__libc_init_array+0x1e>
 8002974:	080060d0 	.word	0x080060d0
 8002978:	080060d0 	.word	0x080060d0
 800297c:	080060d0 	.word	0x080060d0
 8002980:	080060d8 	.word	0x080060d8

08002984 <memset>:
 8002984:	4603      	mov	r3, r0
 8002986:	4402      	add	r2, r0
 8002988:	4293      	cmp	r3, r2
 800298a:	d100      	bne.n	800298e <memset+0xa>
 800298c:	4770      	bx	lr
 800298e:	f803 1b01 	strb.w	r1, [r3], #1
 8002992:	e7f9      	b.n	8002988 <memset+0x4>

08002994 <sprintf>:
 8002994:	b40e      	push	{r1, r2, r3}
 8002996:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800299a:	b500      	push	{lr}
 800299c:	b09c      	sub	sp, #112	; 0x70
 800299e:	ab1d      	add	r3, sp, #116	; 0x74
 80029a0:	9002      	str	r0, [sp, #8]
 80029a2:	9006      	str	r0, [sp, #24]
 80029a4:	9107      	str	r1, [sp, #28]
 80029a6:	9104      	str	r1, [sp, #16]
 80029a8:	4808      	ldr	r0, [pc, #32]	; (80029cc <sprintf+0x38>)
 80029aa:	4909      	ldr	r1, [pc, #36]	; (80029d0 <sprintf+0x3c>)
 80029ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80029b0:	9105      	str	r1, [sp, #20]
 80029b2:	6800      	ldr	r0, [r0, #0]
 80029b4:	a902      	add	r1, sp, #8
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	f000 f80c 	bl	80029d4 <_svfprintf_r>
 80029bc:	2200      	movs	r2, #0
 80029be:	9b02      	ldr	r3, [sp, #8]
 80029c0:	701a      	strb	r2, [r3, #0]
 80029c2:	b01c      	add	sp, #112	; 0x70
 80029c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80029c8:	b003      	add	sp, #12
 80029ca:	4770      	bx	lr
 80029cc:	20000010 	.word	0x20000010
 80029d0:	ffff0208 	.word	0xffff0208

080029d4 <_svfprintf_r>:
 80029d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d8:	b0d5      	sub	sp, #340	; 0x154
 80029da:	4689      	mov	r9, r1
 80029dc:	4693      	mov	fp, r2
 80029de:	461e      	mov	r6, r3
 80029e0:	9007      	str	r0, [sp, #28]
 80029e2:	f002 f96b 	bl	8004cbc <_localeconv_r>
 80029e6:	6803      	ldr	r3, [r0, #0]
 80029e8:	4618      	mov	r0, r3
 80029ea:	931a      	str	r3, [sp, #104]	; 0x68
 80029ec:	f7fd fbb0 	bl	8000150 <strlen>
 80029f0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80029f4:	900f      	str	r0, [sp, #60]	; 0x3c
 80029f6:	0618      	lsls	r0, r3, #24
 80029f8:	d518      	bpl.n	8002a2c <_svfprintf_r+0x58>
 80029fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80029fe:	b9ab      	cbnz	r3, 8002a2c <_svfprintf_r+0x58>
 8002a00:	2140      	movs	r1, #64	; 0x40
 8002a02:	9807      	ldr	r0, [sp, #28]
 8002a04:	f002 f96a 	bl	8004cdc <_malloc_r>
 8002a08:	f8c9 0000 	str.w	r0, [r9]
 8002a0c:	f8c9 0010 	str.w	r0, [r9, #16]
 8002a10:	b948      	cbnz	r0, 8002a26 <_svfprintf_r+0x52>
 8002a12:	230c      	movs	r3, #12
 8002a14:	9a07      	ldr	r2, [sp, #28]
 8002a16:	6013      	str	r3, [r2, #0]
 8002a18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a1c:	9310      	str	r3, [sp, #64]	; 0x40
 8002a1e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002a20:	b055      	add	sp, #340	; 0x154
 8002a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a26:	2340      	movs	r3, #64	; 0x40
 8002a28:	f8c9 3014 	str.w	r3, [r9, #20]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 8002a32:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 8002a36:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 8002a3a:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 8002a3e:	ac2b      	add	r4, sp, #172	; 0xac
 8002a40:	9428      	str	r4, [sp, #160]	; 0xa0
 8002a42:	9308      	str	r3, [sp, #32]
 8002a44:	930d      	str	r3, [sp, #52]	; 0x34
 8002a46:	9316      	str	r3, [sp, #88]	; 0x58
 8002a48:	931d      	str	r3, [sp, #116]	; 0x74
 8002a4a:	9310      	str	r3, [sp, #64]	; 0x40
 8002a4c:	465d      	mov	r5, fp
 8002a4e:	462b      	mov	r3, r5
 8002a50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a54:	b112      	cbz	r2, 8002a5c <_svfprintf_r+0x88>
 8002a56:	2a25      	cmp	r2, #37	; 0x25
 8002a58:	f040 80e4 	bne.w	8002c24 <_svfprintf_r+0x250>
 8002a5c:	ebb5 070b 	subs.w	r7, r5, fp
 8002a60:	d00e      	beq.n	8002a80 <_svfprintf_r+0xac>
 8002a62:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8002a64:	e9c4 b700 	strd	fp, r7, [r4]
 8002a68:	443b      	add	r3, r7
 8002a6a:	932a      	str	r3, [sp, #168]	; 0xa8
 8002a6c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8002a6e:	3301      	adds	r3, #1
 8002a70:	2b07      	cmp	r3, #7
 8002a72:	9329      	str	r3, [sp, #164]	; 0xa4
 8002a74:	f300 80d8 	bgt.w	8002c28 <_svfprintf_r+0x254>
 8002a78:	3408      	adds	r4, #8
 8002a7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002a7c:	443b      	add	r3, r7
 8002a7e:	9310      	str	r3, [sp, #64]	; 0x40
 8002a80:	782b      	ldrb	r3, [r5, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f001 81a4 	beq.w	8003dd0 <_svfprintf_r+0x13fc>
 8002a88:	1c6b      	adds	r3, r5, #1
 8002a8a:	930e      	str	r3, [sp, #56]	; 0x38
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002a92:	469a      	mov	sl, r3
 8002a94:	270a      	movs	r7, #10
 8002a96:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8002a9a:	9311      	str	r3, [sp, #68]	; 0x44
 8002a9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	930a      	str	r3, [sp, #40]	; 0x28
 8002aa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	930e      	str	r3, [sp, #56]	; 0x38
 8002aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002aaa:	3b20      	subs	r3, #32
 8002aac:	2b5a      	cmp	r3, #90	; 0x5a
 8002aae:	f200 8614 	bhi.w	80036da <_svfprintf_r+0xd06>
 8002ab2:	a201      	add	r2, pc, #4	; (adr r2, 8002ab8 <_svfprintf_r+0xe4>)
 8002ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab8:	08002cbb 	.word	0x08002cbb
 8002abc:	080036db 	.word	0x080036db
 8002ac0:	080036db 	.word	0x080036db
 8002ac4:	08002ccd 	.word	0x08002ccd
 8002ac8:	080036db 	.word	0x080036db
 8002acc:	080036db 	.word	0x080036db
 8002ad0:	080036db 	.word	0x080036db
 8002ad4:	08002c81 	.word	0x08002c81
 8002ad8:	080036db 	.word	0x080036db
 8002adc:	080036db 	.word	0x080036db
 8002ae0:	08002cd3 	.word	0x08002cd3
 8002ae4:	08002ce9 	.word	0x08002ce9
 8002ae8:	080036db 	.word	0x080036db
 8002aec:	08002ce3 	.word	0x08002ce3
 8002af0:	08002ced 	.word	0x08002ced
 8002af4:	080036db 	.word	0x080036db
 8002af8:	08002d1f 	.word	0x08002d1f
 8002afc:	08002d25 	.word	0x08002d25
 8002b00:	08002d25 	.word	0x08002d25
 8002b04:	08002d25 	.word	0x08002d25
 8002b08:	08002d25 	.word	0x08002d25
 8002b0c:	08002d25 	.word	0x08002d25
 8002b10:	08002d25 	.word	0x08002d25
 8002b14:	08002d25 	.word	0x08002d25
 8002b18:	08002d25 	.word	0x08002d25
 8002b1c:	08002d25 	.word	0x08002d25
 8002b20:	080036db 	.word	0x080036db
 8002b24:	080036db 	.word	0x080036db
 8002b28:	080036db 	.word	0x080036db
 8002b2c:	080036db 	.word	0x080036db
 8002b30:	080036db 	.word	0x080036db
 8002b34:	080036db 	.word	0x080036db
 8002b38:	080036db 	.word	0x080036db
 8002b3c:	08002e13 	.word	0x08002e13
 8002b40:	080036db 	.word	0x080036db
 8002b44:	08002d7f 	.word	0x08002d7f
 8002b48:	08002da1 	.word	0x08002da1
 8002b4c:	08002e13 	.word	0x08002e13
 8002b50:	08002e13 	.word	0x08002e13
 8002b54:	08002e13 	.word	0x08002e13
 8002b58:	080036db 	.word	0x080036db
 8002b5c:	080036db 	.word	0x080036db
 8002b60:	080036db 	.word	0x080036db
 8002b64:	080036db 	.word	0x080036db
 8002b68:	08002d45 	.word	0x08002d45
 8002b6c:	080036db 	.word	0x080036db
 8002b70:	080036db 	.word	0x080036db
 8002b74:	080032e1 	.word	0x080032e1
 8002b78:	080036db 	.word	0x080036db
 8002b7c:	080036db 	.word	0x080036db
 8002b80:	080036db 	.word	0x080036db
 8002b84:	0800336d 	.word	0x0800336d
 8002b88:	080036db 	.word	0x080036db
 8002b8c:	08003549 	.word	0x08003549
 8002b90:	080036db 	.word	0x080036db
 8002b94:	080036db 	.word	0x080036db
 8002b98:	08002c41 	.word	0x08002c41
 8002b9c:	080036db 	.word	0x080036db
 8002ba0:	080036db 	.word	0x080036db
 8002ba4:	080036db 	.word	0x080036db
 8002ba8:	080036db 	.word	0x080036db
 8002bac:	080036db 	.word	0x080036db
 8002bb0:	080036db 	.word	0x080036db
 8002bb4:	080036db 	.word	0x080036db
 8002bb8:	080036db 	.word	0x080036db
 8002bbc:	08002e13 	.word	0x08002e13
 8002bc0:	080036db 	.word	0x080036db
 8002bc4:	08002d7f 	.word	0x08002d7f
 8002bc8:	08002da5 	.word	0x08002da5
 8002bcc:	08002e13 	.word	0x08002e13
 8002bd0:	08002e13 	.word	0x08002e13
 8002bd4:	08002e13 	.word	0x08002e13
 8002bd8:	08002d4b 	.word	0x08002d4b
 8002bdc:	08002da5 	.word	0x08002da5
 8002be0:	08002d73 	.word	0x08002d73
 8002be4:	080036db 	.word	0x080036db
 8002be8:	08002d65 	.word	0x08002d65
 8002bec:	080036db 	.word	0x080036db
 8002bf0:	0800329b 	.word	0x0800329b
 8002bf4:	080032e5 	.word	0x080032e5
 8002bf8:	0800334d 	.word	0x0800334d
 8002bfc:	08002d73 	.word	0x08002d73
 8002c00:	080036db 	.word	0x080036db
 8002c04:	0800336d 	.word	0x0800336d
 8002c08:	08002a9d 	.word	0x08002a9d
 8002c0c:	0800354d 	.word	0x0800354d
 8002c10:	080036db 	.word	0x080036db
 8002c14:	080036db 	.word	0x080036db
 8002c18:	0800358b 	.word	0x0800358b
 8002c1c:	080036db 	.word	0x080036db
 8002c20:	08002a9d 	.word	0x08002a9d
 8002c24:	461d      	mov	r5, r3
 8002c26:	e712      	b.n	8002a4e <_svfprintf_r+0x7a>
 8002c28:	aa28      	add	r2, sp, #160	; 0xa0
 8002c2a:	4649      	mov	r1, r9
 8002c2c:	9807      	ldr	r0, [sp, #28]
 8002c2e:	f002 fdba 	bl	80057a6 <__ssprint_r>
 8002c32:	2800      	cmp	r0, #0
 8002c34:	f040 8157 	bne.w	8002ee6 <_svfprintf_r+0x512>
 8002c38:	ac2b      	add	r4, sp, #172	; 0xac
 8002c3a:	e71e      	b.n	8002a7a <_svfprintf_r+0xa6>
 8002c3c:	461e      	mov	r6, r3
 8002c3e:	e72d      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002c40:	4bad      	ldr	r3, [pc, #692]	; (8002ef8 <_svfprintf_r+0x524>)
 8002c42:	f01a 0f20 	tst.w	sl, #32
 8002c46:	931c      	str	r3, [sp, #112]	; 0x70
 8002c48:	f000 84a2 	beq.w	8003590 <_svfprintf_r+0xbbc>
 8002c4c:	3607      	adds	r6, #7
 8002c4e:	f026 0607 	bic.w	r6, r6, #7
 8002c52:	f106 0308 	add.w	r3, r6, #8
 8002c56:	930c      	str	r3, [sp, #48]	; 0x30
 8002c58:	e9d6 6700 	ldrd	r6, r7, [r6]
 8002c5c:	f01a 0f01 	tst.w	sl, #1
 8002c60:	d00a      	beq.n	8002c78 <_svfprintf_r+0x2a4>
 8002c62:	ea56 0307 	orrs.w	r3, r6, r7
 8002c66:	d007      	beq.n	8002c78 <_svfprintf_r+0x2a4>
 8002c68:	2330      	movs	r3, #48	; 0x30
 8002c6a:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8002c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c70:	f04a 0a02 	orr.w	sl, sl, #2
 8002c74:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8002c78:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e33f      	b.n	8003300 <_svfprintf_r+0x92c>
 8002c80:	9807      	ldr	r0, [sp, #28]
 8002c82:	f002 f81b 	bl	8004cbc <_localeconv_r>
 8002c86:	6843      	ldr	r3, [r0, #4]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	931d      	str	r3, [sp, #116]	; 0x74
 8002c8c:	f7fd fa60 	bl	8000150 <strlen>
 8002c90:	9016      	str	r0, [sp, #88]	; 0x58
 8002c92:	9807      	ldr	r0, [sp, #28]
 8002c94:	f002 f812 	bl	8004cbc <_localeconv_r>
 8002c98:	6883      	ldr	r3, [r0, #8]
 8002c9a:	930d      	str	r3, [sp, #52]	; 0x34
 8002c9c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f43f aefc 	beq.w	8002a9c <_svfprintf_r+0xc8>
 8002ca4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f43f aef8 	beq.w	8002a9c <_svfprintf_r+0xc8>
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f43f aef4 	beq.w	8002a9c <_svfprintf_r+0xc8>
 8002cb4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8002cb8:	e6f0      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002cba:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f47f aeec 	bne.w	8002a9c <_svfprintf_r+0xc8>
 8002cc4:	2320      	movs	r3, #32
 8002cc6:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8002cca:	e6e7      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002ccc:	f04a 0a01 	orr.w	sl, sl, #1
 8002cd0:	e6e4      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002cd2:	6832      	ldr	r2, [r6, #0]
 8002cd4:	1d33      	adds	r3, r6, #4
 8002cd6:	2a00      	cmp	r2, #0
 8002cd8:	9211      	str	r2, [sp, #68]	; 0x44
 8002cda:	daaf      	bge.n	8002c3c <_svfprintf_r+0x268>
 8002cdc:	461e      	mov	r6, r3
 8002cde:	4252      	negs	r2, r2
 8002ce0:	9211      	str	r2, [sp, #68]	; 0x44
 8002ce2:	f04a 0a04 	orr.w	sl, sl, #4
 8002ce6:	e6d9      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002ce8:	232b      	movs	r3, #43	; 0x2b
 8002cea:	e7ec      	b.n	8002cc6 <_svfprintf_r+0x2f2>
 8002cec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002cee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002cf0:	7812      	ldrb	r2, [r2, #0]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	2a2a      	cmp	r2, #42	; 0x2a
 8002cf6:	920a      	str	r2, [sp, #40]	; 0x28
 8002cf8:	d10f      	bne.n	8002d1a <_svfprintf_r+0x346>
 8002cfa:	6835      	ldr	r5, [r6, #0]
 8002cfc:	930e      	str	r3, [sp, #56]	; 0x38
 8002cfe:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8002d02:	3604      	adds	r6, #4
 8002d04:	e6ca      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002d06:	fb07 2505 	mla	r5, r7, r5, r2
 8002d0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d0e:	920a      	str	r2, [sp, #40]	; 0x28
 8002d10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d12:	3a30      	subs	r2, #48	; 0x30
 8002d14:	2a09      	cmp	r2, #9
 8002d16:	d9f6      	bls.n	8002d06 <_svfprintf_r+0x332>
 8002d18:	e6c5      	b.n	8002aa6 <_svfprintf_r+0xd2>
 8002d1a:	2500      	movs	r5, #0
 8002d1c:	e7f8      	b.n	8002d10 <_svfprintf_r+0x33c>
 8002d1e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8002d22:	e6bb      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002d24:	2200      	movs	r2, #0
 8002d26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d28:	9211      	str	r2, [sp, #68]	; 0x44
 8002d2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d2c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8002d2e:	3a30      	subs	r2, #48	; 0x30
 8002d30:	fb07 2201 	mla	r2, r7, r1, r2
 8002d34:	9211      	str	r2, [sp, #68]	; 0x44
 8002d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d3a:	920a      	str	r2, [sp, #40]	; 0x28
 8002d3c:	3a30      	subs	r2, #48	; 0x30
 8002d3e:	2a09      	cmp	r2, #9
 8002d40:	d9f3      	bls.n	8002d2a <_svfprintf_r+0x356>
 8002d42:	e6b0      	b.n	8002aa6 <_svfprintf_r+0xd2>
 8002d44:	f04a 0a08 	orr.w	sl, sl, #8
 8002d48:	e6a8      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002d4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b68      	cmp	r3, #104	; 0x68
 8002d50:	bf01      	itttt	eq
 8002d52:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8002d54:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8002d58:	3301      	addeq	r3, #1
 8002d5a:	930e      	streq	r3, [sp, #56]	; 0x38
 8002d5c:	bf18      	it	ne
 8002d5e:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8002d62:	e69b      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002d64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b6c      	cmp	r3, #108	; 0x6c
 8002d6a:	d105      	bne.n	8002d78 <_svfprintf_r+0x3a4>
 8002d6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d6e:	3301      	adds	r3, #1
 8002d70:	930e      	str	r3, [sp, #56]	; 0x38
 8002d72:	f04a 0a20 	orr.w	sl, sl, #32
 8002d76:	e691      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002d78:	f04a 0a10 	orr.w	sl, sl, #16
 8002d7c:	e68e      	b.n	8002a9c <_svfprintf_r+0xc8>
 8002d7e:	2000      	movs	r0, #0
 8002d80:	1d33      	adds	r3, r6, #4
 8002d82:	930c      	str	r3, [sp, #48]	; 0x30
 8002d84:	6833      	ldr	r3, [r6, #0]
 8002d86:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8002d8a:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8002d8e:	4680      	mov	r8, r0
 8002d90:	2501      	movs	r5, #1
 8002d92:	9012      	str	r0, [sp, #72]	; 0x48
 8002d94:	4607      	mov	r7, r0
 8002d96:	900b      	str	r0, [sp, #44]	; 0x2c
 8002d98:	4606      	mov	r6, r0
 8002d9a:	f10d 0bec 	add.w	fp, sp, #236	; 0xec
 8002d9e:	e2fe      	b.n	800339e <_svfprintf_r+0x9ca>
 8002da0:	f04a 0a10 	orr.w	sl, sl, #16
 8002da4:	f01a 0f20 	tst.w	sl, #32
 8002da8:	d020      	beq.n	8002dec <_svfprintf_r+0x418>
 8002daa:	3607      	adds	r6, #7
 8002dac:	f026 0607 	bic.w	r6, r6, #7
 8002db0:	f106 0308 	add.w	r3, r6, #8
 8002db4:	930c      	str	r3, [sp, #48]	; 0x30
 8002db6:	e9d6 6700 	ldrd	r6, r7, [r6]
 8002dba:	2e00      	cmp	r6, #0
 8002dbc:	f177 0300 	sbcs.w	r3, r7, #0
 8002dc0:	da05      	bge.n	8002dce <_svfprintf_r+0x3fa>
 8002dc2:	232d      	movs	r3, #45	; 0x2d
 8002dc4:	4276      	negs	r6, r6
 8002dc6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8002dca:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8002dce:	1c6b      	adds	r3, r5, #1
 8002dd0:	f040 83f1 	bne.w	80035b6 <_svfprintf_r+0xbe2>
 8002dd4:	2f00      	cmp	r7, #0
 8002dd6:	bf08      	it	eq
 8002dd8:	2e0a      	cmpeq	r6, #10
 8002dda:	f080 8423 	bcs.w	8003624 <_svfprintf_r+0xc50>
 8002dde:	3630      	adds	r6, #48	; 0x30
 8002de0:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 8002de4:	f80b 6d01 	strb.w	r6, [fp, #-1]!
 8002de8:	f000 bc08 	b.w	80035fc <_svfprintf_r+0xc28>
 8002dec:	1d33      	adds	r3, r6, #4
 8002dee:	f01a 0f10 	tst.w	sl, #16
 8002df2:	930c      	str	r3, [sp, #48]	; 0x30
 8002df4:	d002      	beq.n	8002dfc <_svfprintf_r+0x428>
 8002df6:	6836      	ldr	r6, [r6, #0]
 8002df8:	17f7      	asrs	r7, r6, #31
 8002dfa:	e7de      	b.n	8002dba <_svfprintf_r+0x3e6>
 8002dfc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8002e00:	6836      	ldr	r6, [r6, #0]
 8002e02:	d001      	beq.n	8002e08 <_svfprintf_r+0x434>
 8002e04:	b236      	sxth	r6, r6
 8002e06:	e7f7      	b.n	8002df8 <_svfprintf_r+0x424>
 8002e08:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8002e0c:	bf18      	it	ne
 8002e0e:	b276      	sxtbne	r6, r6
 8002e10:	e7f2      	b.n	8002df8 <_svfprintf_r+0x424>
 8002e12:	3607      	adds	r6, #7
 8002e14:	f026 0607 	bic.w	r6, r6, #7
 8002e18:	f106 0308 	add.w	r3, r6, #8
 8002e1c:	930c      	str	r3, [sp, #48]	; 0x30
 8002e1e:	6833      	ldr	r3, [r6, #0]
 8002e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e24:	9314      	str	r3, [sp, #80]	; 0x50
 8002e26:	6873      	ldr	r3, [r6, #4]
 8002e28:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002e2a:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8002e2e:	9313      	str	r3, [sp, #76]	; 0x4c
 8002e30:	4638      	mov	r0, r7
 8002e32:	4b32      	ldr	r3, [pc, #200]	; (8002efc <_svfprintf_r+0x528>)
 8002e34:	4631      	mov	r1, r6
 8002e36:	f7fd fde9 	bl	8000a0c <__aeabi_dcmpun>
 8002e3a:	bb00      	cbnz	r0, 8002e7e <_svfprintf_r+0x4aa>
 8002e3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e40:	4b2e      	ldr	r3, [pc, #184]	; (8002efc <_svfprintf_r+0x528>)
 8002e42:	4638      	mov	r0, r7
 8002e44:	4631      	mov	r1, r6
 8002e46:	f7fd fdc3 	bl	80009d0 <__aeabi_dcmple>
 8002e4a:	b9c0      	cbnz	r0, 8002e7e <_svfprintf_r+0x4aa>
 8002e4c:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8002e50:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8002e54:	f7fd fdb2 	bl	80009bc <__aeabi_dcmplt>
 8002e58:	b110      	cbz	r0, 8002e60 <_svfprintf_r+0x48c>
 8002e5a:	232d      	movs	r3, #45	; 0x2d
 8002e5c:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8002e60:	4a27      	ldr	r2, [pc, #156]	; (8002f00 <_svfprintf_r+0x52c>)
 8002e62:	4b28      	ldr	r3, [pc, #160]	; (8002f04 <_svfprintf_r+0x530>)
 8002e64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002e66:	f04f 0800 	mov.w	r8, #0
 8002e6a:	2947      	cmp	r1, #71	; 0x47
 8002e6c:	bfcc      	ite	gt
 8002e6e:	4693      	movgt	fp, r2
 8002e70:	469b      	movle	fp, r3
 8002e72:	2503      	movs	r5, #3
 8002e74:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8002e78:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8002e7c:	e3c4      	b.n	8003608 <_svfprintf_r+0xc34>
 8002e7e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8002e82:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8002e86:	f7fd fdc1 	bl	8000a0c <__aeabi_dcmpun>
 8002e8a:	4680      	mov	r8, r0
 8002e8c:	b140      	cbz	r0, 8002ea0 <_svfprintf_r+0x4cc>
 8002e8e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002e90:	4a1d      	ldr	r2, [pc, #116]	; (8002f08 <_svfprintf_r+0x534>)
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	bfbc      	itt	lt
 8002e96:	232d      	movlt	r3, #45	; 0x2d
 8002e98:	f88d 3083 	strblt.w	r3, [sp, #131]	; 0x83
 8002e9c:	4b1b      	ldr	r3, [pc, #108]	; (8002f0c <_svfprintf_r+0x538>)
 8002e9e:	e7e1      	b.n	8002e64 <_svfprintf_r+0x490>
 8002ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ea2:	f023 0320 	bic.w	r3, r3, #32
 8002ea6:	2b41      	cmp	r3, #65	; 0x41
 8002ea8:	930b      	str	r3, [sp, #44]	; 0x2c
 8002eaa:	d131      	bne.n	8002f10 <_svfprintf_r+0x53c>
 8002eac:	2330      	movs	r3, #48	; 0x30
 8002eae:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8002eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002eb4:	f04a 0a02 	orr.w	sl, sl, #2
 8002eb8:	2b61      	cmp	r3, #97	; 0x61
 8002eba:	bf14      	ite	ne
 8002ebc:	2358      	movne	r3, #88	; 0x58
 8002ebe:	2378      	moveq	r3, #120	; 0x78
 8002ec0:	2d63      	cmp	r5, #99	; 0x63
 8002ec2:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8002ec6:	f340 8111 	ble.w	80030ec <_svfprintf_r+0x718>
 8002eca:	1c69      	adds	r1, r5, #1
 8002ecc:	9807      	ldr	r0, [sp, #28]
 8002ece:	f001 ff05 	bl	8004cdc <_malloc_r>
 8002ed2:	4683      	mov	fp, r0
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	f040 810c 	bne.w	80030f2 <_svfprintf_r+0x71e>
 8002eda:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8002ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ee2:	f8a9 300c 	strh.w	r3, [r9, #12]
 8002ee6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8002eea:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002eee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002ef0:	bf18      	it	ne
 8002ef2:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8002ef6:	e591      	b.n	8002a1c <_svfprintf_r+0x48>
 8002ef8:	08005e79 	.word	0x08005e79
 8002efc:	7fefffff 	.word	0x7fefffff
 8002f00:	08005e5c 	.word	0x08005e5c
 8002f04:	08005e58 	.word	0x08005e58
 8002f08:	08005e64 	.word	0x08005e64
 8002f0c:	08005e60 	.word	0x08005e60
 8002f10:	1c69      	adds	r1, r5, #1
 8002f12:	f000 80f0 	beq.w	80030f6 <_svfprintf_r+0x722>
 8002f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f18:	2b47      	cmp	r3, #71	; 0x47
 8002f1a:	d102      	bne.n	8002f22 <_svfprintf_r+0x54e>
 8002f1c:	2d00      	cmp	r5, #0
 8002f1e:	f000 80ec 	beq.w	80030fa <_svfprintf_r+0x726>
 8002f22:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8002f26:	9315      	str	r3, [sp, #84]	; 0x54
 8002f28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002f2a:	1e1e      	subs	r6, r3, #0
 8002f2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002f2e:	9308      	str	r3, [sp, #32]
 8002f30:	bfb7      	itett	lt
 8002f32:	4633      	movlt	r3, r6
 8002f34:	2300      	movge	r3, #0
 8002f36:	f103 4600 	addlt.w	r6, r3, #2147483648	; 0x80000000
 8002f3a:	232d      	movlt	r3, #45	; 0x2d
 8002f3c:	9319      	str	r3, [sp, #100]	; 0x64
 8002f3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f40:	2b41      	cmp	r3, #65	; 0x41
 8002f42:	f040 80eb 	bne.w	800311c <_svfprintf_r+0x748>
 8002f46:	aa22      	add	r2, sp, #136	; 0x88
 8002f48:	9808      	ldr	r0, [sp, #32]
 8002f4a:	4631      	mov	r1, r6
 8002f4c:	f002 fbd4 	bl	80056f8 <frexp>
 8002f50:	2200      	movs	r2, #0
 8002f52:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002f56:	f7fd fabf 	bl	80004d8 <__aeabi_dmul>
 8002f5a:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8002f5e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f62:	f7fd fd21 	bl	80009a8 <__aeabi_dcmpeq>
 8002f66:	b108      	cbz	r0, 8002f6c <_svfprintf_r+0x598>
 8002f68:	2301      	movs	r3, #1
 8002f6a:	9322      	str	r3, [sp, #136]	; 0x88
 8002f6c:	4fac      	ldr	r7, [pc, #688]	; (8003220 <_svfprintf_r+0x84c>)
 8002f6e:	4bad      	ldr	r3, [pc, #692]	; (8003224 <_svfprintf_r+0x850>)
 8002f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f72:	465e      	mov	r6, fp
 8002f74:	2a61      	cmp	r2, #97	; 0x61
 8002f76:	bf08      	it	eq
 8002f78:	461f      	moveq	r7, r3
 8002f7a:	9712      	str	r7, [sp, #72]	; 0x48
 8002f7c:	1e6f      	subs	r7, r5, #1
 8002f7e:	2200      	movs	r2, #0
 8002f80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002f84:	4ba8      	ldr	r3, [pc, #672]	; (8003228 <_svfprintf_r+0x854>)
 8002f86:	f7fd faa7 	bl	80004d8 <__aeabi_dmul>
 8002f8a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f8e:	f7fd fd53 	bl	8000a38 <__aeabi_d2iz>
 8002f92:	901e      	str	r0, [sp, #120]	; 0x78
 8002f94:	f7fd fa36 	bl	8000404 <__aeabi_i2d>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002fa0:	f7fd f8e2 	bl	8000168 <__aeabi_dsub>
 8002fa4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8002fa6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002fa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002fac:	5c9b      	ldrb	r3, [r3, r2]
 8002fae:	1c7a      	adds	r2, r7, #1
 8002fb0:	f806 3b01 	strb.w	r3, [r6], #1
 8002fb4:	971f      	str	r7, [sp, #124]	; 0x7c
 8002fb6:	d006      	beq.n	8002fc6 <_svfprintf_r+0x5f2>
 8002fb8:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8002fbc:	3f01      	subs	r7, #1
 8002fbe:	f7fd fcf3 	bl	80009a8 <__aeabi_dcmpeq>
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d0db      	beq.n	8002f7e <_svfprintf_r+0x5aa>
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002fcc:	4b97      	ldr	r3, [pc, #604]	; (800322c <_svfprintf_r+0x858>)
 8002fce:	f7fd fd13 	bl	80009f8 <__aeabi_dcmpgt>
 8002fd2:	b960      	cbnz	r0, 8002fee <_svfprintf_r+0x61a>
 8002fd4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4b94      	ldr	r3, [pc, #592]	; (800322c <_svfprintf_r+0x858>)
 8002fdc:	f7fd fce4 	bl	80009a8 <__aeabi_dcmpeq>
 8002fe0:	2800      	cmp	r0, #0
 8002fe2:	f000 8096 	beq.w	8003112 <_svfprintf_r+0x73e>
 8002fe6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002fe8:	07db      	lsls	r3, r3, #31
 8002fea:	f140 8092 	bpl.w	8003112 <_svfprintf_r+0x73e>
 8002fee:	2030      	movs	r0, #48	; 0x30
 8002ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002ff2:	9626      	str	r6, [sp, #152]	; 0x98
 8002ff4:	7bd9      	ldrb	r1, [r3, #15]
 8002ff6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002ff8:	1e53      	subs	r3, r2, #1
 8002ffa:	9326      	str	r3, [sp, #152]	; 0x98
 8002ffc:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8003000:	428b      	cmp	r3, r1
 8003002:	d07d      	beq.n	8003100 <_svfprintf_r+0x72c>
 8003004:	2b39      	cmp	r3, #57	; 0x39
 8003006:	bf0b      	itete	eq
 8003008:	9b12      	ldreq	r3, [sp, #72]	; 0x48
 800300a:	3301      	addne	r3, #1
 800300c:	7a9b      	ldrbeq	r3, [r3, #10]
 800300e:	b2db      	uxtbne	r3, r3
 8003010:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003014:	4633      	mov	r3, r6
 8003016:	eba3 030b 	sub.w	r3, r3, fp
 800301a:	9308      	str	r3, [sp, #32]
 800301c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800301e:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8003020:	2b47      	cmp	r3, #71	; 0x47
 8003022:	f040 80c7 	bne.w	80031b4 <_svfprintf_r+0x7e0>
 8003026:	1cf7      	adds	r7, r6, #3
 8003028:	db02      	blt.n	8003030 <_svfprintf_r+0x65c>
 800302a:	42b5      	cmp	r5, r6
 800302c:	f280 80ed 	bge.w	800320a <_svfprintf_r+0x836>
 8003030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003032:	3b02      	subs	r3, #2
 8003034:	930a      	str	r3, [sp, #40]	; 0x28
 8003036:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003038:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800303c:	f021 0120 	bic.w	r1, r1, #32
 8003040:	2941      	cmp	r1, #65	; 0x41
 8003042:	bf08      	it	eq
 8003044:	320f      	addeq	r2, #15
 8003046:	f106 33ff 	add.w	r3, r6, #4294967295	; 0xffffffff
 800304a:	bf06      	itte	eq
 800304c:	b2d2      	uxtbeq	r2, r2
 800304e:	2101      	moveq	r1, #1
 8003050:	2100      	movne	r1, #0
 8003052:	2b00      	cmp	r3, #0
 8003054:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8003058:	bfb4      	ite	lt
 800305a:	222d      	movlt	r2, #45	; 0x2d
 800305c:	222b      	movge	r2, #43	; 0x2b
 800305e:	9322      	str	r3, [sp, #136]	; 0x88
 8003060:	bfb8      	it	lt
 8003062:	f1c6 0301 	rsblt	r3, r6, #1
 8003066:	2b09      	cmp	r3, #9
 8003068:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 800306c:	f340 80b9 	ble.w	80031e2 <_svfprintf_r+0x80e>
 8003070:	250a      	movs	r5, #10
 8003072:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 8003076:	fb93 f0f5 	sdiv	r0, r3, r5
 800307a:	fb05 3310 	mls	r3, r5, r0, r3
 800307e:	2809      	cmp	r0, #9
 8003080:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003084:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003088:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 800308c:	4603      	mov	r3, r0
 800308e:	f300 80a1 	bgt.w	80031d4 <_svfprintf_r+0x800>
 8003092:	3330      	adds	r3, #48	; 0x30
 8003094:	f801 3c01 	strb.w	r3, [r1, #-1]
 8003098:	3a02      	subs	r2, #2
 800309a:	f10d 0392 	add.w	r3, sp, #146	; 0x92
 800309e:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 80030a2:	4282      	cmp	r2, r0
 80030a4:	4619      	mov	r1, r3
 80030a6:	f0c0 8097 	bcc.w	80031d8 <_svfprintf_r+0x804>
 80030aa:	9a08      	ldr	r2, [sp, #32]
 80030ac:	ab24      	add	r3, sp, #144	; 0x90
 80030ae:	1acb      	subs	r3, r1, r3
 80030b0:	2a01      	cmp	r2, #1
 80030b2:	931b      	str	r3, [sp, #108]	; 0x6c
 80030b4:	eb03 0502 	add.w	r5, r3, r2
 80030b8:	dc02      	bgt.n	80030c0 <_svfprintf_r+0x6ec>
 80030ba:	f01a 0f01 	tst.w	sl, #1
 80030be:	d001      	beq.n	80030c4 <_svfprintf_r+0x6f0>
 80030c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80030c2:	441d      	add	r5, r3
 80030c4:	2700      	movs	r7, #0
 80030c6:	463e      	mov	r6, r7
 80030c8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80030cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d0:	9315      	str	r3, [sp, #84]	; 0x54
 80030d2:	970b      	str	r7, [sp, #44]	; 0x2c
 80030d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 830b 	beq.w	80036f2 <_svfprintf_r+0xd1e>
 80030dc:	232d      	movs	r3, #45	; 0x2d
 80030de:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80030e8:	9312      	str	r3, [sp, #72]	; 0x48
 80030ea:	e158      	b.n	800339e <_svfprintf_r+0x9ca>
 80030ec:	f10d 0bec 	add.w	fp, sp, #236	; 0xec
 80030f0:	e717      	b.n	8002f22 <_svfprintf_r+0x54e>
 80030f2:	4680      	mov	r8, r0
 80030f4:	e715      	b.n	8002f22 <_svfprintf_r+0x54e>
 80030f6:	2506      	movs	r5, #6
 80030f8:	e713      	b.n	8002f22 <_svfprintf_r+0x54e>
 80030fa:	46a8      	mov	r8, r5
 80030fc:	2501      	movs	r5, #1
 80030fe:	e710      	b.n	8002f22 <_svfprintf_r+0x54e>
 8003100:	f802 0c01 	strb.w	r0, [r2, #-1]
 8003104:	e777      	b.n	8002ff6 <_svfprintf_r+0x622>
 8003106:	f803 1b01 	strb.w	r1, [r3], #1
 800310a:	1af2      	subs	r2, r6, r3
 800310c:	2a00      	cmp	r2, #0
 800310e:	dafa      	bge.n	8003106 <_svfprintf_r+0x732>
 8003110:	e781      	b.n	8003016 <_svfprintf_r+0x642>
 8003112:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8003114:	4633      	mov	r3, r6
 8003116:	2130      	movs	r1, #48	; 0x30
 8003118:	4416      	add	r6, r2
 800311a:	e7f6      	b.n	800310a <_svfprintf_r+0x736>
 800311c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800311e:	2b46      	cmp	r3, #70	; 0x46
 8003120:	d004      	beq.n	800312c <_svfprintf_r+0x758>
 8003122:	2b45      	cmp	r3, #69	; 0x45
 8003124:	d140      	bne.n	80031a8 <_svfprintf_r+0x7d4>
 8003126:	1c6f      	adds	r7, r5, #1
 8003128:	2302      	movs	r3, #2
 800312a:	e001      	b.n	8003130 <_svfprintf_r+0x75c>
 800312c:	462f      	mov	r7, r5
 800312e:	2303      	movs	r3, #3
 8003130:	aa26      	add	r2, sp, #152	; 0x98
 8003132:	9204      	str	r2, [sp, #16]
 8003134:	aa23      	add	r2, sp, #140	; 0x8c
 8003136:	9203      	str	r2, [sp, #12]
 8003138:	aa22      	add	r2, sp, #136	; 0x88
 800313a:	e9cd 7201 	strd	r7, r2, [sp, #4]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	9a08      	ldr	r2, [sp, #32]
 8003142:	4633      	mov	r3, r6
 8003144:	9807      	ldr	r0, [sp, #28]
 8003146:	f000 fef3 	bl	8003f30 <_dtoa_r>
 800314a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800314c:	4683      	mov	fp, r0
 800314e:	2b47      	cmp	r3, #71	; 0x47
 8003150:	d102      	bne.n	8003158 <_svfprintf_r+0x784>
 8003152:	f01a 0f01 	tst.w	sl, #1
 8003156:	d02b      	beq.n	80031b0 <_svfprintf_r+0x7dc>
 8003158:	eb0b 0307 	add.w	r3, fp, r7
 800315c:	9312      	str	r3, [sp, #72]	; 0x48
 800315e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003160:	2b46      	cmp	r3, #70	; 0x46
 8003162:	d111      	bne.n	8003188 <_svfprintf_r+0x7b4>
 8003164:	f89b 3000 	ldrb.w	r3, [fp]
 8003168:	2b30      	cmp	r3, #48	; 0x30
 800316a:	d109      	bne.n	8003180 <_svfprintf_r+0x7ac>
 800316c:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003170:	9808      	ldr	r0, [sp, #32]
 8003172:	4631      	mov	r1, r6
 8003174:	f7fd fc18 	bl	80009a8 <__aeabi_dcmpeq>
 8003178:	b910      	cbnz	r0, 8003180 <_svfprintf_r+0x7ac>
 800317a:	f1c7 0701 	rsb	r7, r7, #1
 800317e:	9722      	str	r7, [sp, #136]	; 0x88
 8003180:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003182:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003184:	441a      	add	r2, r3
 8003186:	9212      	str	r2, [sp, #72]	; 0x48
 8003188:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 800318c:	9808      	ldr	r0, [sp, #32]
 800318e:	4631      	mov	r1, r6
 8003190:	f7fd fc0a 	bl	80009a8 <__aeabi_dcmpeq>
 8003194:	b950      	cbnz	r0, 80031ac <_svfprintf_r+0x7d8>
 8003196:	2230      	movs	r2, #48	; 0x30
 8003198:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800319a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800319c:	4299      	cmp	r1, r3
 800319e:	d907      	bls.n	80031b0 <_svfprintf_r+0x7dc>
 80031a0:	1c59      	adds	r1, r3, #1
 80031a2:	9126      	str	r1, [sp, #152]	; 0x98
 80031a4:	701a      	strb	r2, [r3, #0]
 80031a6:	e7f7      	b.n	8003198 <_svfprintf_r+0x7c4>
 80031a8:	462f      	mov	r7, r5
 80031aa:	e7bd      	b.n	8003128 <_svfprintf_r+0x754>
 80031ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80031ae:	9326      	str	r3, [sp, #152]	; 0x98
 80031b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80031b2:	e730      	b.n	8003016 <_svfprintf_r+0x642>
 80031b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80031b6:	2b46      	cmp	r3, #70	; 0x46
 80031b8:	f47f af3d 	bne.w	8003036 <_svfprintf_r+0x662>
 80031bc:	2e00      	cmp	r6, #0
 80031be:	dd1d      	ble.n	80031fc <_svfprintf_r+0x828>
 80031c0:	b915      	cbnz	r5, 80031c8 <_svfprintf_r+0x7f4>
 80031c2:	f01a 0f01 	tst.w	sl, #1
 80031c6:	d03d      	beq.n	8003244 <_svfprintf_r+0x870>
 80031c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80031ca:	18f3      	adds	r3, r6, r3
 80031cc:	441d      	add	r5, r3
 80031ce:	2366      	movs	r3, #102	; 0x66
 80031d0:	930a      	str	r3, [sp, #40]	; 0x28
 80031d2:	e03c      	b.n	800324e <_svfprintf_r+0x87a>
 80031d4:	460a      	mov	r2, r1
 80031d6:	e74e      	b.n	8003076 <_svfprintf_r+0x6a2>
 80031d8:	f812 1b01 	ldrb.w	r1, [r2], #1
 80031dc:	f803 1b01 	strb.w	r1, [r3], #1
 80031e0:	e75f      	b.n	80030a2 <_svfprintf_r+0x6ce>
 80031e2:	b941      	cbnz	r1, 80031f6 <_svfprintf_r+0x822>
 80031e4:	2230      	movs	r2, #48	; 0x30
 80031e6:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
 80031ea:	f10d 0293 	add.w	r2, sp, #147	; 0x93
 80031ee:	3330      	adds	r3, #48	; 0x30
 80031f0:	1c51      	adds	r1, r2, #1
 80031f2:	7013      	strb	r3, [r2, #0]
 80031f4:	e759      	b.n	80030aa <_svfprintf_r+0x6d6>
 80031f6:	f10d 0292 	add.w	r2, sp, #146	; 0x92
 80031fa:	e7f8      	b.n	80031ee <_svfprintf_r+0x81a>
 80031fc:	b915      	cbnz	r5, 8003204 <_svfprintf_r+0x830>
 80031fe:	f01a 0f01 	tst.w	sl, #1
 8003202:	d021      	beq.n	8003248 <_svfprintf_r+0x874>
 8003204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003206:	3301      	adds	r3, #1
 8003208:	e7e0      	b.n	80031cc <_svfprintf_r+0x7f8>
 800320a:	9b08      	ldr	r3, [sp, #32]
 800320c:	42b3      	cmp	r3, r6
 800320e:	dc0f      	bgt.n	8003230 <_svfprintf_r+0x85c>
 8003210:	f01a 0f01 	tst.w	sl, #1
 8003214:	d02e      	beq.n	8003274 <_svfprintf_r+0x8a0>
 8003216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003218:	18f5      	adds	r5, r6, r3
 800321a:	2367      	movs	r3, #103	; 0x67
 800321c:	e7d8      	b.n	80031d0 <_svfprintf_r+0x7fc>
 800321e:	bf00      	nop
 8003220:	08005e79 	.word	0x08005e79
 8003224:	08005e68 	.word	0x08005e68
 8003228:	40300000 	.word	0x40300000
 800322c:	3fe00000 	.word	0x3fe00000
 8003230:	9b08      	ldr	r3, [sp, #32]
 8003232:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003234:	2e00      	cmp	r6, #0
 8003236:	eb03 0502 	add.w	r5, r3, r2
 800323a:	dcee      	bgt.n	800321a <_svfprintf_r+0x846>
 800323c:	f1c6 0301 	rsb	r3, r6, #1
 8003240:	441d      	add	r5, r3
 8003242:	e7ea      	b.n	800321a <_svfprintf_r+0x846>
 8003244:	4635      	mov	r5, r6
 8003246:	e7c2      	b.n	80031ce <_svfprintf_r+0x7fa>
 8003248:	2366      	movs	r3, #102	; 0x66
 800324a:	2501      	movs	r5, #1
 800324c:	930a      	str	r3, [sp, #40]	; 0x28
 800324e:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8003252:	930b      	str	r3, [sp, #44]	; 0x2c
 8003254:	d01f      	beq.n	8003296 <_svfprintf_r+0x8c2>
 8003256:	2700      	movs	r7, #0
 8003258:	2e00      	cmp	r6, #0
 800325a:	970b      	str	r7, [sp, #44]	; 0x2c
 800325c:	f77f af3a 	ble.w	80030d4 <_svfprintf_r+0x700>
 8003260:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2bff      	cmp	r3, #255	; 0xff
 8003266:	d107      	bne.n	8003278 <_svfprintf_r+0x8a4>
 8003268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800326a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800326c:	443b      	add	r3, r7
 800326e:	fb02 5503 	mla	r5, r2, r3, r5
 8003272:	e72f      	b.n	80030d4 <_svfprintf_r+0x700>
 8003274:	4635      	mov	r5, r6
 8003276:	e7d0      	b.n	800321a <_svfprintf_r+0x846>
 8003278:	42b3      	cmp	r3, r6
 800327a:	daf5      	bge.n	8003268 <_svfprintf_r+0x894>
 800327c:	1af6      	subs	r6, r6, r3
 800327e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003280:	785b      	ldrb	r3, [r3, #1]
 8003282:	b133      	cbz	r3, 8003292 <_svfprintf_r+0x8be>
 8003284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003286:	3301      	adds	r3, #1
 8003288:	930b      	str	r3, [sp, #44]	; 0x2c
 800328a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800328c:	3301      	adds	r3, #1
 800328e:	930d      	str	r3, [sp, #52]	; 0x34
 8003290:	e7e6      	b.n	8003260 <_svfprintf_r+0x88c>
 8003292:	3701      	adds	r7, #1
 8003294:	e7e4      	b.n	8003260 <_svfprintf_r+0x88c>
 8003296:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8003298:	e71c      	b.n	80030d4 <_svfprintf_r+0x700>
 800329a:	4632      	mov	r2, r6
 800329c:	f852 3b04 	ldr.w	r3, [r2], #4
 80032a0:	f01a 0f20 	tst.w	sl, #32
 80032a4:	920c      	str	r2, [sp, #48]	; 0x30
 80032a6:	d009      	beq.n	80032bc <_svfprintf_r+0x8e8>
 80032a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80032aa:	4610      	mov	r0, r2
 80032ac:	17d1      	asrs	r1, r2, #31
 80032ae:	e9c3 0100 	strd	r0, r1, [r3]
 80032b2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80032b4:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80032b8:	f7ff bbc8 	b.w	8002a4c <_svfprintf_r+0x78>
 80032bc:	f01a 0f10 	tst.w	sl, #16
 80032c0:	d002      	beq.n	80032c8 <_svfprintf_r+0x8f4>
 80032c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	e7f4      	b.n	80032b2 <_svfprintf_r+0x8de>
 80032c8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80032cc:	d002      	beq.n	80032d4 <_svfprintf_r+0x900>
 80032ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80032d0:	801a      	strh	r2, [r3, #0]
 80032d2:	e7ee      	b.n	80032b2 <_svfprintf_r+0x8de>
 80032d4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80032d8:	d0f3      	beq.n	80032c2 <_svfprintf_r+0x8ee>
 80032da:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	e7e8      	b.n	80032b2 <_svfprintf_r+0x8de>
 80032e0:	f04a 0a10 	orr.w	sl, sl, #16
 80032e4:	f01a 0f20 	tst.w	sl, #32
 80032e8:	d01e      	beq.n	8003328 <_svfprintf_r+0x954>
 80032ea:	3607      	adds	r6, #7
 80032ec:	f026 0607 	bic.w	r6, r6, #7
 80032f0:	f106 0308 	add.w	r3, r6, #8
 80032f4:	930c      	str	r3, [sp, #48]	; 0x30
 80032f6:	e9d6 6700 	ldrd	r6, r7, [r6]
 80032fa:	2300      	movs	r3, #0
 80032fc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8003300:	2200      	movs	r2, #0
 8003302:	1c69      	adds	r1, r5, #1
 8003304:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
 8003308:	f000 8158 	beq.w	80035bc <_svfprintf_r+0xbe8>
 800330c:	4652      	mov	r2, sl
 800330e:	ea56 0107 	orrs.w	r1, r6, r7
 8003312:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8003316:	f040 8151 	bne.w	80035bc <_svfprintf_r+0xbe8>
 800331a:	2d00      	cmp	r5, #0
 800331c:	f000 81d3 	beq.w	80036c6 <_svfprintf_r+0xcf2>
 8003320:	2b01      	cmp	r3, #1
 8003322:	f040 814e 	bne.w	80035c2 <_svfprintf_r+0xbee>
 8003326:	e55a      	b.n	8002dde <_svfprintf_r+0x40a>
 8003328:	1d33      	adds	r3, r6, #4
 800332a:	f01a 0f10 	tst.w	sl, #16
 800332e:	930c      	str	r3, [sp, #48]	; 0x30
 8003330:	d001      	beq.n	8003336 <_svfprintf_r+0x962>
 8003332:	6836      	ldr	r6, [r6, #0]
 8003334:	e003      	b.n	800333e <_svfprintf_r+0x96a>
 8003336:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800333a:	d002      	beq.n	8003342 <_svfprintf_r+0x96e>
 800333c:	8836      	ldrh	r6, [r6, #0]
 800333e:	2700      	movs	r7, #0
 8003340:	e7db      	b.n	80032fa <_svfprintf_r+0x926>
 8003342:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8003346:	d0f4      	beq.n	8003332 <_svfprintf_r+0x95e>
 8003348:	7836      	ldrb	r6, [r6, #0]
 800334a:	e7f8      	b.n	800333e <_svfprintf_r+0x96a>
 800334c:	1d33      	adds	r3, r6, #4
 800334e:	930c      	str	r3, [sp, #48]	; 0x30
 8003350:	f647 0330 	movw	r3, #30768	; 0x7830
 8003354:	2278      	movs	r2, #120	; 0x78
 8003356:	f8ad 3084 	strh.w	r3, [sp, #132]	; 0x84
 800335a:	4baf      	ldr	r3, [pc, #700]	; (8003618 <_svfprintf_r+0xc44>)
 800335c:	6836      	ldr	r6, [r6, #0]
 800335e:	931c      	str	r3, [sp, #112]	; 0x70
 8003360:	2700      	movs	r7, #0
 8003362:	f04a 0a02 	orr.w	sl, sl, #2
 8003366:	2302      	movs	r3, #2
 8003368:	920a      	str	r2, [sp, #40]	; 0x28
 800336a:	e7c9      	b.n	8003300 <_svfprintf_r+0x92c>
 800336c:	1d33      	adds	r3, r6, #4
 800336e:	f8d6 b000 	ldr.w	fp, [r6]
 8003372:	2600      	movs	r6, #0
 8003374:	1c68      	adds	r0, r5, #1
 8003376:	930c      	str	r3, [sp, #48]	; 0x30
 8003378:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
 800337c:	f000 80de 	beq.w	800353c <_svfprintf_r+0xb68>
 8003380:	462a      	mov	r2, r5
 8003382:	4631      	mov	r1, r6
 8003384:	4658      	mov	r0, fp
 8003386:	f001 fedf 	bl	8005148 <memchr>
 800338a:	4680      	mov	r8, r0
 800338c:	2800      	cmp	r0, #0
 800338e:	f43f ad73 	beq.w	8002e78 <_svfprintf_r+0x4a4>
 8003392:	46b0      	mov	r8, r6
 8003394:	4637      	mov	r7, r6
 8003396:	eba0 050b 	sub.w	r5, r0, fp
 800339a:	9612      	str	r6, [sp, #72]	; 0x48
 800339c:	960b      	str	r6, [sp, #44]	; 0x2c
 800339e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80033a0:	42ab      	cmp	r3, r5
 80033a2:	bfb8      	it	lt
 80033a4:	462b      	movlt	r3, r5
 80033a6:	9315      	str	r3, [sp, #84]	; 0x54
 80033a8:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 80033ac:	b113      	cbz	r3, 80033b4 <_svfprintf_r+0x9e0>
 80033ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80033b0:	3301      	adds	r3, #1
 80033b2:	9315      	str	r3, [sp, #84]	; 0x54
 80033b4:	f01a 0302 	ands.w	r3, sl, #2
 80033b8:	931e      	str	r3, [sp, #120]	; 0x78
 80033ba:	bf1e      	ittt	ne
 80033bc:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80033be:	3302      	addne	r3, #2
 80033c0:	9315      	strne	r3, [sp, #84]	; 0x54
 80033c2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80033c6:	931f      	str	r3, [sp, #124]	; 0x7c
 80033c8:	d121      	bne.n	800340e <_svfprintf_r+0xa3a>
 80033ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80033cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	9319      	str	r3, [sp, #100]	; 0x64
 80033d4:	dd1b      	ble.n	800340e <_svfprintf_r+0xa3a>
 80033d6:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 80033da:	9819      	ldr	r0, [sp, #100]	; 0x64
 80033dc:	3201      	adds	r2, #1
 80033de:	2810      	cmp	r0, #16
 80033e0:	488e      	ldr	r0, [pc, #568]	; (800361c <_svfprintf_r+0xc48>)
 80033e2:	f104 0108 	add.w	r1, r4, #8
 80033e6:	6020      	str	r0, [r4, #0]
 80033e8:	f300 8187 	bgt.w	80036fa <_svfprintf_r+0xd26>
 80033ec:	9819      	ldr	r0, [sp, #100]	; 0x64
 80033ee:	2a07      	cmp	r2, #7
 80033f0:	4403      	add	r3, r0
 80033f2:	6060      	str	r0, [r4, #4]
 80033f4:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80033f8:	f340 8194 	ble.w	8003724 <_svfprintf_r+0xd50>
 80033fc:	aa28      	add	r2, sp, #160	; 0xa0
 80033fe:	4649      	mov	r1, r9
 8003400:	9807      	ldr	r0, [sp, #28]
 8003402:	f002 f9d0 	bl	80057a6 <__ssprint_r>
 8003406:	2800      	cmp	r0, #0
 8003408:	f040 84c0 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800340c:	ac2b      	add	r4, sp, #172	; 0xac
 800340e:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8003412:	b173      	cbz	r3, 8003432 <_svfprintf_r+0xa5e>
 8003414:	f10d 0383 	add.w	r3, sp, #131	; 0x83
 8003418:	6023      	str	r3, [r4, #0]
 800341a:	2301      	movs	r3, #1
 800341c:	6063      	str	r3, [r4, #4]
 800341e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003420:	3301      	adds	r3, #1
 8003422:	932a      	str	r3, [sp, #168]	; 0xa8
 8003424:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003426:	3301      	adds	r3, #1
 8003428:	2b07      	cmp	r3, #7
 800342a:	9329      	str	r3, [sp, #164]	; 0xa4
 800342c:	f300 817c 	bgt.w	8003728 <_svfprintf_r+0xd54>
 8003430:	3408      	adds	r4, #8
 8003432:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003434:	b16b      	cbz	r3, 8003452 <_svfprintf_r+0xa7e>
 8003436:	ab21      	add	r3, sp, #132	; 0x84
 8003438:	6023      	str	r3, [r4, #0]
 800343a:	2302      	movs	r3, #2
 800343c:	6063      	str	r3, [r4, #4]
 800343e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003440:	3302      	adds	r3, #2
 8003442:	932a      	str	r3, [sp, #168]	; 0xa8
 8003444:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003446:	3301      	adds	r3, #1
 8003448:	2b07      	cmp	r3, #7
 800344a:	9329      	str	r3, [sp, #164]	; 0xa4
 800344c:	f300 8176 	bgt.w	800373c <_svfprintf_r+0xd68>
 8003450:	3408      	adds	r4, #8
 8003452:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003454:	2b80      	cmp	r3, #128	; 0x80
 8003456:	d121      	bne.n	800349c <_svfprintf_r+0xac8>
 8003458:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800345a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800345c:	1a9b      	subs	r3, r3, r2
 800345e:	2b00      	cmp	r3, #0
 8003460:	9319      	str	r3, [sp, #100]	; 0x64
 8003462:	dd1b      	ble.n	800349c <_svfprintf_r+0xac8>
 8003464:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8003468:	9819      	ldr	r0, [sp, #100]	; 0x64
 800346a:	3201      	adds	r2, #1
 800346c:	2810      	cmp	r0, #16
 800346e:	486c      	ldr	r0, [pc, #432]	; (8003620 <_svfprintf_r+0xc4c>)
 8003470:	f104 0108 	add.w	r1, r4, #8
 8003474:	6020      	str	r0, [r4, #0]
 8003476:	f300 816b 	bgt.w	8003750 <_svfprintf_r+0xd7c>
 800347a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800347c:	2a07      	cmp	r2, #7
 800347e:	4403      	add	r3, r0
 8003480:	6060      	str	r0, [r4, #4]
 8003482:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8003486:	f340 8178 	ble.w	800377a <_svfprintf_r+0xda6>
 800348a:	aa28      	add	r2, sp, #160	; 0xa0
 800348c:	4649      	mov	r1, r9
 800348e:	9807      	ldr	r0, [sp, #28]
 8003490:	f002 f989 	bl	80057a6 <__ssprint_r>
 8003494:	2800      	cmp	r0, #0
 8003496:	f040 8479 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800349a:	ac2b      	add	r4, sp, #172	; 0xac
 800349c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800349e:	1b5b      	subs	r3, r3, r5
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	9312      	str	r3, [sp, #72]	; 0x48
 80034a4:	dd1b      	ble.n	80034de <_svfprintf_r+0xb0a>
 80034a6:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 80034aa:	9812      	ldr	r0, [sp, #72]	; 0x48
 80034ac:	3201      	adds	r2, #1
 80034ae:	2810      	cmp	r0, #16
 80034b0:	485b      	ldr	r0, [pc, #364]	; (8003620 <_svfprintf_r+0xc4c>)
 80034b2:	f104 0108 	add.w	r1, r4, #8
 80034b6:	6020      	str	r0, [r4, #0]
 80034b8:	f300 8161 	bgt.w	800377e <_svfprintf_r+0xdaa>
 80034bc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80034be:	2a07      	cmp	r2, #7
 80034c0:	4403      	add	r3, r0
 80034c2:	6060      	str	r0, [r4, #4]
 80034c4:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80034c8:	f340 816e 	ble.w	80037a8 <_svfprintf_r+0xdd4>
 80034cc:	aa28      	add	r2, sp, #160	; 0xa0
 80034ce:	4649      	mov	r1, r9
 80034d0:	9807      	ldr	r0, [sp, #28]
 80034d2:	f002 f968 	bl	80057a6 <__ssprint_r>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	f040 8458 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 80034dc:	ac2b      	add	r4, sp, #172	; 0xac
 80034de:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80034e0:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80034e4:	9312      	str	r3, [sp, #72]	; 0x48
 80034e6:	f040 8161 	bne.w	80037ac <_svfprintf_r+0xdd8>
 80034ea:	e9c4 b500 	strd	fp, r5, [r4]
 80034ee:	441d      	add	r5, r3
 80034f0:	952a      	str	r5, [sp, #168]	; 0xa8
 80034f2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80034f4:	3301      	adds	r3, #1
 80034f6:	2b07      	cmp	r3, #7
 80034f8:	9329      	str	r3, [sp, #164]	; 0xa4
 80034fa:	f300 819d 	bgt.w	8003838 <_svfprintf_r+0xe64>
 80034fe:	3408      	adds	r4, #8
 8003500:	f01a 0f04 	tst.w	sl, #4
 8003504:	f040 8424 	bne.w	8003d50 <_svfprintf_r+0x137c>
 8003508:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 800350c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800350e:	428a      	cmp	r2, r1
 8003510:	bfac      	ite	ge
 8003512:	189b      	addge	r3, r3, r2
 8003514:	185b      	addlt	r3, r3, r1
 8003516:	9310      	str	r3, [sp, #64]	; 0x40
 8003518:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800351a:	b13b      	cbz	r3, 800352c <_svfprintf_r+0xb58>
 800351c:	aa28      	add	r2, sp, #160	; 0xa0
 800351e:	4649      	mov	r1, r9
 8003520:	9807      	ldr	r0, [sp, #28]
 8003522:	f002 f940 	bl	80057a6 <__ssprint_r>
 8003526:	2800      	cmp	r0, #0
 8003528:	f040 8430 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800352c:	2300      	movs	r3, #0
 800352e:	9329      	str	r3, [sp, #164]	; 0xa4
 8003530:	f1b8 0f00 	cmp.w	r8, #0
 8003534:	f040 8446 	bne.w	8003dc4 <_svfprintf_r+0x13f0>
 8003538:	ac2b      	add	r4, sp, #172	; 0xac
 800353a:	e6ba      	b.n	80032b2 <_svfprintf_r+0x8de>
 800353c:	4658      	mov	r0, fp
 800353e:	f7fc fe07 	bl	8000150 <strlen>
 8003542:	46b0      	mov	r8, r6
 8003544:	4605      	mov	r5, r0
 8003546:	e497      	b.n	8002e78 <_svfprintf_r+0x4a4>
 8003548:	f04a 0a10 	orr.w	sl, sl, #16
 800354c:	f01a 0f20 	tst.w	sl, #32
 8003550:	d009      	beq.n	8003566 <_svfprintf_r+0xb92>
 8003552:	3607      	adds	r6, #7
 8003554:	f026 0607 	bic.w	r6, r6, #7
 8003558:	f106 0308 	add.w	r3, r6, #8
 800355c:	930c      	str	r3, [sp, #48]	; 0x30
 800355e:	e9d6 6700 	ldrd	r6, r7, [r6]
 8003562:	2301      	movs	r3, #1
 8003564:	e6cc      	b.n	8003300 <_svfprintf_r+0x92c>
 8003566:	1d33      	adds	r3, r6, #4
 8003568:	f01a 0f10 	tst.w	sl, #16
 800356c:	930c      	str	r3, [sp, #48]	; 0x30
 800356e:	d001      	beq.n	8003574 <_svfprintf_r+0xba0>
 8003570:	6836      	ldr	r6, [r6, #0]
 8003572:	e003      	b.n	800357c <_svfprintf_r+0xba8>
 8003574:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003578:	d002      	beq.n	8003580 <_svfprintf_r+0xbac>
 800357a:	8836      	ldrh	r6, [r6, #0]
 800357c:	2700      	movs	r7, #0
 800357e:	e7f0      	b.n	8003562 <_svfprintf_r+0xb8e>
 8003580:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8003584:	d0f4      	beq.n	8003570 <_svfprintf_r+0xb9c>
 8003586:	7836      	ldrb	r6, [r6, #0]
 8003588:	e7f8      	b.n	800357c <_svfprintf_r+0xba8>
 800358a:	4b23      	ldr	r3, [pc, #140]	; (8003618 <_svfprintf_r+0xc44>)
 800358c:	f7ff bb59 	b.w	8002c42 <_svfprintf_r+0x26e>
 8003590:	1d33      	adds	r3, r6, #4
 8003592:	f01a 0f10 	tst.w	sl, #16
 8003596:	930c      	str	r3, [sp, #48]	; 0x30
 8003598:	d001      	beq.n	800359e <_svfprintf_r+0xbca>
 800359a:	6836      	ldr	r6, [r6, #0]
 800359c:	e003      	b.n	80035a6 <_svfprintf_r+0xbd2>
 800359e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80035a2:	d003      	beq.n	80035ac <_svfprintf_r+0xbd8>
 80035a4:	8836      	ldrh	r6, [r6, #0]
 80035a6:	2700      	movs	r7, #0
 80035a8:	f7ff bb58 	b.w	8002c5c <_svfprintf_r+0x288>
 80035ac:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80035b0:	d0f3      	beq.n	800359a <_svfprintf_r+0xbc6>
 80035b2:	7836      	ldrb	r6, [r6, #0]
 80035b4:	e7f7      	b.n	80035a6 <_svfprintf_r+0xbd2>
 80035b6:	4652      	mov	r2, sl
 80035b8:	2301      	movs	r3, #1
 80035ba:	e6a8      	b.n	800330e <_svfprintf_r+0x93a>
 80035bc:	2b01      	cmp	r3, #1
 80035be:	f43f ac09 	beq.w	8002dd4 <_svfprintf_r+0x400>
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d06d      	beq.n	80036a2 <_svfprintf_r+0xcce>
 80035c6:	ab54      	add	r3, sp, #336	; 0x150
 80035c8:	08f1      	lsrs	r1, r6, #3
 80035ca:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80035ce:	08f8      	lsrs	r0, r7, #3
 80035d0:	f006 0207 	and.w	r2, r6, #7
 80035d4:	4607      	mov	r7, r0
 80035d6:	460e      	mov	r6, r1
 80035d8:	3230      	adds	r2, #48	; 0x30
 80035da:	ea56 0107 	orrs.w	r1, r6, r7
 80035de:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80035e2:	f803 2c01 	strb.w	r2, [r3, #-1]
 80035e6:	d114      	bne.n	8003612 <_svfprintf_r+0xc3e>
 80035e8:	f01a 0f01 	tst.w	sl, #1
 80035ec:	d006      	beq.n	80035fc <_svfprintf_r+0xc28>
 80035ee:	2a30      	cmp	r2, #48	; 0x30
 80035f0:	d004      	beq.n	80035fc <_svfprintf_r+0xc28>
 80035f2:	2230      	movs	r2, #48	; 0x30
 80035f4:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80035f8:	f1a3 0b02 	sub.w	fp, r3, #2
 80035fc:	f04f 0800 	mov.w	r8, #0
 8003600:	ab54      	add	r3, sp, #336	; 0x150
 8003602:	9512      	str	r5, [sp, #72]	; 0x48
 8003604:	eba3 050b 	sub.w	r5, r3, fp
 8003608:	4647      	mov	r7, r8
 800360a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800360e:	4646      	mov	r6, r8
 8003610:	e6c5      	b.n	800339e <_svfprintf_r+0x9ca>
 8003612:	465b      	mov	r3, fp
 8003614:	e7d8      	b.n	80035c8 <_svfprintf_r+0xbf4>
 8003616:	bf00      	nop
 8003618:	08005e68 	.word	0x08005e68
 800361c:	08005e8c 	.word	0x08005e8c
 8003620:	08005e9c 	.word	0x08005e9c
 8003624:	2300      	movs	r3, #0
 8003626:	9308      	str	r3, [sp, #32]
 8003628:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 800362c:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
 8003630:	930b      	str	r3, [sp, #44]	; 0x2c
 8003632:	220a      	movs	r2, #10
 8003634:	2300      	movs	r3, #0
 8003636:	4630      	mov	r0, r6
 8003638:	4639      	mov	r1, r7
 800363a:	f7fd fa25 	bl	8000a88 <__aeabi_uldivmod>
 800363e:	9b08      	ldr	r3, [sp, #32]
 8003640:	3230      	adds	r2, #48	; 0x30
 8003642:	3301      	adds	r3, #1
 8003644:	9308      	str	r3, [sp, #32]
 8003646:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003648:	f108 3bff 	add.w	fp, r8, #4294967295	; 0xffffffff
 800364c:	f808 2c01 	strb.w	r2, [r8, #-1]
 8003650:	b1d3      	cbz	r3, 8003688 <_svfprintf_r+0xcb4>
 8003652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003654:	9a08      	ldr	r2, [sp, #32]
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	429a      	cmp	r2, r3
 800365a:	d115      	bne.n	8003688 <_svfprintf_r+0xcb4>
 800365c:	2aff      	cmp	r2, #255	; 0xff
 800365e:	d013      	beq.n	8003688 <_svfprintf_r+0xcb4>
 8003660:	2f00      	cmp	r7, #0
 8003662:	bf08      	it	eq
 8003664:	2e0a      	cmpeq	r6, #10
 8003666:	d30f      	bcc.n	8003688 <_svfprintf_r+0xcb4>
 8003668:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800366a:	991d      	ldr	r1, [sp, #116]	; 0x74
 800366c:	ebab 0b03 	sub.w	fp, fp, r3
 8003670:	461a      	mov	r2, r3
 8003672:	4658      	mov	r0, fp
 8003674:	f002 f882 	bl	800577c <strncpy>
 8003678:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800367a:	785b      	ldrb	r3, [r3, #1]
 800367c:	b11b      	cbz	r3, 8003686 <_svfprintf_r+0xcb2>
 800367e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003680:	3301      	adds	r3, #1
 8003682:	930d      	str	r3, [sp, #52]	; 0x34
 8003684:	2300      	movs	r3, #0
 8003686:	9308      	str	r3, [sp, #32]
 8003688:	2300      	movs	r3, #0
 800368a:	4630      	mov	r0, r6
 800368c:	4639      	mov	r1, r7
 800368e:	220a      	movs	r2, #10
 8003690:	f7fd f9fa 	bl	8000a88 <__aeabi_uldivmod>
 8003694:	4606      	mov	r6, r0
 8003696:	460f      	mov	r7, r1
 8003698:	ea56 0307 	orrs.w	r3, r6, r7
 800369c:	d0ae      	beq.n	80035fc <_svfprintf_r+0xc28>
 800369e:	46d8      	mov	r8, fp
 80036a0:	e7c7      	b.n	8003632 <_svfprintf_r+0xc5e>
 80036a2:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 80036a6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80036a8:	f006 030f 	and.w	r3, r6, #15
 80036ac:	5cd3      	ldrb	r3, [r2, r3]
 80036ae:	093a      	lsrs	r2, r7, #4
 80036b0:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 80036b4:	0933      	lsrs	r3, r6, #4
 80036b6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80036ba:	461e      	mov	r6, r3
 80036bc:	4617      	mov	r7, r2
 80036be:	ea56 0307 	orrs.w	r3, r6, r7
 80036c2:	d1f0      	bne.n	80036a6 <_svfprintf_r+0xcd2>
 80036c4:	e79a      	b.n	80035fc <_svfprintf_r+0xc28>
 80036c6:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d196      	bne.n	80035fc <_svfprintf_r+0xc28>
 80036ce:	07d2      	lsls	r2, r2, #31
 80036d0:	bf44      	itt	mi
 80036d2:	2330      	movmi	r3, #48	; 0x30
 80036d4:	f80b 3d01 	strbmi.w	r3, [fp, #-1]!
 80036d8:	e790      	b.n	80035fc <_svfprintf_r+0xc28>
 80036da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 8377 	beq.w	8003dd0 <_svfprintf_r+0x13fc>
 80036e2:	2000      	movs	r0, #0
 80036e4:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 80036e8:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 80036ec:	960c      	str	r6, [sp, #48]	; 0x30
 80036ee:	f7ff bb4e 	b.w	8002d8e <_svfprintf_r+0x3ba>
 80036f2:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80036f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80036f8:	e4f6      	b.n	80030e8 <_svfprintf_r+0x714>
 80036fa:	2010      	movs	r0, #16
 80036fc:	2a07      	cmp	r2, #7
 80036fe:	4403      	add	r3, r0
 8003700:	6060      	str	r0, [r4, #4]
 8003702:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8003706:	dd08      	ble.n	800371a <_svfprintf_r+0xd46>
 8003708:	aa28      	add	r2, sp, #160	; 0xa0
 800370a:	4649      	mov	r1, r9
 800370c:	9807      	ldr	r0, [sp, #28]
 800370e:	f002 f84a 	bl	80057a6 <__ssprint_r>
 8003712:	2800      	cmp	r0, #0
 8003714:	f040 833a 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003718:	a92b      	add	r1, sp, #172	; 0xac
 800371a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800371c:	460c      	mov	r4, r1
 800371e:	3b10      	subs	r3, #16
 8003720:	9319      	str	r3, [sp, #100]	; 0x64
 8003722:	e658      	b.n	80033d6 <_svfprintf_r+0xa02>
 8003724:	460c      	mov	r4, r1
 8003726:	e672      	b.n	800340e <_svfprintf_r+0xa3a>
 8003728:	aa28      	add	r2, sp, #160	; 0xa0
 800372a:	4649      	mov	r1, r9
 800372c:	9807      	ldr	r0, [sp, #28]
 800372e:	f002 f83a 	bl	80057a6 <__ssprint_r>
 8003732:	2800      	cmp	r0, #0
 8003734:	f040 832a 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003738:	ac2b      	add	r4, sp, #172	; 0xac
 800373a:	e67a      	b.n	8003432 <_svfprintf_r+0xa5e>
 800373c:	aa28      	add	r2, sp, #160	; 0xa0
 800373e:	4649      	mov	r1, r9
 8003740:	9807      	ldr	r0, [sp, #28]
 8003742:	f002 f830 	bl	80057a6 <__ssprint_r>
 8003746:	2800      	cmp	r0, #0
 8003748:	f040 8320 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800374c:	ac2b      	add	r4, sp, #172	; 0xac
 800374e:	e680      	b.n	8003452 <_svfprintf_r+0xa7e>
 8003750:	2010      	movs	r0, #16
 8003752:	2a07      	cmp	r2, #7
 8003754:	4403      	add	r3, r0
 8003756:	6060      	str	r0, [r4, #4]
 8003758:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800375c:	dd08      	ble.n	8003770 <_svfprintf_r+0xd9c>
 800375e:	aa28      	add	r2, sp, #160	; 0xa0
 8003760:	4649      	mov	r1, r9
 8003762:	9807      	ldr	r0, [sp, #28]
 8003764:	f002 f81f 	bl	80057a6 <__ssprint_r>
 8003768:	2800      	cmp	r0, #0
 800376a:	f040 830f 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800376e:	a92b      	add	r1, sp, #172	; 0xac
 8003770:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003772:	460c      	mov	r4, r1
 8003774:	3b10      	subs	r3, #16
 8003776:	9319      	str	r3, [sp, #100]	; 0x64
 8003778:	e674      	b.n	8003464 <_svfprintf_r+0xa90>
 800377a:	460c      	mov	r4, r1
 800377c:	e68e      	b.n	800349c <_svfprintf_r+0xac8>
 800377e:	2010      	movs	r0, #16
 8003780:	2a07      	cmp	r2, #7
 8003782:	4403      	add	r3, r0
 8003784:	6060      	str	r0, [r4, #4]
 8003786:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800378a:	dd08      	ble.n	800379e <_svfprintf_r+0xdca>
 800378c:	aa28      	add	r2, sp, #160	; 0xa0
 800378e:	4649      	mov	r1, r9
 8003790:	9807      	ldr	r0, [sp, #28]
 8003792:	f002 f808 	bl	80057a6 <__ssprint_r>
 8003796:	2800      	cmp	r0, #0
 8003798:	f040 82f8 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800379c:	a92b      	add	r1, sp, #172	; 0xac
 800379e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80037a0:	460c      	mov	r4, r1
 80037a2:	3b10      	subs	r3, #16
 80037a4:	9312      	str	r3, [sp, #72]	; 0x48
 80037a6:	e67e      	b.n	80034a6 <_svfprintf_r+0xad2>
 80037a8:	460c      	mov	r4, r1
 80037aa:	e698      	b.n	80034de <_svfprintf_r+0xb0a>
 80037ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037ae:	2b65      	cmp	r3, #101	; 0x65
 80037b0:	f340 8234 	ble.w	8003c1c <_svfprintf_r+0x1248>
 80037b4:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 80037b8:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 80037bc:	f7fd f8f4 	bl	80009a8 <__aeabi_dcmpeq>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	d069      	beq.n	8003898 <_svfprintf_r+0xec4>
 80037c4:	4b6e      	ldr	r3, [pc, #440]	; (8003980 <_svfprintf_r+0xfac>)
 80037c6:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	2301      	movs	r3, #1
 80037cc:	441d      	add	r5, r3
 80037ce:	6063      	str	r3, [r4, #4]
 80037d0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80037d2:	952a      	str	r5, [sp, #168]	; 0xa8
 80037d4:	3301      	adds	r3, #1
 80037d6:	2b07      	cmp	r3, #7
 80037d8:	9329      	str	r3, [sp, #164]	; 0xa4
 80037da:	dc37      	bgt.n	800384c <_svfprintf_r+0xe78>
 80037dc:	3408      	adds	r4, #8
 80037de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80037e0:	9a08      	ldr	r2, [sp, #32]
 80037e2:	4293      	cmp	r3, r2
 80037e4:	db03      	blt.n	80037ee <_svfprintf_r+0xe1a>
 80037e6:	f01a 0f01 	tst.w	sl, #1
 80037ea:	f43f ae89 	beq.w	8003500 <_svfprintf_r+0xb2c>
 80037ee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80037f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80037f2:	6023      	str	r3, [r4, #0]
 80037f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80037f6:	6063      	str	r3, [r4, #4]
 80037f8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80037fa:	4413      	add	r3, r2
 80037fc:	932a      	str	r3, [sp, #168]	; 0xa8
 80037fe:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003800:	3301      	adds	r3, #1
 8003802:	2b07      	cmp	r3, #7
 8003804:	9329      	str	r3, [sp, #164]	; 0xa4
 8003806:	dc2b      	bgt.n	8003860 <_svfprintf_r+0xe8c>
 8003808:	3408      	adds	r4, #8
 800380a:	9b08      	ldr	r3, [sp, #32]
 800380c:	1e5d      	subs	r5, r3, #1
 800380e:	2d00      	cmp	r5, #0
 8003810:	f77f ae76 	ble.w	8003500 <_svfprintf_r+0xb2c>
 8003814:	2710      	movs	r7, #16
 8003816:	4e5b      	ldr	r6, [pc, #364]	; (8003984 <_svfprintf_r+0xfb0>)
 8003818:	2d10      	cmp	r5, #16
 800381a:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 800381e:	f104 0108 	add.w	r1, r4, #8
 8003822:	f103 0301 	add.w	r3, r3, #1
 8003826:	6026      	str	r6, [r4, #0]
 8003828:	dc24      	bgt.n	8003874 <_svfprintf_r+0xea0>
 800382a:	6065      	str	r5, [r4, #4]
 800382c:	2b07      	cmp	r3, #7
 800382e:	4415      	add	r5, r2
 8003830:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8003834:	f340 8289 	ble.w	8003d4a <_svfprintf_r+0x1376>
 8003838:	aa28      	add	r2, sp, #160	; 0xa0
 800383a:	4649      	mov	r1, r9
 800383c:	9807      	ldr	r0, [sp, #28]
 800383e:	f001 ffb2 	bl	80057a6 <__ssprint_r>
 8003842:	2800      	cmp	r0, #0
 8003844:	f040 82a2 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003848:	ac2b      	add	r4, sp, #172	; 0xac
 800384a:	e659      	b.n	8003500 <_svfprintf_r+0xb2c>
 800384c:	aa28      	add	r2, sp, #160	; 0xa0
 800384e:	4649      	mov	r1, r9
 8003850:	9807      	ldr	r0, [sp, #28]
 8003852:	f001 ffa8 	bl	80057a6 <__ssprint_r>
 8003856:	2800      	cmp	r0, #0
 8003858:	f040 8298 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 800385c:	ac2b      	add	r4, sp, #172	; 0xac
 800385e:	e7be      	b.n	80037de <_svfprintf_r+0xe0a>
 8003860:	aa28      	add	r2, sp, #160	; 0xa0
 8003862:	4649      	mov	r1, r9
 8003864:	9807      	ldr	r0, [sp, #28]
 8003866:	f001 ff9e 	bl	80057a6 <__ssprint_r>
 800386a:	2800      	cmp	r0, #0
 800386c:	f040 828e 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003870:	ac2b      	add	r4, sp, #172	; 0xac
 8003872:	e7ca      	b.n	800380a <_svfprintf_r+0xe36>
 8003874:	3210      	adds	r2, #16
 8003876:	2b07      	cmp	r3, #7
 8003878:	6067      	str	r7, [r4, #4]
 800387a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800387e:	dd08      	ble.n	8003892 <_svfprintf_r+0xebe>
 8003880:	aa28      	add	r2, sp, #160	; 0xa0
 8003882:	4649      	mov	r1, r9
 8003884:	9807      	ldr	r0, [sp, #28]
 8003886:	f001 ff8e 	bl	80057a6 <__ssprint_r>
 800388a:	2800      	cmp	r0, #0
 800388c:	f040 827e 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003890:	a92b      	add	r1, sp, #172	; 0xac
 8003892:	3d10      	subs	r5, #16
 8003894:	460c      	mov	r4, r1
 8003896:	e7bf      	b.n	8003818 <_svfprintf_r+0xe44>
 8003898:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800389a:	2b00      	cmp	r3, #0
 800389c:	dc74      	bgt.n	8003988 <_svfprintf_r+0xfb4>
 800389e:	4b38      	ldr	r3, [pc, #224]	; (8003980 <_svfprintf_r+0xfac>)
 80038a0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80038a2:	6023      	str	r3, [r4, #0]
 80038a4:	2301      	movs	r3, #1
 80038a6:	441d      	add	r5, r3
 80038a8:	6063      	str	r3, [r4, #4]
 80038aa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80038ac:	952a      	str	r5, [sp, #168]	; 0xa8
 80038ae:	3301      	adds	r3, #1
 80038b0:	2b07      	cmp	r3, #7
 80038b2:	9329      	str	r3, [sp, #164]	; 0xa4
 80038b4:	dc3e      	bgt.n	8003934 <_svfprintf_r+0xf60>
 80038b6:	3408      	adds	r4, #8
 80038b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038ba:	b92b      	cbnz	r3, 80038c8 <_svfprintf_r+0xef4>
 80038bc:	9b08      	ldr	r3, [sp, #32]
 80038be:	b91b      	cbnz	r3, 80038c8 <_svfprintf_r+0xef4>
 80038c0:	f01a 0f01 	tst.w	sl, #1
 80038c4:	f43f ae1c 	beq.w	8003500 <_svfprintf_r+0xb2c>
 80038c8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80038ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80038cc:	6023      	str	r3, [r4, #0]
 80038ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80038d0:	6063      	str	r3, [r4, #4]
 80038d2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80038d4:	4413      	add	r3, r2
 80038d6:	932a      	str	r3, [sp, #168]	; 0xa8
 80038d8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80038da:	3301      	adds	r3, #1
 80038dc:	2b07      	cmp	r3, #7
 80038de:	9329      	str	r3, [sp, #164]	; 0xa4
 80038e0:	dc32      	bgt.n	8003948 <_svfprintf_r+0xf74>
 80038e2:	3408      	adds	r4, #8
 80038e4:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80038e6:	2d00      	cmp	r5, #0
 80038e8:	da1b      	bge.n	8003922 <_svfprintf_r+0xf4e>
 80038ea:	4623      	mov	r3, r4
 80038ec:	2710      	movs	r7, #16
 80038ee:	4e25      	ldr	r6, [pc, #148]	; (8003984 <_svfprintf_r+0xfb0>)
 80038f0:	426d      	negs	r5, r5
 80038f2:	2d10      	cmp	r5, #16
 80038f4:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
 80038f8:	f104 0408 	add.w	r4, r4, #8
 80038fc:	f102 0201 	add.w	r2, r2, #1
 8003900:	601e      	str	r6, [r3, #0]
 8003902:	dc2b      	bgt.n	800395c <_svfprintf_r+0xf88>
 8003904:	605d      	str	r5, [r3, #4]
 8003906:	2a07      	cmp	r2, #7
 8003908:	440d      	add	r5, r1
 800390a:	e9cd 2529 	strd	r2, r5, [sp, #164]	; 0xa4
 800390e:	dd08      	ble.n	8003922 <_svfprintf_r+0xf4e>
 8003910:	aa28      	add	r2, sp, #160	; 0xa0
 8003912:	4649      	mov	r1, r9
 8003914:	9807      	ldr	r0, [sp, #28]
 8003916:	f001 ff46 	bl	80057a6 <__ssprint_r>
 800391a:	2800      	cmp	r0, #0
 800391c:	f040 8236 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003920:	ac2b      	add	r4, sp, #172	; 0xac
 8003922:	9b08      	ldr	r3, [sp, #32]
 8003924:	9a08      	ldr	r2, [sp, #32]
 8003926:	6063      	str	r3, [r4, #4]
 8003928:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800392a:	f8c4 b000 	str.w	fp, [r4]
 800392e:	4413      	add	r3, r2
 8003930:	932a      	str	r3, [sp, #168]	; 0xa8
 8003932:	e5de      	b.n	80034f2 <_svfprintf_r+0xb1e>
 8003934:	aa28      	add	r2, sp, #160	; 0xa0
 8003936:	4649      	mov	r1, r9
 8003938:	9807      	ldr	r0, [sp, #28]
 800393a:	f001 ff34 	bl	80057a6 <__ssprint_r>
 800393e:	2800      	cmp	r0, #0
 8003940:	f040 8224 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003944:	ac2b      	add	r4, sp, #172	; 0xac
 8003946:	e7b7      	b.n	80038b8 <_svfprintf_r+0xee4>
 8003948:	aa28      	add	r2, sp, #160	; 0xa0
 800394a:	4649      	mov	r1, r9
 800394c:	9807      	ldr	r0, [sp, #28]
 800394e:	f001 ff2a 	bl	80057a6 <__ssprint_r>
 8003952:	2800      	cmp	r0, #0
 8003954:	f040 821a 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003958:	ac2b      	add	r4, sp, #172	; 0xac
 800395a:	e7c3      	b.n	80038e4 <_svfprintf_r+0xf10>
 800395c:	3110      	adds	r1, #16
 800395e:	2a07      	cmp	r2, #7
 8003960:	605f      	str	r7, [r3, #4]
 8003962:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
 8003966:	dd08      	ble.n	800397a <_svfprintf_r+0xfa6>
 8003968:	aa28      	add	r2, sp, #160	; 0xa0
 800396a:	4649      	mov	r1, r9
 800396c:	9807      	ldr	r0, [sp, #28]
 800396e:	f001 ff1a 	bl	80057a6 <__ssprint_r>
 8003972:	2800      	cmp	r0, #0
 8003974:	f040 820a 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003978:	ac2b      	add	r4, sp, #172	; 0xac
 800397a:	3d10      	subs	r5, #16
 800397c:	4623      	mov	r3, r4
 800397e:	e7b8      	b.n	80038f2 <_svfprintf_r+0xf1e>
 8003980:	08005e8a 	.word	0x08005e8a
 8003984:	08005e9c 	.word	0x08005e9c
 8003988:	9b08      	ldr	r3, [sp, #32]
 800398a:	42b3      	cmp	r3, r6
 800398c:	bfa8      	it	ge
 800398e:	4633      	movge	r3, r6
 8003990:	2b00      	cmp	r3, #0
 8003992:	461d      	mov	r5, r3
 8003994:	dd0b      	ble.n	80039ae <_svfprintf_r+0xfda>
 8003996:	e9c4 b300 	strd	fp, r3, [r4]
 800399a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800399c:	442b      	add	r3, r5
 800399e:	932a      	str	r3, [sp, #168]	; 0xa8
 80039a0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80039a2:	3301      	adds	r3, #1
 80039a4:	2b07      	cmp	r3, #7
 80039a6:	9329      	str	r3, [sp, #164]	; 0xa4
 80039a8:	f300 8086 	bgt.w	8003ab8 <_svfprintf_r+0x10e4>
 80039ac:	3408      	adds	r4, #8
 80039ae:	2d00      	cmp	r5, #0
 80039b0:	bfb4      	ite	lt
 80039b2:	4635      	movlt	r5, r6
 80039b4:	1b75      	subge	r5, r6, r5
 80039b6:	2d00      	cmp	r5, #0
 80039b8:	dd19      	ble.n	80039ee <_svfprintf_r+0x101a>
 80039ba:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80039be:	4896      	ldr	r0, [pc, #600]	; (8003c18 <_svfprintf_r+0x1244>)
 80039c0:	2d10      	cmp	r5, #16
 80039c2:	f103 0301 	add.w	r3, r3, #1
 80039c6:	f104 0108 	add.w	r1, r4, #8
 80039ca:	6020      	str	r0, [r4, #0]
 80039cc:	dc7e      	bgt.n	8003acc <_svfprintf_r+0x10f8>
 80039ce:	6065      	str	r5, [r4, #4]
 80039d0:	2b07      	cmp	r3, #7
 80039d2:	4415      	add	r5, r2
 80039d4:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 80039d8:	f340 808b 	ble.w	8003af2 <_svfprintf_r+0x111e>
 80039dc:	aa28      	add	r2, sp, #160	; 0xa0
 80039de:	4649      	mov	r1, r9
 80039e0:	9807      	ldr	r0, [sp, #28]
 80039e2:	f001 fee0 	bl	80057a6 <__ssprint_r>
 80039e6:	2800      	cmp	r0, #0
 80039e8:	f040 81d0 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 80039ec:	ac2b      	add	r4, sp, #172	; 0xac
 80039ee:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80039f2:	445e      	add	r6, fp
 80039f4:	d009      	beq.n	8003a0a <_svfprintf_r+0x1036>
 80039f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d17c      	bne.n	8003af6 <_svfprintf_r+0x1122>
 80039fc:	2f00      	cmp	r7, #0
 80039fe:	d17c      	bne.n	8003afa <_svfprintf_r+0x1126>
 8003a00:	9b08      	ldr	r3, [sp, #32]
 8003a02:	445b      	add	r3, fp
 8003a04:	429e      	cmp	r6, r3
 8003a06:	bf28      	it	cs
 8003a08:	461e      	movcs	r6, r3
 8003a0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003a0c:	9a08      	ldr	r2, [sp, #32]
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	db02      	blt.n	8003a18 <_svfprintf_r+0x1044>
 8003a12:	f01a 0f01 	tst.w	sl, #1
 8003a16:	d00e      	beq.n	8003a36 <_svfprintf_r+0x1062>
 8003a18:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a1c:	6023      	str	r3, [r4, #0]
 8003a1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003a20:	6063      	str	r3, [r4, #4]
 8003a22:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003a24:	4413      	add	r3, r2
 8003a26:	932a      	str	r3, [sp, #168]	; 0xa8
 8003a28:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	2b07      	cmp	r3, #7
 8003a2e:	9329      	str	r3, [sp, #164]	; 0xa4
 8003a30:	f300 80dd 	bgt.w	8003bee <_svfprintf_r+0x121a>
 8003a34:	3408      	adds	r4, #8
 8003a36:	9b08      	ldr	r3, [sp, #32]
 8003a38:	9a08      	ldr	r2, [sp, #32]
 8003a3a:	eb0b 0503 	add.w	r5, fp, r3
 8003a3e:	1bab      	subs	r3, r5, r6
 8003a40:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8003a42:	1b55      	subs	r5, r2, r5
 8003a44:	429d      	cmp	r5, r3
 8003a46:	bfa8      	it	ge
 8003a48:	461d      	movge	r5, r3
 8003a4a:	2d00      	cmp	r5, #0
 8003a4c:	dd0b      	ble.n	8003a66 <_svfprintf_r+0x1092>
 8003a4e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003a50:	e9c4 6500 	strd	r6, r5, [r4]
 8003a54:	442b      	add	r3, r5
 8003a56:	932a      	str	r3, [sp, #168]	; 0xa8
 8003a58:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	2b07      	cmp	r3, #7
 8003a5e:	9329      	str	r3, [sp, #164]	; 0xa4
 8003a60:	f300 80cf 	bgt.w	8003c02 <_svfprintf_r+0x122e>
 8003a64:	3408      	adds	r4, #8
 8003a66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003a68:	9a08      	ldr	r2, [sp, #32]
 8003a6a:	2d00      	cmp	r5, #0
 8003a6c:	eba2 0303 	sub.w	r3, r2, r3
 8003a70:	bfb4      	ite	lt
 8003a72:	461d      	movlt	r5, r3
 8003a74:	1b5d      	subge	r5, r3, r5
 8003a76:	2d00      	cmp	r5, #0
 8003a78:	f77f ad42 	ble.w	8003500 <_svfprintf_r+0xb2c>
 8003a7c:	2710      	movs	r7, #16
 8003a7e:	4e66      	ldr	r6, [pc, #408]	; (8003c18 <_svfprintf_r+0x1244>)
 8003a80:	2d10      	cmp	r5, #16
 8003a82:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8003a86:	f104 0108 	add.w	r1, r4, #8
 8003a8a:	f103 0301 	add.w	r3, r3, #1
 8003a8e:	6026      	str	r6, [r4, #0]
 8003a90:	f77f aecb 	ble.w	800382a <_svfprintf_r+0xe56>
 8003a94:	3210      	adds	r2, #16
 8003a96:	2b07      	cmp	r3, #7
 8003a98:	6067      	str	r7, [r4, #4]
 8003a9a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8003a9e:	dd08      	ble.n	8003ab2 <_svfprintf_r+0x10de>
 8003aa0:	aa28      	add	r2, sp, #160	; 0xa0
 8003aa2:	4649      	mov	r1, r9
 8003aa4:	9807      	ldr	r0, [sp, #28]
 8003aa6:	f001 fe7e 	bl	80057a6 <__ssprint_r>
 8003aaa:	2800      	cmp	r0, #0
 8003aac:	f040 816e 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003ab0:	a92b      	add	r1, sp, #172	; 0xac
 8003ab2:	3d10      	subs	r5, #16
 8003ab4:	460c      	mov	r4, r1
 8003ab6:	e7e3      	b.n	8003a80 <_svfprintf_r+0x10ac>
 8003ab8:	aa28      	add	r2, sp, #160	; 0xa0
 8003aba:	4649      	mov	r1, r9
 8003abc:	9807      	ldr	r0, [sp, #28]
 8003abe:	f001 fe72 	bl	80057a6 <__ssprint_r>
 8003ac2:	2800      	cmp	r0, #0
 8003ac4:	f040 8162 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003ac8:	ac2b      	add	r4, sp, #172	; 0xac
 8003aca:	e770      	b.n	80039ae <_svfprintf_r+0xfda>
 8003acc:	2010      	movs	r0, #16
 8003ace:	2b07      	cmp	r3, #7
 8003ad0:	4402      	add	r2, r0
 8003ad2:	6060      	str	r0, [r4, #4]
 8003ad4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8003ad8:	dd08      	ble.n	8003aec <_svfprintf_r+0x1118>
 8003ada:	aa28      	add	r2, sp, #160	; 0xa0
 8003adc:	4649      	mov	r1, r9
 8003ade:	9807      	ldr	r0, [sp, #28]
 8003ae0:	f001 fe61 	bl	80057a6 <__ssprint_r>
 8003ae4:	2800      	cmp	r0, #0
 8003ae6:	f040 8151 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003aea:	a92b      	add	r1, sp, #172	; 0xac
 8003aec:	3d10      	subs	r5, #16
 8003aee:	460c      	mov	r4, r1
 8003af0:	e763      	b.n	80039ba <_svfprintf_r+0xfe6>
 8003af2:	460c      	mov	r4, r1
 8003af4:	e77b      	b.n	80039ee <_svfprintf_r+0x101a>
 8003af6:	2f00      	cmp	r7, #0
 8003af8:	d049      	beq.n	8003b8e <_svfprintf_r+0x11ba>
 8003afa:	3f01      	subs	r7, #1
 8003afc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003afe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003b00:	6023      	str	r3, [r4, #0]
 8003b02:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003b04:	6063      	str	r3, [r4, #4]
 8003b06:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003b08:	4413      	add	r3, r2
 8003b0a:	932a      	str	r3, [sp, #168]	; 0xa8
 8003b0c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003b0e:	3301      	adds	r3, #1
 8003b10:	2b07      	cmp	r3, #7
 8003b12:	9329      	str	r3, [sp, #164]	; 0xa4
 8003b14:	dc42      	bgt.n	8003b9c <_svfprintf_r+0x11c8>
 8003b16:	3408      	adds	r4, #8
 8003b18:	9b08      	ldr	r3, [sp, #32]
 8003b1a:	445b      	add	r3, fp
 8003b1c:	1b9a      	subs	r2, r3, r6
 8003b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	4293      	cmp	r3, r2
 8003b24:	bfa8      	it	ge
 8003b26:	4613      	movge	r3, r2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	461d      	mov	r5, r3
 8003b2c:	dd0a      	ble.n	8003b44 <_svfprintf_r+0x1170>
 8003b2e:	e9c4 6300 	strd	r6, r3, [r4]
 8003b32:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003b34:	442b      	add	r3, r5
 8003b36:	932a      	str	r3, [sp, #168]	; 0xa8
 8003b38:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	2b07      	cmp	r3, #7
 8003b3e:	9329      	str	r3, [sp, #164]	; 0xa4
 8003b40:	dc36      	bgt.n	8003bb0 <_svfprintf_r+0x11dc>
 8003b42:	3408      	adds	r4, #8
 8003b44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b46:	2d00      	cmp	r5, #0
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	bfb4      	ite	lt
 8003b4c:	461d      	movlt	r5, r3
 8003b4e:	1b5d      	subge	r5, r3, r5
 8003b50:	2d00      	cmp	r5, #0
 8003b52:	dd18      	ble.n	8003b86 <_svfprintf_r+0x11b2>
 8003b54:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8003b58:	482f      	ldr	r0, [pc, #188]	; (8003c18 <_svfprintf_r+0x1244>)
 8003b5a:	2d10      	cmp	r5, #16
 8003b5c:	f102 0201 	add.w	r2, r2, #1
 8003b60:	f104 0108 	add.w	r1, r4, #8
 8003b64:	6020      	str	r0, [r4, #0]
 8003b66:	dc2d      	bgt.n	8003bc4 <_svfprintf_r+0x11f0>
 8003b68:	442b      	add	r3, r5
 8003b6a:	2a07      	cmp	r2, #7
 8003b6c:	6065      	str	r5, [r4, #4]
 8003b6e:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8003b72:	dd3a      	ble.n	8003bea <_svfprintf_r+0x1216>
 8003b74:	aa28      	add	r2, sp, #160	; 0xa0
 8003b76:	4649      	mov	r1, r9
 8003b78:	9807      	ldr	r0, [sp, #28]
 8003b7a:	f001 fe14 	bl	80057a6 <__ssprint_r>
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	f040 8104 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003b84:	ac2b      	add	r4, sp, #172	; 0xac
 8003b86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	441e      	add	r6, r3
 8003b8c:	e733      	b.n	80039f6 <_svfprintf_r+0x1022>
 8003b8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b90:	3b01      	subs	r3, #1
 8003b92:	930d      	str	r3, [sp, #52]	; 0x34
 8003b94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b96:	3b01      	subs	r3, #1
 8003b98:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b9a:	e7af      	b.n	8003afc <_svfprintf_r+0x1128>
 8003b9c:	aa28      	add	r2, sp, #160	; 0xa0
 8003b9e:	4649      	mov	r1, r9
 8003ba0:	9807      	ldr	r0, [sp, #28]
 8003ba2:	f001 fe00 	bl	80057a6 <__ssprint_r>
 8003ba6:	2800      	cmp	r0, #0
 8003ba8:	f040 80f0 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003bac:	ac2b      	add	r4, sp, #172	; 0xac
 8003bae:	e7b3      	b.n	8003b18 <_svfprintf_r+0x1144>
 8003bb0:	aa28      	add	r2, sp, #160	; 0xa0
 8003bb2:	4649      	mov	r1, r9
 8003bb4:	9807      	ldr	r0, [sp, #28]
 8003bb6:	f001 fdf6 	bl	80057a6 <__ssprint_r>
 8003bba:	2800      	cmp	r0, #0
 8003bbc:	f040 80e6 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003bc0:	ac2b      	add	r4, sp, #172	; 0xac
 8003bc2:	e7bf      	b.n	8003b44 <_svfprintf_r+0x1170>
 8003bc4:	2010      	movs	r0, #16
 8003bc6:	2a07      	cmp	r2, #7
 8003bc8:	4403      	add	r3, r0
 8003bca:	6060      	str	r0, [r4, #4]
 8003bcc:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8003bd0:	dd08      	ble.n	8003be4 <_svfprintf_r+0x1210>
 8003bd2:	aa28      	add	r2, sp, #160	; 0xa0
 8003bd4:	4649      	mov	r1, r9
 8003bd6:	9807      	ldr	r0, [sp, #28]
 8003bd8:	f001 fde5 	bl	80057a6 <__ssprint_r>
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	f040 80d5 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003be2:	a92b      	add	r1, sp, #172	; 0xac
 8003be4:	3d10      	subs	r5, #16
 8003be6:	460c      	mov	r4, r1
 8003be8:	e7b4      	b.n	8003b54 <_svfprintf_r+0x1180>
 8003bea:	460c      	mov	r4, r1
 8003bec:	e7cb      	b.n	8003b86 <_svfprintf_r+0x11b2>
 8003bee:	aa28      	add	r2, sp, #160	; 0xa0
 8003bf0:	4649      	mov	r1, r9
 8003bf2:	9807      	ldr	r0, [sp, #28]
 8003bf4:	f001 fdd7 	bl	80057a6 <__ssprint_r>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	f040 80c7 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003bfe:	ac2b      	add	r4, sp, #172	; 0xac
 8003c00:	e719      	b.n	8003a36 <_svfprintf_r+0x1062>
 8003c02:	aa28      	add	r2, sp, #160	; 0xa0
 8003c04:	4649      	mov	r1, r9
 8003c06:	9807      	ldr	r0, [sp, #28]
 8003c08:	f001 fdcd 	bl	80057a6 <__ssprint_r>
 8003c0c:	2800      	cmp	r0, #0
 8003c0e:	f040 80bd 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003c12:	ac2b      	add	r4, sp, #172	; 0xac
 8003c14:	e727      	b.n	8003a66 <_svfprintf_r+0x1092>
 8003c16:	bf00      	nop
 8003c18:	08005e9c 	.word	0x08005e9c
 8003c1c:	9a08      	ldr	r2, [sp, #32]
 8003c1e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8003c20:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003c22:	2a01      	cmp	r2, #1
 8003c24:	f105 0501 	add.w	r5, r5, #1
 8003c28:	f103 0301 	add.w	r3, r3, #1
 8003c2c:	f104 0608 	add.w	r6, r4, #8
 8003c30:	dc02      	bgt.n	8003c38 <_svfprintf_r+0x1264>
 8003c32:	f01a 0f01 	tst.w	sl, #1
 8003c36:	d07d      	beq.n	8003d34 <_svfprintf_r+0x1360>
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2b07      	cmp	r3, #7
 8003c3c:	f8c4 b000 	str.w	fp, [r4]
 8003c40:	6062      	str	r2, [r4, #4]
 8003c42:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8003c46:	dd08      	ble.n	8003c5a <_svfprintf_r+0x1286>
 8003c48:	aa28      	add	r2, sp, #160	; 0xa0
 8003c4a:	4649      	mov	r1, r9
 8003c4c:	9807      	ldr	r0, [sp, #28]
 8003c4e:	f001 fdaa 	bl	80057a6 <__ssprint_r>
 8003c52:	2800      	cmp	r0, #0
 8003c54:	f040 809a 	bne.w	8003d8c <_svfprintf_r+0x13b8>
 8003c58:	ae2b      	add	r6, sp, #172	; 0xac
 8003c5a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003c5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003c5e:	6033      	str	r3, [r6, #0]
 8003c60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003c62:	6073      	str	r3, [r6, #4]
 8003c64:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003c66:	4413      	add	r3, r2
 8003c68:	932a      	str	r3, [sp, #168]	; 0xa8
 8003c6a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	2b07      	cmp	r3, #7
 8003c70:	9329      	str	r3, [sp, #164]	; 0xa4
 8003c72:	dc31      	bgt.n	8003cd8 <_svfprintf_r+0x1304>
 8003c74:	3608      	adds	r6, #8
 8003c76:	9b08      	ldr	r3, [sp, #32]
 8003c78:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8003c7c:	1e5c      	subs	r4, r3, #1
 8003c7e:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8003c82:	f7fc fe91 	bl	80009a8 <__aeabi_dcmpeq>
 8003c86:	2800      	cmp	r0, #0
 8003c88:	d12f      	bne.n	8003cea <_svfprintf_r+0x1316>
 8003c8a:	f10b 0301 	add.w	r3, fp, #1
 8003c8e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8003c90:	e9c6 3400 	strd	r3, r4, [r6]
 8003c94:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003c96:	9908      	ldr	r1, [sp, #32]
 8003c98:	3201      	adds	r2, #1
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	440b      	add	r3, r1
 8003c9e:	2a07      	cmp	r2, #7
 8003ca0:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8003ca4:	dd4f      	ble.n	8003d46 <_svfprintf_r+0x1372>
 8003ca6:	aa28      	add	r2, sp, #160	; 0xa0
 8003ca8:	4649      	mov	r1, r9
 8003caa:	9807      	ldr	r0, [sp, #28]
 8003cac:	f001 fd7b 	bl	80057a6 <__ssprint_r>
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d16b      	bne.n	8003d8c <_svfprintf_r+0x13b8>
 8003cb4:	ae2b      	add	r6, sp, #172	; 0xac
 8003cb6:	ab24      	add	r3, sp, #144	; 0x90
 8003cb8:	6033      	str	r3, [r6, #0]
 8003cba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003cbc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003cbe:	6073      	str	r3, [r6, #4]
 8003cc0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003cc2:	4413      	add	r3, r2
 8003cc4:	932a      	str	r3, [sp, #168]	; 0xa8
 8003cc6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8003cc8:	3301      	adds	r3, #1
 8003cca:	2b07      	cmp	r3, #7
 8003ccc:	9329      	str	r3, [sp, #164]	; 0xa4
 8003cce:	f73f adb3 	bgt.w	8003838 <_svfprintf_r+0xe64>
 8003cd2:	f106 0408 	add.w	r4, r6, #8
 8003cd6:	e413      	b.n	8003500 <_svfprintf_r+0xb2c>
 8003cd8:	aa28      	add	r2, sp, #160	; 0xa0
 8003cda:	4649      	mov	r1, r9
 8003cdc:	9807      	ldr	r0, [sp, #28]
 8003cde:	f001 fd62 	bl	80057a6 <__ssprint_r>
 8003ce2:	2800      	cmp	r0, #0
 8003ce4:	d152      	bne.n	8003d8c <_svfprintf_r+0x13b8>
 8003ce6:	ae2b      	add	r6, sp, #172	; 0xac
 8003ce8:	e7c5      	b.n	8003c76 <_svfprintf_r+0x12a2>
 8003cea:	2c00      	cmp	r4, #0
 8003cec:	dde3      	ble.n	8003cb6 <_svfprintf_r+0x12e2>
 8003cee:	2710      	movs	r7, #16
 8003cf0:	4d3d      	ldr	r5, [pc, #244]	; (8003de8 <_svfprintf_r+0x1414>)
 8003cf2:	2c10      	cmp	r4, #16
 8003cf4:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8003cf8:	f106 0108 	add.w	r1, r6, #8
 8003cfc:	f103 0301 	add.w	r3, r3, #1
 8003d00:	6035      	str	r5, [r6, #0]
 8003d02:	dc07      	bgt.n	8003d14 <_svfprintf_r+0x1340>
 8003d04:	6074      	str	r4, [r6, #4]
 8003d06:	2b07      	cmp	r3, #7
 8003d08:	4414      	add	r4, r2
 8003d0a:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
 8003d0e:	dcca      	bgt.n	8003ca6 <_svfprintf_r+0x12d2>
 8003d10:	460e      	mov	r6, r1
 8003d12:	e7d0      	b.n	8003cb6 <_svfprintf_r+0x12e2>
 8003d14:	3210      	adds	r2, #16
 8003d16:	2b07      	cmp	r3, #7
 8003d18:	6077      	str	r7, [r6, #4]
 8003d1a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8003d1e:	dd06      	ble.n	8003d2e <_svfprintf_r+0x135a>
 8003d20:	aa28      	add	r2, sp, #160	; 0xa0
 8003d22:	4649      	mov	r1, r9
 8003d24:	9807      	ldr	r0, [sp, #28]
 8003d26:	f001 fd3e 	bl	80057a6 <__ssprint_r>
 8003d2a:	bb78      	cbnz	r0, 8003d8c <_svfprintf_r+0x13b8>
 8003d2c:	a92b      	add	r1, sp, #172	; 0xac
 8003d2e:	3c10      	subs	r4, #16
 8003d30:	460e      	mov	r6, r1
 8003d32:	e7de      	b.n	8003cf2 <_svfprintf_r+0x131e>
 8003d34:	2201      	movs	r2, #1
 8003d36:	2b07      	cmp	r3, #7
 8003d38:	f8c4 b000 	str.w	fp, [r4]
 8003d3c:	6062      	str	r2, [r4, #4]
 8003d3e:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8003d42:	ddb8      	ble.n	8003cb6 <_svfprintf_r+0x12e2>
 8003d44:	e7af      	b.n	8003ca6 <_svfprintf_r+0x12d2>
 8003d46:	3608      	adds	r6, #8
 8003d48:	e7b5      	b.n	8003cb6 <_svfprintf_r+0x12e2>
 8003d4a:	460c      	mov	r4, r1
 8003d4c:	f7ff bbd8 	b.w	8003500 <_svfprintf_r+0xb2c>
 8003d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003d52:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003d54:	1a9d      	subs	r5, r3, r2
 8003d56:	2d00      	cmp	r5, #0
 8003d58:	f77f abd6 	ble.w	8003508 <_svfprintf_r+0xb34>
 8003d5c:	2710      	movs	r7, #16
 8003d5e:	4e23      	ldr	r6, [pc, #140]	; (8003dec <_svfprintf_r+0x1418>)
 8003d60:	2d10      	cmp	r5, #16
 8003d62:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8003d66:	6026      	str	r6, [r4, #0]
 8003d68:	f103 0301 	add.w	r3, r3, #1
 8003d6c:	dc18      	bgt.n	8003da0 <_svfprintf_r+0x13cc>
 8003d6e:	6065      	str	r5, [r4, #4]
 8003d70:	2b07      	cmp	r3, #7
 8003d72:	4415      	add	r5, r2
 8003d74:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8003d78:	f77f abc6 	ble.w	8003508 <_svfprintf_r+0xb34>
 8003d7c:	aa28      	add	r2, sp, #160	; 0xa0
 8003d7e:	4649      	mov	r1, r9
 8003d80:	9807      	ldr	r0, [sp, #28]
 8003d82:	f001 fd10 	bl	80057a6 <__ssprint_r>
 8003d86:	2800      	cmp	r0, #0
 8003d88:	f43f abbe 	beq.w	8003508 <_svfprintf_r+0xb34>
 8003d8c:	f1b8 0f00 	cmp.w	r8, #0
 8003d90:	f43f a8a9 	beq.w	8002ee6 <_svfprintf_r+0x512>
 8003d94:	4641      	mov	r1, r8
 8003d96:	9807      	ldr	r0, [sp, #28]
 8003d98:	f000 fed4 	bl	8004b44 <_free_r>
 8003d9c:	f7ff b8a3 	b.w	8002ee6 <_svfprintf_r+0x512>
 8003da0:	3210      	adds	r2, #16
 8003da2:	2b07      	cmp	r3, #7
 8003da4:	6067      	str	r7, [r4, #4]
 8003da6:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8003daa:	dc02      	bgt.n	8003db2 <_svfprintf_r+0x13de>
 8003dac:	3408      	adds	r4, #8
 8003dae:	3d10      	subs	r5, #16
 8003db0:	e7d6      	b.n	8003d60 <_svfprintf_r+0x138c>
 8003db2:	aa28      	add	r2, sp, #160	; 0xa0
 8003db4:	4649      	mov	r1, r9
 8003db6:	9807      	ldr	r0, [sp, #28]
 8003db8:	f001 fcf5 	bl	80057a6 <__ssprint_r>
 8003dbc:	2800      	cmp	r0, #0
 8003dbe:	d1e5      	bne.n	8003d8c <_svfprintf_r+0x13b8>
 8003dc0:	ac2b      	add	r4, sp, #172	; 0xac
 8003dc2:	e7f4      	b.n	8003dae <_svfprintf_r+0x13da>
 8003dc4:	4641      	mov	r1, r8
 8003dc6:	9807      	ldr	r0, [sp, #28]
 8003dc8:	f000 febc 	bl	8004b44 <_free_r>
 8003dcc:	f7ff bbb4 	b.w	8003538 <_svfprintf_r+0xb64>
 8003dd0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f43f a887 	beq.w	8002ee6 <_svfprintf_r+0x512>
 8003dd8:	aa28      	add	r2, sp, #160	; 0xa0
 8003dda:	4649      	mov	r1, r9
 8003ddc:	9807      	ldr	r0, [sp, #28]
 8003dde:	f001 fce2 	bl	80057a6 <__ssprint_r>
 8003de2:	f7ff b880 	b.w	8002ee6 <_svfprintf_r+0x512>
 8003de6:	bf00      	nop
 8003de8:	08005e9c 	.word	0x08005e9c
 8003dec:	08005e8c 	.word	0x08005e8c

08003df0 <register_fini>:
 8003df0:	4b02      	ldr	r3, [pc, #8]	; (8003dfc <register_fini+0xc>)
 8003df2:	b113      	cbz	r3, 8003dfa <register_fini+0xa>
 8003df4:	4802      	ldr	r0, [pc, #8]	; (8003e00 <register_fini+0x10>)
 8003df6:	f000 b805 	b.w	8003e04 <atexit>
 8003dfa:	4770      	bx	lr
 8003dfc:	00000000 	.word	0x00000000
 8003e00:	08004a75 	.word	0x08004a75

08003e04 <atexit>:
 8003e04:	2300      	movs	r3, #0
 8003e06:	4601      	mov	r1, r0
 8003e08:	461a      	mov	r2, r3
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f001 bd50 	b.w	80058b0 <__register_exitproc>

08003e10 <quorem>:
 8003e10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e14:	6903      	ldr	r3, [r0, #16]
 8003e16:	690c      	ldr	r4, [r1, #16]
 8003e18:	4680      	mov	r8, r0
 8003e1a:	42a3      	cmp	r3, r4
 8003e1c:	f2c0 8084 	blt.w	8003f28 <quorem+0x118>
 8003e20:	3c01      	subs	r4, #1
 8003e22:	f101 0714 	add.w	r7, r1, #20
 8003e26:	f100 0614 	add.w	r6, r0, #20
 8003e2a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003e2e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003e32:	3501      	adds	r5, #1
 8003e34:	fbb0 f5f5 	udiv	r5, r0, r5
 8003e38:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003e3c:	eb06 030c 	add.w	r3, r6, ip
 8003e40:	eb07 090c 	add.w	r9, r7, ip
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	b39d      	cbz	r5, 8003eb0 <quorem+0xa0>
 8003e48:	f04f 0a00 	mov.w	sl, #0
 8003e4c:	4638      	mov	r0, r7
 8003e4e:	46b6      	mov	lr, r6
 8003e50:	46d3      	mov	fp, sl
 8003e52:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e56:	b293      	uxth	r3, r2
 8003e58:	fb05 a303 	mla	r3, r5, r3, sl
 8003e5c:	0c12      	lsrs	r2, r2, #16
 8003e5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003e62:	fb05 a202 	mla	r2, r5, r2, sl
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	ebab 0303 	sub.w	r3, fp, r3
 8003e6c:	f8de b000 	ldr.w	fp, [lr]
 8003e70:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003e74:	fa1f fb8b 	uxth.w	fp, fp
 8003e78:	445b      	add	r3, fp
 8003e7a:	fa1f fb82 	uxth.w	fp, r2
 8003e7e:	f8de 2000 	ldr.w	r2, [lr]
 8003e82:	4581      	cmp	r9, r0
 8003e84:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003e88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e92:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003e96:	f84e 3b04 	str.w	r3, [lr], #4
 8003e9a:	d2da      	bcs.n	8003e52 <quorem+0x42>
 8003e9c:	f856 300c 	ldr.w	r3, [r6, ip]
 8003ea0:	b933      	cbnz	r3, 8003eb0 <quorem+0xa0>
 8003ea2:	9b01      	ldr	r3, [sp, #4]
 8003ea4:	3b04      	subs	r3, #4
 8003ea6:	429e      	cmp	r6, r3
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	d331      	bcc.n	8003f10 <quorem+0x100>
 8003eac:	f8c8 4010 	str.w	r4, [r8, #16]
 8003eb0:	4640      	mov	r0, r8
 8003eb2:	f001 fb59 	bl	8005568 <__mcmp>
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	db26      	blt.n	8003f08 <quorem+0xf8>
 8003eba:	4630      	mov	r0, r6
 8003ebc:	f04f 0c00 	mov.w	ip, #0
 8003ec0:	3501      	adds	r5, #1
 8003ec2:	f857 1b04 	ldr.w	r1, [r7], #4
 8003ec6:	f8d0 e000 	ldr.w	lr, [r0]
 8003eca:	b28b      	uxth	r3, r1
 8003ecc:	ebac 0303 	sub.w	r3, ip, r3
 8003ed0:	fa1f f28e 	uxth.w	r2, lr
 8003ed4:	4413      	add	r3, r2
 8003ed6:	0c0a      	lsrs	r2, r1, #16
 8003ed8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003edc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ee6:	45b9      	cmp	r9, r7
 8003ee8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003eec:	f840 3b04 	str.w	r3, [r0], #4
 8003ef0:	d2e7      	bcs.n	8003ec2 <quorem+0xb2>
 8003ef2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003ef6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003efa:	b92a      	cbnz	r2, 8003f08 <quorem+0xf8>
 8003efc:	3b04      	subs	r3, #4
 8003efe:	429e      	cmp	r6, r3
 8003f00:	461a      	mov	r2, r3
 8003f02:	d30b      	bcc.n	8003f1c <quorem+0x10c>
 8003f04:	f8c8 4010 	str.w	r4, [r8, #16]
 8003f08:	4628      	mov	r0, r5
 8003f0a:	b003      	add	sp, #12
 8003f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f10:	6812      	ldr	r2, [r2, #0]
 8003f12:	3b04      	subs	r3, #4
 8003f14:	2a00      	cmp	r2, #0
 8003f16:	d1c9      	bne.n	8003eac <quorem+0x9c>
 8003f18:	3c01      	subs	r4, #1
 8003f1a:	e7c4      	b.n	8003ea6 <quorem+0x96>
 8003f1c:	6812      	ldr	r2, [r2, #0]
 8003f1e:	3b04      	subs	r3, #4
 8003f20:	2a00      	cmp	r2, #0
 8003f22:	d1ef      	bne.n	8003f04 <quorem+0xf4>
 8003f24:	3c01      	subs	r4, #1
 8003f26:	e7ea      	b.n	8003efe <quorem+0xee>
 8003f28:	2000      	movs	r0, #0
 8003f2a:	e7ee      	b.n	8003f0a <quorem+0xfa>
 8003f2c:	0000      	movs	r0, r0
	...

08003f30 <_dtoa_r>:
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	4616      	mov	r6, r2
 8003f36:	461f      	mov	r7, r3
 8003f38:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003f3a:	b095      	sub	sp, #84	; 0x54
 8003f3c:	4604      	mov	r4, r0
 8003f3e:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8003f40:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003f44:	b141      	cbz	r1, 8003f58 <_dtoa_r+0x28>
 8003f46:	2301      	movs	r3, #1
 8003f48:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003f4a:	4093      	lsls	r3, r2
 8003f4c:	608b      	str	r3, [r1, #8]
 8003f4e:	604a      	str	r2, [r1, #4]
 8003f50:	f001 f945 	bl	80051de <_Bfree>
 8003f54:	2300      	movs	r3, #0
 8003f56:	6423      	str	r3, [r4, #64]	; 0x40
 8003f58:	1e3b      	subs	r3, r7, #0
 8003f5a:	bfaf      	iteee	ge
 8003f5c:	2300      	movge	r3, #0
 8003f5e:	2201      	movlt	r2, #1
 8003f60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003f64:	9303      	strlt	r3, [sp, #12]
 8003f66:	bfa8      	it	ge
 8003f68:	602b      	strge	r3, [r5, #0]
 8003f6a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003f6e:	4bb0      	ldr	r3, [pc, #704]	; (8004230 <_dtoa_r+0x300>)
 8003f70:	bfb8      	it	lt
 8003f72:	602a      	strlt	r2, [r5, #0]
 8003f74:	ea33 0308 	bics.w	r3, r3, r8
 8003f78:	d116      	bne.n	8003fa8 <_dtoa_r+0x78>
 8003f7a:	f242 730f 	movw	r3, #9999	; 0x270f
 8003f7e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	9b02      	ldr	r3, [sp, #8]
 8003f84:	b923      	cbnz	r3, 8003f90 <_dtoa_r+0x60>
 8003f86:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	f000 853f 	beq.w	8004a0e <_dtoa_r+0xade>
 8003f90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f92:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 8004244 <_dtoa_r+0x314>
 8003f96:	b11b      	cbz	r3, 8003fa0 <_dtoa_r+0x70>
 8003f98:	f10b 0303 	add.w	r3, fp, #3
 8003f9c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003f9e:	6013      	str	r3, [r2, #0]
 8003fa0:	4658      	mov	r0, fp
 8003fa2:	b015      	add	sp, #84	; 0x54
 8003fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fa8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003fac:	2200      	movs	r2, #0
 8003fae:	2300      	movs	r3, #0
 8003fb0:	4630      	mov	r0, r6
 8003fb2:	4639      	mov	r1, r7
 8003fb4:	f7fc fcf8 	bl	80009a8 <__aeabi_dcmpeq>
 8003fb8:	4682      	mov	sl, r0
 8003fba:	b160      	cbz	r0, 8003fd6 <_dtoa_r+0xa6>
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003fc0:	6013      	str	r3, [r2, #0]
 8003fc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f000 851e 	beq.w	8004a06 <_dtoa_r+0xad6>
 8003fca:	4b9a      	ldr	r3, [pc, #616]	; (8004234 <_dtoa_r+0x304>)
 8003fcc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003fce:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	e7e4      	b.n	8003fa0 <_dtoa_r+0x70>
 8003fd6:	ab12      	add	r3, sp, #72	; 0x48
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	ab13      	add	r3, sp, #76	; 0x4c
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	4632      	mov	r2, r6
 8003fe0:	463b      	mov	r3, r7
 8003fe2:	4620      	mov	r0, r4
 8003fe4:	f001 fb38 	bl	8005658 <__d2b>
 8003fe8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003fec:	9006      	str	r0, [sp, #24]
 8003fee:	2d00      	cmp	r5, #0
 8003ff0:	d07d      	beq.n	80040ee <_dtoa_r+0x1be>
 8003ff2:	46b0      	mov	r8, r6
 8003ff4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003ff8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8003ffc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004000:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004004:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004008:	2200      	movs	r2, #0
 800400a:	4b8b      	ldr	r3, [pc, #556]	; (8004238 <_dtoa_r+0x308>)
 800400c:	4640      	mov	r0, r8
 800400e:	4649      	mov	r1, r9
 8004010:	f7fc f8aa 	bl	8000168 <__aeabi_dsub>
 8004014:	a380      	add	r3, pc, #512	; (adr r3, 8004218 <_dtoa_r+0x2e8>)
 8004016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401a:	f7fc fa5d 	bl	80004d8 <__aeabi_dmul>
 800401e:	a380      	add	r3, pc, #512	; (adr r3, 8004220 <_dtoa_r+0x2f0>)
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f7fc f8a2 	bl	800016c <__adddf3>
 8004028:	4606      	mov	r6, r0
 800402a:	4628      	mov	r0, r5
 800402c:	460f      	mov	r7, r1
 800402e:	f7fc f9e9 	bl	8000404 <__aeabi_i2d>
 8004032:	a37d      	add	r3, pc, #500	; (adr r3, 8004228 <_dtoa_r+0x2f8>)
 8004034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004038:	f7fc fa4e 	bl	80004d8 <__aeabi_dmul>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4630      	mov	r0, r6
 8004042:	4639      	mov	r1, r7
 8004044:	f7fc f892 	bl	800016c <__adddf3>
 8004048:	4606      	mov	r6, r0
 800404a:	460f      	mov	r7, r1
 800404c:	f7fc fcf4 	bl	8000a38 <__aeabi_d2iz>
 8004050:	2200      	movs	r2, #0
 8004052:	4682      	mov	sl, r0
 8004054:	2300      	movs	r3, #0
 8004056:	4630      	mov	r0, r6
 8004058:	4639      	mov	r1, r7
 800405a:	f7fc fcaf 	bl	80009bc <__aeabi_dcmplt>
 800405e:	b148      	cbz	r0, 8004074 <_dtoa_r+0x144>
 8004060:	4650      	mov	r0, sl
 8004062:	f7fc f9cf 	bl	8000404 <__aeabi_i2d>
 8004066:	4632      	mov	r2, r6
 8004068:	463b      	mov	r3, r7
 800406a:	f7fc fc9d 	bl	80009a8 <__aeabi_dcmpeq>
 800406e:	b908      	cbnz	r0, 8004074 <_dtoa_r+0x144>
 8004070:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004074:	f1ba 0f16 	cmp.w	sl, #22
 8004078:	d85a      	bhi.n	8004130 <_dtoa_r+0x200>
 800407a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800407e:	496f      	ldr	r1, [pc, #444]	; (800423c <_dtoa_r+0x30c>)
 8004080:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004084:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004088:	f7fc fcb6 	bl	80009f8 <__aeabi_dcmpgt>
 800408c:	2800      	cmp	r0, #0
 800408e:	d051      	beq.n	8004134 <_dtoa_r+0x204>
 8004090:	2300      	movs	r3, #0
 8004092:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004096:	930d      	str	r3, [sp, #52]	; 0x34
 8004098:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800409a:	1b5d      	subs	r5, r3, r5
 800409c:	1e6b      	subs	r3, r5, #1
 800409e:	9307      	str	r3, [sp, #28]
 80040a0:	bf43      	ittte	mi
 80040a2:	2300      	movmi	r3, #0
 80040a4:	f1c5 0901 	rsbmi	r9, r5, #1
 80040a8:	9307      	strmi	r3, [sp, #28]
 80040aa:	f04f 0900 	movpl.w	r9, #0
 80040ae:	f1ba 0f00 	cmp.w	sl, #0
 80040b2:	db41      	blt.n	8004138 <_dtoa_r+0x208>
 80040b4:	9b07      	ldr	r3, [sp, #28]
 80040b6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80040ba:	4453      	add	r3, sl
 80040bc:	9307      	str	r3, [sp, #28]
 80040be:	2300      	movs	r3, #0
 80040c0:	9308      	str	r3, [sp, #32]
 80040c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80040c4:	2b09      	cmp	r3, #9
 80040c6:	f200 808c 	bhi.w	80041e2 <_dtoa_r+0x2b2>
 80040ca:	2b05      	cmp	r3, #5
 80040cc:	bfc4      	itt	gt
 80040ce:	3b04      	subgt	r3, #4
 80040d0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80040d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80040d4:	bfc8      	it	gt
 80040d6:	2500      	movgt	r5, #0
 80040d8:	f1a3 0302 	sub.w	r3, r3, #2
 80040dc:	bfd8      	it	le
 80040de:	2501      	movle	r5, #1
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	f200 808a 	bhi.w	80041fa <_dtoa_r+0x2ca>
 80040e6:	e8df f003 	tbb	[pc, r3]
 80040ea:	7a78      	.short	0x7a78
 80040ec:	6c2f      	.short	0x6c2f
 80040ee:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80040f2:	441d      	add	r5, r3
 80040f4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80040f8:	2820      	cmp	r0, #32
 80040fa:	dd13      	ble.n	8004124 <_dtoa_r+0x1f4>
 80040fc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004100:	9b02      	ldr	r3, [sp, #8]
 8004102:	fa08 f800 	lsl.w	r8, r8, r0
 8004106:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800410a:	fa23 f000 	lsr.w	r0, r3, r0
 800410e:	ea48 0000 	orr.w	r0, r8, r0
 8004112:	f7fc f967 	bl	80003e4 <__aeabi_ui2d>
 8004116:	2301      	movs	r3, #1
 8004118:	4680      	mov	r8, r0
 800411a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800411e:	3d01      	subs	r5, #1
 8004120:	9310      	str	r3, [sp, #64]	; 0x40
 8004122:	e771      	b.n	8004008 <_dtoa_r+0xd8>
 8004124:	9b02      	ldr	r3, [sp, #8]
 8004126:	f1c0 0020 	rsb	r0, r0, #32
 800412a:	fa03 f000 	lsl.w	r0, r3, r0
 800412e:	e7f0      	b.n	8004112 <_dtoa_r+0x1e2>
 8004130:	2301      	movs	r3, #1
 8004132:	e7b0      	b.n	8004096 <_dtoa_r+0x166>
 8004134:	900d      	str	r0, [sp, #52]	; 0x34
 8004136:	e7af      	b.n	8004098 <_dtoa_r+0x168>
 8004138:	f1ca 0300 	rsb	r3, sl, #0
 800413c:	9308      	str	r3, [sp, #32]
 800413e:	2300      	movs	r3, #0
 8004140:	eba9 090a 	sub.w	r9, r9, sl
 8004144:	930c      	str	r3, [sp, #48]	; 0x30
 8004146:	e7bc      	b.n	80040c2 <_dtoa_r+0x192>
 8004148:	2301      	movs	r3, #1
 800414a:	9309      	str	r3, [sp, #36]	; 0x24
 800414c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800414e:	2b00      	cmp	r3, #0
 8004150:	dd56      	ble.n	8004200 <_dtoa_r+0x2d0>
 8004152:	4698      	mov	r8, r3
 8004154:	9304      	str	r3, [sp, #16]
 8004156:	2200      	movs	r2, #0
 8004158:	6462      	str	r2, [r4, #68]	; 0x44
 800415a:	2204      	movs	r2, #4
 800415c:	f102 0014 	add.w	r0, r2, #20
 8004160:	4298      	cmp	r0, r3
 8004162:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004164:	d951      	bls.n	800420a <_dtoa_r+0x2da>
 8004166:	4620      	mov	r0, r4
 8004168:	f001 f814 	bl	8005194 <_Balloc>
 800416c:	f1b8 0f0e 	cmp.w	r8, #14
 8004170:	4683      	mov	fp, r0
 8004172:	6420      	str	r0, [r4, #64]	; 0x40
 8004174:	f200 80ed 	bhi.w	8004352 <_dtoa_r+0x422>
 8004178:	2d00      	cmp	r5, #0
 800417a:	f000 80ea 	beq.w	8004352 <_dtoa_r+0x422>
 800417e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004182:	f1ba 0f00 	cmp.w	sl, #0
 8004186:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800418a:	dd77      	ble.n	800427c <_dtoa_r+0x34c>
 800418c:	4a2b      	ldr	r2, [pc, #172]	; (800423c <_dtoa_r+0x30c>)
 800418e:	f00a 030f 	and.w	r3, sl, #15
 8004192:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004196:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800419a:	06f0      	lsls	r0, r6, #27
 800419c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80041a4:	d568      	bpl.n	8004278 <_dtoa_r+0x348>
 80041a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80041aa:	4b25      	ldr	r3, [pc, #148]	; (8004240 <_dtoa_r+0x310>)
 80041ac:	2503      	movs	r5, #3
 80041ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80041b2:	f7fc fabb 	bl	800072c <__aeabi_ddiv>
 80041b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041ba:	f006 060f 	and.w	r6, r6, #15
 80041be:	4f20      	ldr	r7, [pc, #128]	; (8004240 <_dtoa_r+0x310>)
 80041c0:	e04f      	b.n	8004262 <_dtoa_r+0x332>
 80041c2:	2301      	movs	r3, #1
 80041c4:	9309      	str	r3, [sp, #36]	; 0x24
 80041c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80041c8:	4453      	add	r3, sl
 80041ca:	f103 0801 	add.w	r8, r3, #1
 80041ce:	9304      	str	r3, [sp, #16]
 80041d0:	4643      	mov	r3, r8
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	bfb8      	it	lt
 80041d6:	2301      	movlt	r3, #1
 80041d8:	e7bd      	b.n	8004156 <_dtoa_r+0x226>
 80041da:	2300      	movs	r3, #0
 80041dc:	e7b5      	b.n	800414a <_dtoa_r+0x21a>
 80041de:	2300      	movs	r3, #0
 80041e0:	e7f0      	b.n	80041c4 <_dtoa_r+0x294>
 80041e2:	2501      	movs	r5, #1
 80041e4:	2300      	movs	r3, #0
 80041e6:	9509      	str	r5, [sp, #36]	; 0x24
 80041e8:	931e      	str	r3, [sp, #120]	; 0x78
 80041ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80041ee:	2200      	movs	r2, #0
 80041f0:	9304      	str	r3, [sp, #16]
 80041f2:	4698      	mov	r8, r3
 80041f4:	2312      	movs	r3, #18
 80041f6:	921f      	str	r2, [sp, #124]	; 0x7c
 80041f8:	e7ad      	b.n	8004156 <_dtoa_r+0x226>
 80041fa:	2301      	movs	r3, #1
 80041fc:	9309      	str	r3, [sp, #36]	; 0x24
 80041fe:	e7f4      	b.n	80041ea <_dtoa_r+0x2ba>
 8004200:	2301      	movs	r3, #1
 8004202:	9304      	str	r3, [sp, #16]
 8004204:	4698      	mov	r8, r3
 8004206:	461a      	mov	r2, r3
 8004208:	e7f5      	b.n	80041f6 <_dtoa_r+0x2c6>
 800420a:	3101      	adds	r1, #1
 800420c:	6461      	str	r1, [r4, #68]	; 0x44
 800420e:	0052      	lsls	r2, r2, #1
 8004210:	e7a4      	b.n	800415c <_dtoa_r+0x22c>
 8004212:	bf00      	nop
 8004214:	f3af 8000 	nop.w
 8004218:	636f4361 	.word	0x636f4361
 800421c:	3fd287a7 	.word	0x3fd287a7
 8004220:	8b60c8b3 	.word	0x8b60c8b3
 8004224:	3fc68a28 	.word	0x3fc68a28
 8004228:	509f79fb 	.word	0x509f79fb
 800422c:	3fd34413 	.word	0x3fd34413
 8004230:	7ff00000 	.word	0x7ff00000
 8004234:	08005e8b 	.word	0x08005e8b
 8004238:	3ff80000 	.word	0x3ff80000
 800423c:	08005ee8 	.word	0x08005ee8
 8004240:	08005ec0 	.word	0x08005ec0
 8004244:	08005eb5 	.word	0x08005eb5
 8004248:	07f1      	lsls	r1, r6, #31
 800424a:	d508      	bpl.n	800425e <_dtoa_r+0x32e>
 800424c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004254:	f7fc f940 	bl	80004d8 <__aeabi_dmul>
 8004258:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800425c:	3501      	adds	r5, #1
 800425e:	1076      	asrs	r6, r6, #1
 8004260:	3708      	adds	r7, #8
 8004262:	2e00      	cmp	r6, #0
 8004264:	d1f0      	bne.n	8004248 <_dtoa_r+0x318>
 8004266:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800426a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800426e:	f7fc fa5d 	bl	800072c <__aeabi_ddiv>
 8004272:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004276:	e01b      	b.n	80042b0 <_dtoa_r+0x380>
 8004278:	2502      	movs	r5, #2
 800427a:	e7a0      	b.n	80041be <_dtoa_r+0x28e>
 800427c:	f000 80a4 	beq.w	80043c8 <_dtoa_r+0x498>
 8004280:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004284:	f1ca 0600 	rsb	r6, sl, #0
 8004288:	4ba0      	ldr	r3, [pc, #640]	; (800450c <_dtoa_r+0x5dc>)
 800428a:	f006 020f 	and.w	r2, r6, #15
 800428e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004296:	f7fc f91f 	bl	80004d8 <__aeabi_dmul>
 800429a:	2502      	movs	r5, #2
 800429c:	2300      	movs	r3, #0
 800429e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042a2:	4f9b      	ldr	r7, [pc, #620]	; (8004510 <_dtoa_r+0x5e0>)
 80042a4:	1136      	asrs	r6, r6, #4
 80042a6:	2e00      	cmp	r6, #0
 80042a8:	f040 8083 	bne.w	80043b2 <_dtoa_r+0x482>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1e0      	bne.n	8004272 <_dtoa_r+0x342>
 80042b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f000 808a 	beq.w	80043cc <_dtoa_r+0x49c>
 80042b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042bc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80042c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042c4:	2200      	movs	r2, #0
 80042c6:	4b93      	ldr	r3, [pc, #588]	; (8004514 <_dtoa_r+0x5e4>)
 80042c8:	f7fc fb78 	bl	80009bc <__aeabi_dcmplt>
 80042cc:	2800      	cmp	r0, #0
 80042ce:	d07d      	beq.n	80043cc <_dtoa_r+0x49c>
 80042d0:	f1b8 0f00 	cmp.w	r8, #0
 80042d4:	d07a      	beq.n	80043cc <_dtoa_r+0x49c>
 80042d6:	9b04      	ldr	r3, [sp, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	dd36      	ble.n	800434a <_dtoa_r+0x41a>
 80042dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042e0:	2200      	movs	r2, #0
 80042e2:	4b8d      	ldr	r3, [pc, #564]	; (8004518 <_dtoa_r+0x5e8>)
 80042e4:	f7fc f8f8 	bl	80004d8 <__aeabi_dmul>
 80042e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042ec:	9e04      	ldr	r6, [sp, #16]
 80042ee:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80042f2:	3501      	adds	r5, #1
 80042f4:	4628      	mov	r0, r5
 80042f6:	f7fc f885 	bl	8000404 <__aeabi_i2d>
 80042fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042fe:	f7fc f8eb 	bl	80004d8 <__aeabi_dmul>
 8004302:	2200      	movs	r2, #0
 8004304:	4b85      	ldr	r3, [pc, #532]	; (800451c <_dtoa_r+0x5ec>)
 8004306:	f7fb ff31 	bl	800016c <__adddf3>
 800430a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800430e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004312:	950b      	str	r5, [sp, #44]	; 0x2c
 8004314:	2e00      	cmp	r6, #0
 8004316:	d15c      	bne.n	80043d2 <_dtoa_r+0x4a2>
 8004318:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800431c:	2200      	movs	r2, #0
 800431e:	4b80      	ldr	r3, [pc, #512]	; (8004520 <_dtoa_r+0x5f0>)
 8004320:	f7fb ff22 	bl	8000168 <__aeabi_dsub>
 8004324:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004326:	462b      	mov	r3, r5
 8004328:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800432c:	f7fc fb64 	bl	80009f8 <__aeabi_dcmpgt>
 8004330:	2800      	cmp	r0, #0
 8004332:	f040 8282 	bne.w	800483a <_dtoa_r+0x90a>
 8004336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800433a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800433c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004340:	f7fc fb3c 	bl	80009bc <__aeabi_dcmplt>
 8004344:	2800      	cmp	r0, #0
 8004346:	f040 8276 	bne.w	8004836 <_dtoa_r+0x906>
 800434a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800434e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004352:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004354:	2b00      	cmp	r3, #0
 8004356:	f2c0 814c 	blt.w	80045f2 <_dtoa_r+0x6c2>
 800435a:	f1ba 0f0e 	cmp.w	sl, #14
 800435e:	f300 8148 	bgt.w	80045f2 <_dtoa_r+0x6c2>
 8004362:	4b6a      	ldr	r3, [pc, #424]	; (800450c <_dtoa_r+0x5dc>)
 8004364:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004370:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004372:	2b00      	cmp	r3, #0
 8004374:	f280 80d8 	bge.w	8004528 <_dtoa_r+0x5f8>
 8004378:	f1b8 0f00 	cmp.w	r8, #0
 800437c:	f300 80d4 	bgt.w	8004528 <_dtoa_r+0x5f8>
 8004380:	f040 8258 	bne.w	8004834 <_dtoa_r+0x904>
 8004384:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004388:	2200      	movs	r2, #0
 800438a:	4b65      	ldr	r3, [pc, #404]	; (8004520 <_dtoa_r+0x5f0>)
 800438c:	f7fc f8a4 	bl	80004d8 <__aeabi_dmul>
 8004390:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004394:	f7fc fb26 	bl	80009e4 <__aeabi_dcmpge>
 8004398:	4646      	mov	r6, r8
 800439a:	4647      	mov	r7, r8
 800439c:	2800      	cmp	r0, #0
 800439e:	f040 822e 	bne.w	80047fe <_dtoa_r+0x8ce>
 80043a2:	2331      	movs	r3, #49	; 0x31
 80043a4:	f10b 0501 	add.w	r5, fp, #1
 80043a8:	f88b 3000 	strb.w	r3, [fp]
 80043ac:	f10a 0a01 	add.w	sl, sl, #1
 80043b0:	e229      	b.n	8004806 <_dtoa_r+0x8d6>
 80043b2:	07f2      	lsls	r2, r6, #31
 80043b4:	d505      	bpl.n	80043c2 <_dtoa_r+0x492>
 80043b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043ba:	f7fc f88d 	bl	80004d8 <__aeabi_dmul>
 80043be:	2301      	movs	r3, #1
 80043c0:	3501      	adds	r5, #1
 80043c2:	1076      	asrs	r6, r6, #1
 80043c4:	3708      	adds	r7, #8
 80043c6:	e76e      	b.n	80042a6 <_dtoa_r+0x376>
 80043c8:	2502      	movs	r5, #2
 80043ca:	e771      	b.n	80042b0 <_dtoa_r+0x380>
 80043cc:	4657      	mov	r7, sl
 80043ce:	4646      	mov	r6, r8
 80043d0:	e790      	b.n	80042f4 <_dtoa_r+0x3c4>
 80043d2:	4b4e      	ldr	r3, [pc, #312]	; (800450c <_dtoa_r+0x5dc>)
 80043d4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80043d8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80043dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d048      	beq.n	8004474 <_dtoa_r+0x544>
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	2000      	movs	r0, #0
 80043e8:	494e      	ldr	r1, [pc, #312]	; (8004524 <_dtoa_r+0x5f4>)
 80043ea:	f7fc f99f 	bl	800072c <__aeabi_ddiv>
 80043ee:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80043f2:	f7fb feb9 	bl	8000168 <__aeabi_dsub>
 80043f6:	465d      	mov	r5, fp
 80043f8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80043fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004400:	f7fc fb1a 	bl	8000a38 <__aeabi_d2iz>
 8004404:	9011      	str	r0, [sp, #68]	; 0x44
 8004406:	f7fb fffd 	bl	8000404 <__aeabi_i2d>
 800440a:	4602      	mov	r2, r0
 800440c:	460b      	mov	r3, r1
 800440e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004412:	f7fb fea9 	bl	8000168 <__aeabi_dsub>
 8004416:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004418:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800441c:	3330      	adds	r3, #48	; 0x30
 800441e:	f805 3b01 	strb.w	r3, [r5], #1
 8004422:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004426:	f7fc fac9 	bl	80009bc <__aeabi_dcmplt>
 800442a:	2800      	cmp	r0, #0
 800442c:	d163      	bne.n	80044f6 <_dtoa_r+0x5c6>
 800442e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004432:	2000      	movs	r0, #0
 8004434:	4937      	ldr	r1, [pc, #220]	; (8004514 <_dtoa_r+0x5e4>)
 8004436:	f7fb fe97 	bl	8000168 <__aeabi_dsub>
 800443a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800443e:	f7fc fabd 	bl	80009bc <__aeabi_dcmplt>
 8004442:	2800      	cmp	r0, #0
 8004444:	f040 80b6 	bne.w	80045b4 <_dtoa_r+0x684>
 8004448:	eba5 030b 	sub.w	r3, r5, fp
 800444c:	429e      	cmp	r6, r3
 800444e:	f77f af7c 	ble.w	800434a <_dtoa_r+0x41a>
 8004452:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004456:	2200      	movs	r2, #0
 8004458:	4b2f      	ldr	r3, [pc, #188]	; (8004518 <_dtoa_r+0x5e8>)
 800445a:	f7fc f83d 	bl	80004d8 <__aeabi_dmul>
 800445e:	2200      	movs	r2, #0
 8004460:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004464:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004468:	4b2b      	ldr	r3, [pc, #172]	; (8004518 <_dtoa_r+0x5e8>)
 800446a:	f7fc f835 	bl	80004d8 <__aeabi_dmul>
 800446e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004472:	e7c3      	b.n	80043fc <_dtoa_r+0x4cc>
 8004474:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004478:	f7fc f82e 	bl	80004d8 <__aeabi_dmul>
 800447c:	eb0b 0506 	add.w	r5, fp, r6
 8004480:	465e      	mov	r6, fp
 8004482:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004486:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800448a:	f7fc fad5 	bl	8000a38 <__aeabi_d2iz>
 800448e:	9011      	str	r0, [sp, #68]	; 0x44
 8004490:	f7fb ffb8 	bl	8000404 <__aeabi_i2d>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800449c:	f7fb fe64 	bl	8000168 <__aeabi_dsub>
 80044a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80044a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044a6:	3330      	adds	r3, #48	; 0x30
 80044a8:	f806 3b01 	strb.w	r3, [r6], #1
 80044ac:	42ae      	cmp	r6, r5
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	d124      	bne.n	80044fe <_dtoa_r+0x5ce>
 80044b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80044b8:	4b1a      	ldr	r3, [pc, #104]	; (8004524 <_dtoa_r+0x5f4>)
 80044ba:	f7fb fe57 	bl	800016c <__adddf3>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044c6:	f7fc fa97 	bl	80009f8 <__aeabi_dcmpgt>
 80044ca:	2800      	cmp	r0, #0
 80044cc:	d172      	bne.n	80045b4 <_dtoa_r+0x684>
 80044ce:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80044d2:	2000      	movs	r0, #0
 80044d4:	4913      	ldr	r1, [pc, #76]	; (8004524 <_dtoa_r+0x5f4>)
 80044d6:	f7fb fe47 	bl	8000168 <__aeabi_dsub>
 80044da:	4602      	mov	r2, r0
 80044dc:	460b      	mov	r3, r1
 80044de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044e2:	f7fc fa6b 	bl	80009bc <__aeabi_dcmplt>
 80044e6:	2800      	cmp	r0, #0
 80044e8:	f43f af2f 	beq.w	800434a <_dtoa_r+0x41a>
 80044ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80044f0:	1e6a      	subs	r2, r5, #1
 80044f2:	2b30      	cmp	r3, #48	; 0x30
 80044f4:	d001      	beq.n	80044fa <_dtoa_r+0x5ca>
 80044f6:	46ba      	mov	sl, r7
 80044f8:	e04b      	b.n	8004592 <_dtoa_r+0x662>
 80044fa:	4615      	mov	r5, r2
 80044fc:	e7f6      	b.n	80044ec <_dtoa_r+0x5bc>
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <_dtoa_r+0x5e8>)
 8004500:	f7fb ffea 	bl	80004d8 <__aeabi_dmul>
 8004504:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004508:	e7bd      	b.n	8004486 <_dtoa_r+0x556>
 800450a:	bf00      	nop
 800450c:	08005ee8 	.word	0x08005ee8
 8004510:	08005ec0 	.word	0x08005ec0
 8004514:	3ff00000 	.word	0x3ff00000
 8004518:	40240000 	.word	0x40240000
 800451c:	401c0000 	.word	0x401c0000
 8004520:	40140000 	.word	0x40140000
 8004524:	3fe00000 	.word	0x3fe00000
 8004528:	465d      	mov	r5, fp
 800452a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800452e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004532:	4630      	mov	r0, r6
 8004534:	4639      	mov	r1, r7
 8004536:	f7fc f8f9 	bl	800072c <__aeabi_ddiv>
 800453a:	f7fc fa7d 	bl	8000a38 <__aeabi_d2iz>
 800453e:	4681      	mov	r9, r0
 8004540:	f7fb ff60 	bl	8000404 <__aeabi_i2d>
 8004544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004548:	f7fb ffc6 	bl	80004d8 <__aeabi_dmul>
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	4630      	mov	r0, r6
 8004552:	4639      	mov	r1, r7
 8004554:	f7fb fe08 	bl	8000168 <__aeabi_dsub>
 8004558:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800455c:	f805 6b01 	strb.w	r6, [r5], #1
 8004560:	eba5 060b 	sub.w	r6, r5, fp
 8004564:	45b0      	cmp	r8, r6
 8004566:	4602      	mov	r2, r0
 8004568:	460b      	mov	r3, r1
 800456a:	d135      	bne.n	80045d8 <_dtoa_r+0x6a8>
 800456c:	f7fb fdfe 	bl	800016c <__adddf3>
 8004570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004574:	4606      	mov	r6, r0
 8004576:	460f      	mov	r7, r1
 8004578:	f7fc fa3e 	bl	80009f8 <__aeabi_dcmpgt>
 800457c:	b9c8      	cbnz	r0, 80045b2 <_dtoa_r+0x682>
 800457e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004582:	4630      	mov	r0, r6
 8004584:	4639      	mov	r1, r7
 8004586:	f7fc fa0f 	bl	80009a8 <__aeabi_dcmpeq>
 800458a:	b110      	cbz	r0, 8004592 <_dtoa_r+0x662>
 800458c:	f019 0f01 	tst.w	r9, #1
 8004590:	d10f      	bne.n	80045b2 <_dtoa_r+0x682>
 8004592:	9906      	ldr	r1, [sp, #24]
 8004594:	4620      	mov	r0, r4
 8004596:	f000 fe22 	bl	80051de <_Bfree>
 800459a:	2300      	movs	r3, #0
 800459c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800459e:	702b      	strb	r3, [r5, #0]
 80045a0:	f10a 0301 	add.w	r3, sl, #1
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f43f acf9 	beq.w	8003fa0 <_dtoa_r+0x70>
 80045ae:	601d      	str	r5, [r3, #0]
 80045b0:	e4f6      	b.n	8003fa0 <_dtoa_r+0x70>
 80045b2:	4657      	mov	r7, sl
 80045b4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80045b8:	1e6b      	subs	r3, r5, #1
 80045ba:	2a39      	cmp	r2, #57	; 0x39
 80045bc:	d106      	bne.n	80045cc <_dtoa_r+0x69c>
 80045be:	459b      	cmp	fp, r3
 80045c0:	d108      	bne.n	80045d4 <_dtoa_r+0x6a4>
 80045c2:	2330      	movs	r3, #48	; 0x30
 80045c4:	f88b 3000 	strb.w	r3, [fp]
 80045c8:	465b      	mov	r3, fp
 80045ca:	3701      	adds	r7, #1
 80045cc:	781a      	ldrb	r2, [r3, #0]
 80045ce:	3201      	adds	r2, #1
 80045d0:	701a      	strb	r2, [r3, #0]
 80045d2:	e790      	b.n	80044f6 <_dtoa_r+0x5c6>
 80045d4:	461d      	mov	r5, r3
 80045d6:	e7ed      	b.n	80045b4 <_dtoa_r+0x684>
 80045d8:	2200      	movs	r2, #0
 80045da:	4b99      	ldr	r3, [pc, #612]	; (8004840 <_dtoa_r+0x910>)
 80045dc:	f7fb ff7c 	bl	80004d8 <__aeabi_dmul>
 80045e0:	2200      	movs	r2, #0
 80045e2:	2300      	movs	r3, #0
 80045e4:	4606      	mov	r6, r0
 80045e6:	460f      	mov	r7, r1
 80045e8:	f7fc f9de 	bl	80009a8 <__aeabi_dcmpeq>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	d09e      	beq.n	800452e <_dtoa_r+0x5fe>
 80045f0:	e7cf      	b.n	8004592 <_dtoa_r+0x662>
 80045f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045f4:	2a00      	cmp	r2, #0
 80045f6:	f000 8088 	beq.w	800470a <_dtoa_r+0x7da>
 80045fa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80045fc:	2a01      	cmp	r2, #1
 80045fe:	dc6d      	bgt.n	80046dc <_dtoa_r+0x7ac>
 8004600:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004602:	2a00      	cmp	r2, #0
 8004604:	d066      	beq.n	80046d4 <_dtoa_r+0x7a4>
 8004606:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800460a:	464d      	mov	r5, r9
 800460c:	9e08      	ldr	r6, [sp, #32]
 800460e:	9a07      	ldr	r2, [sp, #28]
 8004610:	2101      	movs	r1, #1
 8004612:	441a      	add	r2, r3
 8004614:	4620      	mov	r0, r4
 8004616:	4499      	add	r9, r3
 8004618:	9207      	str	r2, [sp, #28]
 800461a:	f000 fe72 	bl	8005302 <__i2b>
 800461e:	4607      	mov	r7, r0
 8004620:	2d00      	cmp	r5, #0
 8004622:	dd0b      	ble.n	800463c <_dtoa_r+0x70c>
 8004624:	9b07      	ldr	r3, [sp, #28]
 8004626:	2b00      	cmp	r3, #0
 8004628:	dd08      	ble.n	800463c <_dtoa_r+0x70c>
 800462a:	42ab      	cmp	r3, r5
 800462c:	bfa8      	it	ge
 800462e:	462b      	movge	r3, r5
 8004630:	9a07      	ldr	r2, [sp, #28]
 8004632:	eba9 0903 	sub.w	r9, r9, r3
 8004636:	1aed      	subs	r5, r5, r3
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	9307      	str	r3, [sp, #28]
 800463c:	9b08      	ldr	r3, [sp, #32]
 800463e:	b1eb      	cbz	r3, 800467c <_dtoa_r+0x74c>
 8004640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004642:	2b00      	cmp	r3, #0
 8004644:	d065      	beq.n	8004712 <_dtoa_r+0x7e2>
 8004646:	b18e      	cbz	r6, 800466c <_dtoa_r+0x73c>
 8004648:	4639      	mov	r1, r7
 800464a:	4632      	mov	r2, r6
 800464c:	4620      	mov	r0, r4
 800464e:	f000 fef7 	bl	8005440 <__pow5mult>
 8004652:	9a06      	ldr	r2, [sp, #24]
 8004654:	4601      	mov	r1, r0
 8004656:	4607      	mov	r7, r0
 8004658:	4620      	mov	r0, r4
 800465a:	f000 fe5b 	bl	8005314 <__multiply>
 800465e:	9906      	ldr	r1, [sp, #24]
 8004660:	900a      	str	r0, [sp, #40]	; 0x28
 8004662:	4620      	mov	r0, r4
 8004664:	f000 fdbb 	bl	80051de <_Bfree>
 8004668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800466a:	9306      	str	r3, [sp, #24]
 800466c:	9b08      	ldr	r3, [sp, #32]
 800466e:	1b9a      	subs	r2, r3, r6
 8004670:	d004      	beq.n	800467c <_dtoa_r+0x74c>
 8004672:	9906      	ldr	r1, [sp, #24]
 8004674:	4620      	mov	r0, r4
 8004676:	f000 fee3 	bl	8005440 <__pow5mult>
 800467a:	9006      	str	r0, [sp, #24]
 800467c:	2101      	movs	r1, #1
 800467e:	4620      	mov	r0, r4
 8004680:	f000 fe3f 	bl	8005302 <__i2b>
 8004684:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004686:	4606      	mov	r6, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 81ca 	beq.w	8004a22 <_dtoa_r+0xaf2>
 800468e:	461a      	mov	r2, r3
 8004690:	4601      	mov	r1, r0
 8004692:	4620      	mov	r0, r4
 8004694:	f000 fed4 	bl	8005440 <__pow5mult>
 8004698:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800469a:	4606      	mov	r6, r0
 800469c:	2b01      	cmp	r3, #1
 800469e:	dc3e      	bgt.n	800471e <_dtoa_r+0x7ee>
 80046a0:	9b02      	ldr	r3, [sp, #8]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d137      	bne.n	8004716 <_dtoa_r+0x7e6>
 80046a6:	9b03      	ldr	r3, [sp, #12]
 80046a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d134      	bne.n	800471a <_dtoa_r+0x7ea>
 80046b0:	9b03      	ldr	r3, [sp, #12]
 80046b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80046b6:	0d1b      	lsrs	r3, r3, #20
 80046b8:	051b      	lsls	r3, r3, #20
 80046ba:	b12b      	cbz	r3, 80046c8 <_dtoa_r+0x798>
 80046bc:	9b07      	ldr	r3, [sp, #28]
 80046be:	f109 0901 	add.w	r9, r9, #1
 80046c2:	3301      	adds	r3, #1
 80046c4:	9307      	str	r3, [sp, #28]
 80046c6:	2301      	movs	r3, #1
 80046c8:	9308      	str	r3, [sp, #32]
 80046ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d128      	bne.n	8004722 <_dtoa_r+0x7f2>
 80046d0:	2001      	movs	r0, #1
 80046d2:	e02e      	b.n	8004732 <_dtoa_r+0x802>
 80046d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80046da:	e796      	b.n	800460a <_dtoa_r+0x6da>
 80046dc:	9b08      	ldr	r3, [sp, #32]
 80046de:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 80046e2:	42b3      	cmp	r3, r6
 80046e4:	bfb7      	itett	lt
 80046e6:	9b08      	ldrlt	r3, [sp, #32]
 80046e8:	1b9e      	subge	r6, r3, r6
 80046ea:	1af2      	sublt	r2, r6, r3
 80046ec:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80046ee:	bfbf      	itttt	lt
 80046f0:	9608      	strlt	r6, [sp, #32]
 80046f2:	189b      	addlt	r3, r3, r2
 80046f4:	930c      	strlt	r3, [sp, #48]	; 0x30
 80046f6:	2600      	movlt	r6, #0
 80046f8:	f1b8 0f00 	cmp.w	r8, #0
 80046fc:	bfb9      	ittee	lt
 80046fe:	eba9 0508 	sublt.w	r5, r9, r8
 8004702:	2300      	movlt	r3, #0
 8004704:	464d      	movge	r5, r9
 8004706:	4643      	movge	r3, r8
 8004708:	e781      	b.n	800460e <_dtoa_r+0x6de>
 800470a:	9e08      	ldr	r6, [sp, #32]
 800470c:	464d      	mov	r5, r9
 800470e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004710:	e786      	b.n	8004620 <_dtoa_r+0x6f0>
 8004712:	9a08      	ldr	r2, [sp, #32]
 8004714:	e7ad      	b.n	8004672 <_dtoa_r+0x742>
 8004716:	2300      	movs	r3, #0
 8004718:	e7d6      	b.n	80046c8 <_dtoa_r+0x798>
 800471a:	9b02      	ldr	r3, [sp, #8]
 800471c:	e7d4      	b.n	80046c8 <_dtoa_r+0x798>
 800471e:	2300      	movs	r3, #0
 8004720:	9308      	str	r3, [sp, #32]
 8004722:	6933      	ldr	r3, [r6, #16]
 8004724:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004728:	6918      	ldr	r0, [r3, #16]
 800472a:	f000 fd9c 	bl	8005266 <__hi0bits>
 800472e:	f1c0 0020 	rsb	r0, r0, #32
 8004732:	9b07      	ldr	r3, [sp, #28]
 8004734:	4418      	add	r0, r3
 8004736:	f010 001f 	ands.w	r0, r0, #31
 800473a:	d047      	beq.n	80047cc <_dtoa_r+0x89c>
 800473c:	f1c0 0320 	rsb	r3, r0, #32
 8004740:	2b04      	cmp	r3, #4
 8004742:	dd3b      	ble.n	80047bc <_dtoa_r+0x88c>
 8004744:	9b07      	ldr	r3, [sp, #28]
 8004746:	f1c0 001c 	rsb	r0, r0, #28
 800474a:	4481      	add	r9, r0
 800474c:	4405      	add	r5, r0
 800474e:	4403      	add	r3, r0
 8004750:	9307      	str	r3, [sp, #28]
 8004752:	f1b9 0f00 	cmp.w	r9, #0
 8004756:	dd05      	ble.n	8004764 <_dtoa_r+0x834>
 8004758:	464a      	mov	r2, r9
 800475a:	9906      	ldr	r1, [sp, #24]
 800475c:	4620      	mov	r0, r4
 800475e:	f000 feaf 	bl	80054c0 <__lshift>
 8004762:	9006      	str	r0, [sp, #24]
 8004764:	9b07      	ldr	r3, [sp, #28]
 8004766:	2b00      	cmp	r3, #0
 8004768:	dd05      	ble.n	8004776 <_dtoa_r+0x846>
 800476a:	4631      	mov	r1, r6
 800476c:	461a      	mov	r2, r3
 800476e:	4620      	mov	r0, r4
 8004770:	f000 fea6 	bl	80054c0 <__lshift>
 8004774:	4606      	mov	r6, r0
 8004776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004778:	b353      	cbz	r3, 80047d0 <_dtoa_r+0x8a0>
 800477a:	4631      	mov	r1, r6
 800477c:	9806      	ldr	r0, [sp, #24]
 800477e:	f000 fef3 	bl	8005568 <__mcmp>
 8004782:	2800      	cmp	r0, #0
 8004784:	da24      	bge.n	80047d0 <_dtoa_r+0x8a0>
 8004786:	2300      	movs	r3, #0
 8004788:	220a      	movs	r2, #10
 800478a:	9906      	ldr	r1, [sp, #24]
 800478c:	4620      	mov	r0, r4
 800478e:	f000 fd2f 	bl	80051f0 <__multadd>
 8004792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004794:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004798:	9006      	str	r0, [sp, #24]
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 8148 	beq.w	8004a30 <_dtoa_r+0xb00>
 80047a0:	2300      	movs	r3, #0
 80047a2:	4639      	mov	r1, r7
 80047a4:	220a      	movs	r2, #10
 80047a6:	4620      	mov	r0, r4
 80047a8:	f000 fd22 	bl	80051f0 <__multadd>
 80047ac:	9b04      	ldr	r3, [sp, #16]
 80047ae:	4607      	mov	r7, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	dc4d      	bgt.n	8004850 <_dtoa_r+0x920>
 80047b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	dd4a      	ble.n	8004850 <_dtoa_r+0x920>
 80047ba:	e011      	b.n	80047e0 <_dtoa_r+0x8b0>
 80047bc:	d0c9      	beq.n	8004752 <_dtoa_r+0x822>
 80047be:	9a07      	ldr	r2, [sp, #28]
 80047c0:	331c      	adds	r3, #28
 80047c2:	441a      	add	r2, r3
 80047c4:	4499      	add	r9, r3
 80047c6:	441d      	add	r5, r3
 80047c8:	4613      	mov	r3, r2
 80047ca:	e7c1      	b.n	8004750 <_dtoa_r+0x820>
 80047cc:	4603      	mov	r3, r0
 80047ce:	e7f6      	b.n	80047be <_dtoa_r+0x88e>
 80047d0:	f1b8 0f00 	cmp.w	r8, #0
 80047d4:	dc36      	bgt.n	8004844 <_dtoa_r+0x914>
 80047d6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80047d8:	2b02      	cmp	r3, #2
 80047da:	dd33      	ble.n	8004844 <_dtoa_r+0x914>
 80047dc:	f8cd 8010 	str.w	r8, [sp, #16]
 80047e0:	9b04      	ldr	r3, [sp, #16]
 80047e2:	b963      	cbnz	r3, 80047fe <_dtoa_r+0x8ce>
 80047e4:	4631      	mov	r1, r6
 80047e6:	2205      	movs	r2, #5
 80047e8:	4620      	mov	r0, r4
 80047ea:	f000 fd01 	bl	80051f0 <__multadd>
 80047ee:	4601      	mov	r1, r0
 80047f0:	4606      	mov	r6, r0
 80047f2:	9806      	ldr	r0, [sp, #24]
 80047f4:	f000 feb8 	bl	8005568 <__mcmp>
 80047f8:	2800      	cmp	r0, #0
 80047fa:	f73f add2 	bgt.w	80043a2 <_dtoa_r+0x472>
 80047fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004800:	465d      	mov	r5, fp
 8004802:	ea6f 0a03 	mvn.w	sl, r3
 8004806:	f04f 0900 	mov.w	r9, #0
 800480a:	4631      	mov	r1, r6
 800480c:	4620      	mov	r0, r4
 800480e:	f000 fce6 	bl	80051de <_Bfree>
 8004812:	2f00      	cmp	r7, #0
 8004814:	f43f aebd 	beq.w	8004592 <_dtoa_r+0x662>
 8004818:	f1b9 0f00 	cmp.w	r9, #0
 800481c:	d005      	beq.n	800482a <_dtoa_r+0x8fa>
 800481e:	45b9      	cmp	r9, r7
 8004820:	d003      	beq.n	800482a <_dtoa_r+0x8fa>
 8004822:	4649      	mov	r1, r9
 8004824:	4620      	mov	r0, r4
 8004826:	f000 fcda 	bl	80051de <_Bfree>
 800482a:	4639      	mov	r1, r7
 800482c:	4620      	mov	r0, r4
 800482e:	f000 fcd6 	bl	80051de <_Bfree>
 8004832:	e6ae      	b.n	8004592 <_dtoa_r+0x662>
 8004834:	2600      	movs	r6, #0
 8004836:	4637      	mov	r7, r6
 8004838:	e7e1      	b.n	80047fe <_dtoa_r+0x8ce>
 800483a:	46ba      	mov	sl, r7
 800483c:	4637      	mov	r7, r6
 800483e:	e5b0      	b.n	80043a2 <_dtoa_r+0x472>
 8004840:	40240000 	.word	0x40240000
 8004844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004846:	f8cd 8010 	str.w	r8, [sp, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 80f7 	beq.w	8004a3e <_dtoa_r+0xb0e>
 8004850:	2d00      	cmp	r5, #0
 8004852:	dd05      	ble.n	8004860 <_dtoa_r+0x930>
 8004854:	4639      	mov	r1, r7
 8004856:	462a      	mov	r2, r5
 8004858:	4620      	mov	r0, r4
 800485a:	f000 fe31 	bl	80054c0 <__lshift>
 800485e:	4607      	mov	r7, r0
 8004860:	9b08      	ldr	r3, [sp, #32]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d04c      	beq.n	8004900 <_dtoa_r+0x9d0>
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	4620      	mov	r0, r4
 800486a:	f000 fc93 	bl	8005194 <_Balloc>
 800486e:	4605      	mov	r5, r0
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	f107 010c 	add.w	r1, r7, #12
 8004876:	3202      	adds	r2, #2
 8004878:	0092      	lsls	r2, r2, #2
 800487a:	300c      	adds	r0, #12
 800487c:	f000 fc72 	bl	8005164 <memcpy>
 8004880:	2201      	movs	r2, #1
 8004882:	4629      	mov	r1, r5
 8004884:	4620      	mov	r0, r4
 8004886:	f000 fe1b 	bl	80054c0 <__lshift>
 800488a:	46b9      	mov	r9, r7
 800488c:	4607      	mov	r7, r0
 800488e:	9b02      	ldr	r3, [sp, #8]
 8004890:	f8cd b01c 	str.w	fp, [sp, #28]
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	9308      	str	r3, [sp, #32]
 800489a:	4631      	mov	r1, r6
 800489c:	9806      	ldr	r0, [sp, #24]
 800489e:	f7ff fab7 	bl	8003e10 <quorem>
 80048a2:	4649      	mov	r1, r9
 80048a4:	4605      	mov	r5, r0
 80048a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80048aa:	9806      	ldr	r0, [sp, #24]
 80048ac:	f000 fe5c 	bl	8005568 <__mcmp>
 80048b0:	463a      	mov	r2, r7
 80048b2:	9002      	str	r0, [sp, #8]
 80048b4:	4631      	mov	r1, r6
 80048b6:	4620      	mov	r0, r4
 80048b8:	f000 fe70 	bl	800559c <__mdiff>
 80048bc:	68c3      	ldr	r3, [r0, #12]
 80048be:	4602      	mov	r2, r0
 80048c0:	bb03      	cbnz	r3, 8004904 <_dtoa_r+0x9d4>
 80048c2:	4601      	mov	r1, r0
 80048c4:	9009      	str	r0, [sp, #36]	; 0x24
 80048c6:	9806      	ldr	r0, [sp, #24]
 80048c8:	f000 fe4e 	bl	8005568 <__mcmp>
 80048cc:	4603      	mov	r3, r0
 80048ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048d0:	4611      	mov	r1, r2
 80048d2:	4620      	mov	r0, r4
 80048d4:	9309      	str	r3, [sp, #36]	; 0x24
 80048d6:	f000 fc82 	bl	80051de <_Bfree>
 80048da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048dc:	b9a3      	cbnz	r3, 8004908 <_dtoa_r+0x9d8>
 80048de:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80048e0:	b992      	cbnz	r2, 8004908 <_dtoa_r+0x9d8>
 80048e2:	9a08      	ldr	r2, [sp, #32]
 80048e4:	b982      	cbnz	r2, 8004908 <_dtoa_r+0x9d8>
 80048e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80048ea:	d029      	beq.n	8004940 <_dtoa_r+0xa10>
 80048ec:	9b02      	ldr	r3, [sp, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	dd01      	ble.n	80048f6 <_dtoa_r+0x9c6>
 80048f2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80048f6:	9b07      	ldr	r3, [sp, #28]
 80048f8:	1c5d      	adds	r5, r3, #1
 80048fa:	f883 8000 	strb.w	r8, [r3]
 80048fe:	e784      	b.n	800480a <_dtoa_r+0x8da>
 8004900:	4638      	mov	r0, r7
 8004902:	e7c2      	b.n	800488a <_dtoa_r+0x95a>
 8004904:	2301      	movs	r3, #1
 8004906:	e7e3      	b.n	80048d0 <_dtoa_r+0x9a0>
 8004908:	9a02      	ldr	r2, [sp, #8]
 800490a:	2a00      	cmp	r2, #0
 800490c:	db04      	blt.n	8004918 <_dtoa_r+0x9e8>
 800490e:	d124      	bne.n	800495a <_dtoa_r+0xa2a>
 8004910:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004912:	bb12      	cbnz	r2, 800495a <_dtoa_r+0xa2a>
 8004914:	9a08      	ldr	r2, [sp, #32]
 8004916:	bb02      	cbnz	r2, 800495a <_dtoa_r+0xa2a>
 8004918:	2b00      	cmp	r3, #0
 800491a:	ddec      	ble.n	80048f6 <_dtoa_r+0x9c6>
 800491c:	2201      	movs	r2, #1
 800491e:	9906      	ldr	r1, [sp, #24]
 8004920:	4620      	mov	r0, r4
 8004922:	f000 fdcd 	bl	80054c0 <__lshift>
 8004926:	4631      	mov	r1, r6
 8004928:	9006      	str	r0, [sp, #24]
 800492a:	f000 fe1d 	bl	8005568 <__mcmp>
 800492e:	2800      	cmp	r0, #0
 8004930:	dc03      	bgt.n	800493a <_dtoa_r+0xa0a>
 8004932:	d1e0      	bne.n	80048f6 <_dtoa_r+0x9c6>
 8004934:	f018 0f01 	tst.w	r8, #1
 8004938:	d0dd      	beq.n	80048f6 <_dtoa_r+0x9c6>
 800493a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800493e:	d1d8      	bne.n	80048f2 <_dtoa_r+0x9c2>
 8004940:	9b07      	ldr	r3, [sp, #28]
 8004942:	9a07      	ldr	r2, [sp, #28]
 8004944:	1c5d      	adds	r5, r3, #1
 8004946:	2339      	movs	r3, #57	; 0x39
 8004948:	7013      	strb	r3, [r2, #0]
 800494a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800494e:	1e6a      	subs	r2, r5, #1
 8004950:	2b39      	cmp	r3, #57	; 0x39
 8004952:	d04e      	beq.n	80049f2 <_dtoa_r+0xac2>
 8004954:	3301      	adds	r3, #1
 8004956:	7013      	strb	r3, [r2, #0]
 8004958:	e757      	b.n	800480a <_dtoa_r+0x8da>
 800495a:	9a07      	ldr	r2, [sp, #28]
 800495c:	2b00      	cmp	r3, #0
 800495e:	f102 0501 	add.w	r5, r2, #1
 8004962:	dd06      	ble.n	8004972 <_dtoa_r+0xa42>
 8004964:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004968:	d0ea      	beq.n	8004940 <_dtoa_r+0xa10>
 800496a:	f108 0801 	add.w	r8, r8, #1
 800496e:	9b07      	ldr	r3, [sp, #28]
 8004970:	e7c3      	b.n	80048fa <_dtoa_r+0x9ca>
 8004972:	9a04      	ldr	r2, [sp, #16]
 8004974:	eba5 030b 	sub.w	r3, r5, fp
 8004978:	4293      	cmp	r3, r2
 800497a:	f805 8c01 	strb.w	r8, [r5, #-1]
 800497e:	d021      	beq.n	80049c4 <_dtoa_r+0xa94>
 8004980:	2300      	movs	r3, #0
 8004982:	220a      	movs	r2, #10
 8004984:	9906      	ldr	r1, [sp, #24]
 8004986:	4620      	mov	r0, r4
 8004988:	f000 fc32 	bl	80051f0 <__multadd>
 800498c:	45b9      	cmp	r9, r7
 800498e:	9006      	str	r0, [sp, #24]
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	f04f 020a 	mov.w	r2, #10
 8004998:	4649      	mov	r1, r9
 800499a:	4620      	mov	r0, r4
 800499c:	d105      	bne.n	80049aa <_dtoa_r+0xa7a>
 800499e:	f000 fc27 	bl	80051f0 <__multadd>
 80049a2:	4681      	mov	r9, r0
 80049a4:	4607      	mov	r7, r0
 80049a6:	9507      	str	r5, [sp, #28]
 80049a8:	e777      	b.n	800489a <_dtoa_r+0x96a>
 80049aa:	f000 fc21 	bl	80051f0 <__multadd>
 80049ae:	4639      	mov	r1, r7
 80049b0:	4681      	mov	r9, r0
 80049b2:	2300      	movs	r3, #0
 80049b4:	220a      	movs	r2, #10
 80049b6:	4620      	mov	r0, r4
 80049b8:	f000 fc1a 	bl	80051f0 <__multadd>
 80049bc:	4607      	mov	r7, r0
 80049be:	e7f2      	b.n	80049a6 <_dtoa_r+0xa76>
 80049c0:	f04f 0900 	mov.w	r9, #0
 80049c4:	2201      	movs	r2, #1
 80049c6:	9906      	ldr	r1, [sp, #24]
 80049c8:	4620      	mov	r0, r4
 80049ca:	f000 fd79 	bl	80054c0 <__lshift>
 80049ce:	4631      	mov	r1, r6
 80049d0:	9006      	str	r0, [sp, #24]
 80049d2:	f000 fdc9 	bl	8005568 <__mcmp>
 80049d6:	2800      	cmp	r0, #0
 80049d8:	dcb7      	bgt.n	800494a <_dtoa_r+0xa1a>
 80049da:	d102      	bne.n	80049e2 <_dtoa_r+0xab2>
 80049dc:	f018 0f01 	tst.w	r8, #1
 80049e0:	d1b3      	bne.n	800494a <_dtoa_r+0xa1a>
 80049e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80049e6:	1e6a      	subs	r2, r5, #1
 80049e8:	2b30      	cmp	r3, #48	; 0x30
 80049ea:	f47f af0e 	bne.w	800480a <_dtoa_r+0x8da>
 80049ee:	4615      	mov	r5, r2
 80049f0:	e7f7      	b.n	80049e2 <_dtoa_r+0xab2>
 80049f2:	4593      	cmp	fp, r2
 80049f4:	d105      	bne.n	8004a02 <_dtoa_r+0xad2>
 80049f6:	2331      	movs	r3, #49	; 0x31
 80049f8:	f10a 0a01 	add.w	sl, sl, #1
 80049fc:	f88b 3000 	strb.w	r3, [fp]
 8004a00:	e703      	b.n	800480a <_dtoa_r+0x8da>
 8004a02:	4615      	mov	r5, r2
 8004a04:	e7a1      	b.n	800494a <_dtoa_r+0xa1a>
 8004a06:	f8df b064 	ldr.w	fp, [pc, #100]	; 8004a6c <_dtoa_r+0xb3c>
 8004a0a:	f7ff bac9 	b.w	8003fa0 <_dtoa_r+0x70>
 8004a0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a10:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8004a70 <_dtoa_r+0xb40>
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f43f aac3 	beq.w	8003fa0 <_dtoa_r+0x70>
 8004a1a:	f10b 0308 	add.w	r3, fp, #8
 8004a1e:	f7ff babd 	b.w	8003f9c <_dtoa_r+0x6c>
 8004a22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	f77f ae3b 	ble.w	80046a0 <_dtoa_r+0x770>
 8004a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a2c:	9308      	str	r3, [sp, #32]
 8004a2e:	e64f      	b.n	80046d0 <_dtoa_r+0x7a0>
 8004a30:	9b04      	ldr	r3, [sp, #16]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	dc03      	bgt.n	8004a3e <_dtoa_r+0xb0e>
 8004a36:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	f73f aed1 	bgt.w	80047e0 <_dtoa_r+0x8b0>
 8004a3e:	465d      	mov	r5, fp
 8004a40:	4631      	mov	r1, r6
 8004a42:	9806      	ldr	r0, [sp, #24]
 8004a44:	f7ff f9e4 	bl	8003e10 <quorem>
 8004a48:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004a4c:	f805 8b01 	strb.w	r8, [r5], #1
 8004a50:	9a04      	ldr	r2, [sp, #16]
 8004a52:	eba5 030b 	sub.w	r3, r5, fp
 8004a56:	429a      	cmp	r2, r3
 8004a58:	ddb2      	ble.n	80049c0 <_dtoa_r+0xa90>
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	220a      	movs	r2, #10
 8004a5e:	9906      	ldr	r1, [sp, #24]
 8004a60:	4620      	mov	r0, r4
 8004a62:	f000 fbc5 	bl	80051f0 <__multadd>
 8004a66:	9006      	str	r0, [sp, #24]
 8004a68:	e7ea      	b.n	8004a40 <_dtoa_r+0xb10>
 8004a6a:	bf00      	nop
 8004a6c:	08005e8a 	.word	0x08005e8a
 8004a70:	08005eac 	.word	0x08005eac

08004a74 <__libc_fini_array>:
 8004a74:	b538      	push	{r3, r4, r5, lr}
 8004a76:	4d07      	ldr	r5, [pc, #28]	; (8004a94 <__libc_fini_array+0x20>)
 8004a78:	4c07      	ldr	r4, [pc, #28]	; (8004a98 <__libc_fini_array+0x24>)
 8004a7a:	1b64      	subs	r4, r4, r5
 8004a7c:	10a4      	asrs	r4, r4, #2
 8004a7e:	b91c      	cbnz	r4, 8004a88 <__libc_fini_array+0x14>
 8004a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a84:	f001 b982 	b.w	8005d8c <_fini>
 8004a88:	3c01      	subs	r4, #1
 8004a8a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8004a8e:	4798      	blx	r3
 8004a90:	e7f5      	b.n	8004a7e <__libc_fini_array+0xa>
 8004a92:	bf00      	nop
 8004a94:	080060d8 	.word	0x080060d8
 8004a98:	080060dc 	.word	0x080060dc

08004a9c <_malloc_trim_r>:
 8004a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aa0:	4605      	mov	r5, r0
 8004aa2:	2008      	movs	r0, #8
 8004aa4:	460c      	mov	r4, r1
 8004aa6:	f000 fef6 	bl	8005896 <sysconf>
 8004aaa:	4680      	mov	r8, r0
 8004aac:	4f22      	ldr	r7, [pc, #136]	; (8004b38 <_malloc_trim_r+0x9c>)
 8004aae:	4628      	mov	r0, r5
 8004ab0:	f000 fb64 	bl	800517c <__malloc_lock>
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	685e      	ldr	r6, [r3, #4]
 8004ab8:	f026 0603 	bic.w	r6, r6, #3
 8004abc:	1b34      	subs	r4, r6, r4
 8004abe:	3c11      	subs	r4, #17
 8004ac0:	4444      	add	r4, r8
 8004ac2:	fbb4 f4f8 	udiv	r4, r4, r8
 8004ac6:	3c01      	subs	r4, #1
 8004ac8:	fb08 f404 	mul.w	r4, r8, r4
 8004acc:	45a0      	cmp	r8, r4
 8004ace:	dd05      	ble.n	8004adc <_malloc_trim_r+0x40>
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f000 fb59 	bl	8005188 <__malloc_unlock>
 8004ad6:	2000      	movs	r0, #0
 8004ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004adc:	2100      	movs	r1, #0
 8004ade:	4628      	mov	r0, r5
 8004ae0:	f000 fe3c 	bl	800575c <_sbrk_r>
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4433      	add	r3, r6
 8004ae8:	4298      	cmp	r0, r3
 8004aea:	d1f1      	bne.n	8004ad0 <_malloc_trim_r+0x34>
 8004aec:	4261      	negs	r1, r4
 8004aee:	4628      	mov	r0, r5
 8004af0:	f000 fe34 	bl	800575c <_sbrk_r>
 8004af4:	3001      	adds	r0, #1
 8004af6:	d110      	bne.n	8004b1a <_malloc_trim_r+0x7e>
 8004af8:	2100      	movs	r1, #0
 8004afa:	4628      	mov	r0, r5
 8004afc:	f000 fe2e 	bl	800575c <_sbrk_r>
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	1a83      	subs	r3, r0, r2
 8004b04:	2b0f      	cmp	r3, #15
 8004b06:	dde3      	ble.n	8004ad0 <_malloc_trim_r+0x34>
 8004b08:	490c      	ldr	r1, [pc, #48]	; (8004b3c <_malloc_trim_r+0xa0>)
 8004b0a:	f043 0301 	orr.w	r3, r3, #1
 8004b0e:	6809      	ldr	r1, [r1, #0]
 8004b10:	6053      	str	r3, [r2, #4]
 8004b12:	1a40      	subs	r0, r0, r1
 8004b14:	490a      	ldr	r1, [pc, #40]	; (8004b40 <_malloc_trim_r+0xa4>)
 8004b16:	6008      	str	r0, [r1, #0]
 8004b18:	e7da      	b.n	8004ad0 <_malloc_trim_r+0x34>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <_malloc_trim_r+0xa4>)
 8004b1e:	1b36      	subs	r6, r6, r4
 8004b20:	f046 0601 	orr.w	r6, r6, #1
 8004b24:	605e      	str	r6, [r3, #4]
 8004b26:	6813      	ldr	r3, [r2, #0]
 8004b28:	4628      	mov	r0, r5
 8004b2a:	1b1c      	subs	r4, r3, r4
 8004b2c:	6014      	str	r4, [r2, #0]
 8004b2e:	f000 fb2b 	bl	8005188 <__malloc_unlock>
 8004b32:	2001      	movs	r0, #1
 8004b34:	e7d0      	b.n	8004ad8 <_malloc_trim_r+0x3c>
 8004b36:	bf00      	nop
 8004b38:	20000444 	.word	0x20000444
 8004b3c:	2000084c 	.word	0x2000084c
 8004b40:	20000b40 	.word	0x20000b40

08004b44 <_free_r>:
 8004b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b48:	4604      	mov	r4, r0
 8004b4a:	4688      	mov	r8, r1
 8004b4c:	2900      	cmp	r1, #0
 8004b4e:	f000 80ab 	beq.w	8004ca8 <_free_r+0x164>
 8004b52:	f000 fb13 	bl	800517c <__malloc_lock>
 8004b56:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004b5a:	4d54      	ldr	r5, [pc, #336]	; (8004cac <_free_r+0x168>)
 8004b5c:	f022 0001 	bic.w	r0, r2, #1
 8004b60:	f1a8 0308 	sub.w	r3, r8, #8
 8004b64:	181f      	adds	r7, r3, r0
 8004b66:	68a9      	ldr	r1, [r5, #8]
 8004b68:	687e      	ldr	r6, [r7, #4]
 8004b6a:	42b9      	cmp	r1, r7
 8004b6c:	f026 0603 	bic.w	r6, r6, #3
 8004b70:	f002 0201 	and.w	r2, r2, #1
 8004b74:	d11b      	bne.n	8004bae <_free_r+0x6a>
 8004b76:	4430      	add	r0, r6
 8004b78:	b93a      	cbnz	r2, 8004b8a <_free_r+0x46>
 8004b7a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	4410      	add	r0, r2
 8004b82:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8004b86:	60ca      	str	r2, [r1, #12]
 8004b88:	6091      	str	r1, [r2, #8]
 8004b8a:	f040 0201 	orr.w	r2, r0, #1
 8004b8e:	605a      	str	r2, [r3, #4]
 8004b90:	60ab      	str	r3, [r5, #8]
 8004b92:	4b47      	ldr	r3, [pc, #284]	; (8004cb0 <_free_r+0x16c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4283      	cmp	r3, r0
 8004b98:	d804      	bhi.n	8004ba4 <_free_r+0x60>
 8004b9a:	4b46      	ldr	r3, [pc, #280]	; (8004cb4 <_free_r+0x170>)
 8004b9c:	4620      	mov	r0, r4
 8004b9e:	6819      	ldr	r1, [r3, #0]
 8004ba0:	f7ff ff7c 	bl	8004a9c <_malloc_trim_r>
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004baa:	f000 baed 	b.w	8005188 <__malloc_unlock>
 8004bae:	607e      	str	r6, [r7, #4]
 8004bb0:	2a00      	cmp	r2, #0
 8004bb2:	d139      	bne.n	8004c28 <_free_r+0xe4>
 8004bb4:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004bb8:	f105 0c08 	add.w	ip, r5, #8
 8004bbc:	1a5b      	subs	r3, r3, r1
 8004bbe:	4408      	add	r0, r1
 8004bc0:	6899      	ldr	r1, [r3, #8]
 8004bc2:	4561      	cmp	r1, ip
 8004bc4:	d032      	beq.n	8004c2c <_free_r+0xe8>
 8004bc6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8004bca:	f8c1 c00c 	str.w	ip, [r1, #12]
 8004bce:	f8cc 1008 	str.w	r1, [ip, #8]
 8004bd2:	19b9      	adds	r1, r7, r6
 8004bd4:	6849      	ldr	r1, [r1, #4]
 8004bd6:	07c9      	lsls	r1, r1, #31
 8004bd8:	d40a      	bmi.n	8004bf0 <_free_r+0xac>
 8004bda:	4430      	add	r0, r6
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	bb3a      	cbnz	r2, 8004c30 <_free_r+0xec>
 8004be0:	4e35      	ldr	r6, [pc, #212]	; (8004cb8 <_free_r+0x174>)
 8004be2:	42b1      	cmp	r1, r6
 8004be4:	d124      	bne.n	8004c30 <_free_r+0xec>
 8004be6:	2201      	movs	r2, #1
 8004be8:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8004bec:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8004bf0:	f040 0101 	orr.w	r1, r0, #1
 8004bf4:	6059      	str	r1, [r3, #4]
 8004bf6:	5018      	str	r0, [r3, r0]
 8004bf8:	2a00      	cmp	r2, #0
 8004bfa:	d1d3      	bne.n	8004ba4 <_free_r+0x60>
 8004bfc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004c00:	d21a      	bcs.n	8004c38 <_free_r+0xf4>
 8004c02:	2201      	movs	r2, #1
 8004c04:	08c0      	lsrs	r0, r0, #3
 8004c06:	1081      	asrs	r1, r0, #2
 8004c08:	408a      	lsls	r2, r1
 8004c0a:	6869      	ldr	r1, [r5, #4]
 8004c0c:	3001      	adds	r0, #1
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	606a      	str	r2, [r5, #4]
 8004c12:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004c16:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004c1a:	3a08      	subs	r2, #8
 8004c1c:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8004c20:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004c24:	60cb      	str	r3, [r1, #12]
 8004c26:	e7bd      	b.n	8004ba4 <_free_r+0x60>
 8004c28:	2200      	movs	r2, #0
 8004c2a:	e7d2      	b.n	8004bd2 <_free_r+0x8e>
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	e7d0      	b.n	8004bd2 <_free_r+0x8e>
 8004c30:	68fe      	ldr	r6, [r7, #12]
 8004c32:	60ce      	str	r6, [r1, #12]
 8004c34:	60b1      	str	r1, [r6, #8]
 8004c36:	e7db      	b.n	8004bf0 <_free_r+0xac>
 8004c38:	0a42      	lsrs	r2, r0, #9
 8004c3a:	2a04      	cmp	r2, #4
 8004c3c:	d813      	bhi.n	8004c66 <_free_r+0x122>
 8004c3e:	0982      	lsrs	r2, r0, #6
 8004c40:	3238      	adds	r2, #56	; 0x38
 8004c42:	1c51      	adds	r1, r2, #1
 8004c44:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004c48:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004c4c:	428e      	cmp	r6, r1
 8004c4e:	d124      	bne.n	8004c9a <_free_r+0x156>
 8004c50:	2001      	movs	r0, #1
 8004c52:	1092      	asrs	r2, r2, #2
 8004c54:	fa00 f202 	lsl.w	r2, r0, r2
 8004c58:	6868      	ldr	r0, [r5, #4]
 8004c5a:	4302      	orrs	r2, r0
 8004c5c:	606a      	str	r2, [r5, #4]
 8004c5e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8004c62:	60b3      	str	r3, [r6, #8]
 8004c64:	e7de      	b.n	8004c24 <_free_r+0xe0>
 8004c66:	2a14      	cmp	r2, #20
 8004c68:	d801      	bhi.n	8004c6e <_free_r+0x12a>
 8004c6a:	325b      	adds	r2, #91	; 0x5b
 8004c6c:	e7e9      	b.n	8004c42 <_free_r+0xfe>
 8004c6e:	2a54      	cmp	r2, #84	; 0x54
 8004c70:	d802      	bhi.n	8004c78 <_free_r+0x134>
 8004c72:	0b02      	lsrs	r2, r0, #12
 8004c74:	326e      	adds	r2, #110	; 0x6e
 8004c76:	e7e4      	b.n	8004c42 <_free_r+0xfe>
 8004c78:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004c7c:	d802      	bhi.n	8004c84 <_free_r+0x140>
 8004c7e:	0bc2      	lsrs	r2, r0, #15
 8004c80:	3277      	adds	r2, #119	; 0x77
 8004c82:	e7de      	b.n	8004c42 <_free_r+0xfe>
 8004c84:	f240 5154 	movw	r1, #1364	; 0x554
 8004c88:	428a      	cmp	r2, r1
 8004c8a:	bf9a      	itte	ls
 8004c8c:	0c82      	lsrls	r2, r0, #18
 8004c8e:	327c      	addls	r2, #124	; 0x7c
 8004c90:	227e      	movhi	r2, #126	; 0x7e
 8004c92:	e7d6      	b.n	8004c42 <_free_r+0xfe>
 8004c94:	6889      	ldr	r1, [r1, #8]
 8004c96:	428e      	cmp	r6, r1
 8004c98:	d004      	beq.n	8004ca4 <_free_r+0x160>
 8004c9a:	684a      	ldr	r2, [r1, #4]
 8004c9c:	f022 0203 	bic.w	r2, r2, #3
 8004ca0:	4282      	cmp	r2, r0
 8004ca2:	d8f7      	bhi.n	8004c94 <_free_r+0x150>
 8004ca4:	68ce      	ldr	r6, [r1, #12]
 8004ca6:	e7da      	b.n	8004c5e <_free_r+0x11a>
 8004ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cac:	20000444 	.word	0x20000444
 8004cb0:	20000850 	.word	0x20000850
 8004cb4:	20000b70 	.word	0x20000b70
 8004cb8:	2000044c 	.word	0x2000044c

08004cbc <_localeconv_r>:
 8004cbc:	4b04      	ldr	r3, [pc, #16]	; (8004cd0 <_localeconv_r+0x14>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004cc2:	4b04      	ldr	r3, [pc, #16]	; (8004cd4 <_localeconv_r+0x18>)
 8004cc4:	2800      	cmp	r0, #0
 8004cc6:	bf08      	it	eq
 8004cc8:	4618      	moveq	r0, r3
 8004cca:	30f0      	adds	r0, #240	; 0xf0
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	20000010 	.word	0x20000010
 8004cd4:	20000854 	.word	0x20000854

08004cd8 <__retarget_lock_acquire_recursive>:
 8004cd8:	4770      	bx	lr

08004cda <__retarget_lock_release_recursive>:
 8004cda:	4770      	bx	lr

08004cdc <_malloc_r>:
 8004cdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ce0:	f101 050b 	add.w	r5, r1, #11
 8004ce4:	2d16      	cmp	r5, #22
 8004ce6:	4606      	mov	r6, r0
 8004ce8:	d906      	bls.n	8004cf8 <_malloc_r+0x1c>
 8004cea:	f035 0507 	bics.w	r5, r5, #7
 8004cee:	d504      	bpl.n	8004cfa <_malloc_r+0x1e>
 8004cf0:	230c      	movs	r3, #12
 8004cf2:	6033      	str	r3, [r6, #0]
 8004cf4:	2400      	movs	r4, #0
 8004cf6:	e1a8      	b.n	800504a <_malloc_r+0x36e>
 8004cf8:	2510      	movs	r5, #16
 8004cfa:	428d      	cmp	r5, r1
 8004cfc:	d3f8      	bcc.n	8004cf0 <_malloc_r+0x14>
 8004cfe:	4630      	mov	r0, r6
 8004d00:	f000 fa3c 	bl	800517c <__malloc_lock>
 8004d04:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8004d08:	4fc0      	ldr	r7, [pc, #768]	; (800500c <_malloc_r+0x330>)
 8004d0a:	d238      	bcs.n	8004d7e <_malloc_r+0xa2>
 8004d0c:	f105 0208 	add.w	r2, r5, #8
 8004d10:	443a      	add	r2, r7
 8004d12:	6854      	ldr	r4, [r2, #4]
 8004d14:	f1a2 0108 	sub.w	r1, r2, #8
 8004d18:	428c      	cmp	r4, r1
 8004d1a:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 8004d1e:	d102      	bne.n	8004d26 <_malloc_r+0x4a>
 8004d20:	68d4      	ldr	r4, [r2, #12]
 8004d22:	42a2      	cmp	r2, r4
 8004d24:	d010      	beq.n	8004d48 <_malloc_r+0x6c>
 8004d26:	6863      	ldr	r3, [r4, #4]
 8004d28:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004d2c:	f023 0303 	bic.w	r3, r3, #3
 8004d30:	60ca      	str	r2, [r1, #12]
 8004d32:	4423      	add	r3, r4
 8004d34:	6091      	str	r1, [r2, #8]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	f042 0201 	orr.w	r2, r2, #1
 8004d3c:	605a      	str	r2, [r3, #4]
 8004d3e:	4630      	mov	r0, r6
 8004d40:	f000 fa22 	bl	8005188 <__malloc_unlock>
 8004d44:	3408      	adds	r4, #8
 8004d46:	e180      	b.n	800504a <_malloc_r+0x36e>
 8004d48:	3302      	adds	r3, #2
 8004d4a:	4ab1      	ldr	r2, [pc, #708]	; (8005010 <_malloc_r+0x334>)
 8004d4c:	693c      	ldr	r4, [r7, #16]
 8004d4e:	4611      	mov	r1, r2
 8004d50:	4294      	cmp	r4, r2
 8004d52:	d075      	beq.n	8004e40 <_malloc_r+0x164>
 8004d54:	6860      	ldr	r0, [r4, #4]
 8004d56:	f020 0c03 	bic.w	ip, r0, #3
 8004d5a:	ebac 0005 	sub.w	r0, ip, r5
 8004d5e:	280f      	cmp	r0, #15
 8004d60:	dd48      	ble.n	8004df4 <_malloc_r+0x118>
 8004d62:	1963      	adds	r3, r4, r5
 8004d64:	f045 0501 	orr.w	r5, r5, #1
 8004d68:	6065      	str	r5, [r4, #4]
 8004d6a:	e9c7 3304 	strd	r3, r3, [r7, #16]
 8004d6e:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8004d72:	f040 0201 	orr.w	r2, r0, #1
 8004d76:	605a      	str	r2, [r3, #4]
 8004d78:	f844 000c 	str.w	r0, [r4, ip]
 8004d7c:	e7df      	b.n	8004d3e <_malloc_r+0x62>
 8004d7e:	0a6b      	lsrs	r3, r5, #9
 8004d80:	d02a      	beq.n	8004dd8 <_malloc_r+0xfc>
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	d812      	bhi.n	8004dac <_malloc_r+0xd0>
 8004d86:	09ab      	lsrs	r3, r5, #6
 8004d88:	3338      	adds	r3, #56	; 0x38
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8004d90:	6854      	ldr	r4, [r2, #4]
 8004d92:	f1a2 0c08 	sub.w	ip, r2, #8
 8004d96:	4564      	cmp	r4, ip
 8004d98:	d006      	beq.n	8004da8 <_malloc_r+0xcc>
 8004d9a:	6862      	ldr	r2, [r4, #4]
 8004d9c:	f022 0203 	bic.w	r2, r2, #3
 8004da0:	1b50      	subs	r0, r2, r5
 8004da2:	280f      	cmp	r0, #15
 8004da4:	dd1c      	ble.n	8004de0 <_malloc_r+0x104>
 8004da6:	3b01      	subs	r3, #1
 8004da8:	3301      	adds	r3, #1
 8004daa:	e7ce      	b.n	8004d4a <_malloc_r+0x6e>
 8004dac:	2b14      	cmp	r3, #20
 8004dae:	d801      	bhi.n	8004db4 <_malloc_r+0xd8>
 8004db0:	335b      	adds	r3, #91	; 0x5b
 8004db2:	e7ea      	b.n	8004d8a <_malloc_r+0xae>
 8004db4:	2b54      	cmp	r3, #84	; 0x54
 8004db6:	d802      	bhi.n	8004dbe <_malloc_r+0xe2>
 8004db8:	0b2b      	lsrs	r3, r5, #12
 8004dba:	336e      	adds	r3, #110	; 0x6e
 8004dbc:	e7e5      	b.n	8004d8a <_malloc_r+0xae>
 8004dbe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004dc2:	d802      	bhi.n	8004dca <_malloc_r+0xee>
 8004dc4:	0beb      	lsrs	r3, r5, #15
 8004dc6:	3377      	adds	r3, #119	; 0x77
 8004dc8:	e7df      	b.n	8004d8a <_malloc_r+0xae>
 8004dca:	f240 5254 	movw	r2, #1364	; 0x554
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d804      	bhi.n	8004ddc <_malloc_r+0x100>
 8004dd2:	0cab      	lsrs	r3, r5, #18
 8004dd4:	337c      	adds	r3, #124	; 0x7c
 8004dd6:	e7d8      	b.n	8004d8a <_malloc_r+0xae>
 8004dd8:	233f      	movs	r3, #63	; 0x3f
 8004dda:	e7d6      	b.n	8004d8a <_malloc_r+0xae>
 8004ddc:	237e      	movs	r3, #126	; 0x7e
 8004dde:	e7d4      	b.n	8004d8a <_malloc_r+0xae>
 8004de0:	2800      	cmp	r0, #0
 8004de2:	68e1      	ldr	r1, [r4, #12]
 8004de4:	db04      	blt.n	8004df0 <_malloc_r+0x114>
 8004de6:	68a3      	ldr	r3, [r4, #8]
 8004de8:	60d9      	str	r1, [r3, #12]
 8004dea:	608b      	str	r3, [r1, #8]
 8004dec:	18a3      	adds	r3, r4, r2
 8004dee:	e7a2      	b.n	8004d36 <_malloc_r+0x5a>
 8004df0:	460c      	mov	r4, r1
 8004df2:	e7d0      	b.n	8004d96 <_malloc_r+0xba>
 8004df4:	2800      	cmp	r0, #0
 8004df6:	e9c7 2204 	strd	r2, r2, [r7, #16]
 8004dfa:	db07      	blt.n	8004e0c <_malloc_r+0x130>
 8004dfc:	44a4      	add	ip, r4
 8004dfe:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	f8cc 3004 	str.w	r3, [ip, #4]
 8004e0a:	e798      	b.n	8004d3e <_malloc_r+0x62>
 8004e0c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f080 8099 	bcs.w	8004f48 <_malloc_r+0x26c>
 8004e16:	2201      	movs	r2, #1
 8004e18:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8004e1c:	ea4f 0eac 	mov.w	lr, ip, asr #2
 8004e20:	fa02 f20e 	lsl.w	r2, r2, lr
 8004e24:	4310      	orrs	r0, r2
 8004e26:	f10c 0c01 	add.w	ip, ip, #1
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8004e30:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8004e34:	3a08      	subs	r2, #8
 8004e36:	e9c4 0202 	strd	r0, r2, [r4, #8]
 8004e3a:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 8004e3e:	60c4      	str	r4, [r0, #12]
 8004e40:	2001      	movs	r0, #1
 8004e42:	109a      	asrs	r2, r3, #2
 8004e44:	fa00 f202 	lsl.w	r2, r0, r2
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	4290      	cmp	r0, r2
 8004e4c:	d326      	bcc.n	8004e9c <_malloc_r+0x1c0>
 8004e4e:	4210      	tst	r0, r2
 8004e50:	d106      	bne.n	8004e60 <_malloc_r+0x184>
 8004e52:	f023 0303 	bic.w	r3, r3, #3
 8004e56:	0052      	lsls	r2, r2, #1
 8004e58:	4210      	tst	r0, r2
 8004e5a:	f103 0304 	add.w	r3, r3, #4
 8004e5e:	d0fa      	beq.n	8004e56 <_malloc_r+0x17a>
 8004e60:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8004e64:	46e1      	mov	r9, ip
 8004e66:	4698      	mov	r8, r3
 8004e68:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004e6c:	454c      	cmp	r4, r9
 8004e6e:	f040 80af 	bne.w	8004fd0 <_malloc_r+0x2f4>
 8004e72:	f108 0801 	add.w	r8, r8, #1
 8004e76:	f018 0f03 	tst.w	r8, #3
 8004e7a:	f109 0908 	add.w	r9, r9, #8
 8004e7e:	d1f3      	bne.n	8004e68 <_malloc_r+0x18c>
 8004e80:	0798      	lsls	r0, r3, #30
 8004e82:	f040 80e8 	bne.w	8005056 <_malloc_r+0x37a>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	ea23 0302 	bic.w	r3, r3, r2
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	0052      	lsls	r2, r2, #1
 8004e92:	4290      	cmp	r0, r2
 8004e94:	d302      	bcc.n	8004e9c <_malloc_r+0x1c0>
 8004e96:	2a00      	cmp	r2, #0
 8004e98:	f040 80eb 	bne.w	8005072 <_malloc_r+0x396>
 8004e9c:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8004ea0:	f8da 4004 	ldr.w	r4, [sl, #4]
 8004ea4:	f024 0203 	bic.w	r2, r4, #3
 8004ea8:	42aa      	cmp	r2, r5
 8004eaa:	d303      	bcc.n	8004eb4 <_malloc_r+0x1d8>
 8004eac:	1b53      	subs	r3, r2, r5
 8004eae:	2b0f      	cmp	r3, #15
 8004eb0:	f300 813f 	bgt.w	8005132 <_malloc_r+0x456>
 8004eb4:	4b57      	ldr	r3, [pc, #348]	; (8005014 <_malloc_r+0x338>)
 8004eb6:	2008      	movs	r0, #8
 8004eb8:	681c      	ldr	r4, [r3, #0]
 8004eba:	9200      	str	r2, [sp, #0]
 8004ebc:	f000 fceb 	bl	8005896 <sysconf>
 8004ec0:	4b55      	ldr	r3, [pc, #340]	; (8005018 <_malloc_r+0x33c>)
 8004ec2:	3410      	adds	r4, #16
 8004ec4:	6819      	ldr	r1, [r3, #0]
 8004ec6:	442c      	add	r4, r5
 8004ec8:	3101      	adds	r1, #1
 8004eca:	bf1f      	itttt	ne
 8004ecc:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 8004ed0:	1824      	addne	r4, r4, r0
 8004ed2:	4241      	negne	r1, r0
 8004ed4:	400c      	andne	r4, r1
 8004ed6:	9a00      	ldr	r2, [sp, #0]
 8004ed8:	4680      	mov	r8, r0
 8004eda:	4621      	mov	r1, r4
 8004edc:	4630      	mov	r0, r6
 8004ede:	e9cd 2300 	strd	r2, r3, [sp]
 8004ee2:	f000 fc3b 	bl	800575c <_sbrk_r>
 8004ee6:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004eea:	4683      	mov	fp, r0
 8004eec:	f000 80fa 	beq.w	80050e4 <_malloc_r+0x408>
 8004ef0:	9a00      	ldr	r2, [sp, #0]
 8004ef2:	9b01      	ldr	r3, [sp, #4]
 8004ef4:	eb0a 0102 	add.w	r1, sl, r2
 8004ef8:	4281      	cmp	r1, r0
 8004efa:	d902      	bls.n	8004f02 <_malloc_r+0x226>
 8004efc:	45ba      	cmp	sl, r7
 8004efe:	f040 80f1 	bne.w	80050e4 <_malloc_r+0x408>
 8004f02:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8005024 <_malloc_r+0x348>
 8004f06:	4559      	cmp	r1, fp
 8004f08:	f8d9 0000 	ldr.w	r0, [r9]
 8004f0c:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8004f10:	eb00 0e04 	add.w	lr, r0, r4
 8004f14:	f8c9 e000 	str.w	lr, [r9]
 8004f18:	f040 80ad 	bne.w	8005076 <_malloc_r+0x39a>
 8004f1c:	ea11 0f0c 	tst.w	r1, ip
 8004f20:	f040 80a9 	bne.w	8005076 <_malloc_r+0x39a>
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4414      	add	r4, r2
 8004f28:	f044 0401 	orr.w	r4, r4, #1
 8004f2c:	605c      	str	r4, [r3, #4]
 8004f2e:	4a3b      	ldr	r2, [pc, #236]	; (800501c <_malloc_r+0x340>)
 8004f30:	f8d9 3000 	ldr.w	r3, [r9]
 8004f34:	6811      	ldr	r1, [r2, #0]
 8004f36:	428b      	cmp	r3, r1
 8004f38:	bf88      	it	hi
 8004f3a:	6013      	strhi	r3, [r2, #0]
 8004f3c:	4a38      	ldr	r2, [pc, #224]	; (8005020 <_malloc_r+0x344>)
 8004f3e:	6811      	ldr	r1, [r2, #0]
 8004f40:	428b      	cmp	r3, r1
 8004f42:	bf88      	it	hi
 8004f44:	6013      	strhi	r3, [r2, #0]
 8004f46:	e0cd      	b.n	80050e4 <_malloc_r+0x408>
 8004f48:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004f4c:	2a04      	cmp	r2, #4
 8004f4e:	d818      	bhi.n	8004f82 <_malloc_r+0x2a6>
 8004f50:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004f54:	3238      	adds	r2, #56	; 0x38
 8004f56:	f102 0e01 	add.w	lr, r2, #1
 8004f5a:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 8004f5e:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8004f62:	45f0      	cmp	r8, lr
 8004f64:	d12b      	bne.n	8004fbe <_malloc_r+0x2e2>
 8004f66:	f04f 0c01 	mov.w	ip, #1
 8004f6a:	1092      	asrs	r2, r2, #2
 8004f6c:	fa0c f202 	lsl.w	r2, ip, r2
 8004f70:	4310      	orrs	r0, r2
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004f78:	f8c8 4008 	str.w	r4, [r8, #8]
 8004f7c:	f8ce 400c 	str.w	r4, [lr, #12]
 8004f80:	e75e      	b.n	8004e40 <_malloc_r+0x164>
 8004f82:	2a14      	cmp	r2, #20
 8004f84:	d801      	bhi.n	8004f8a <_malloc_r+0x2ae>
 8004f86:	325b      	adds	r2, #91	; 0x5b
 8004f88:	e7e5      	b.n	8004f56 <_malloc_r+0x27a>
 8004f8a:	2a54      	cmp	r2, #84	; 0x54
 8004f8c:	d803      	bhi.n	8004f96 <_malloc_r+0x2ba>
 8004f8e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004f92:	326e      	adds	r2, #110	; 0x6e
 8004f94:	e7df      	b.n	8004f56 <_malloc_r+0x27a>
 8004f96:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004f9a:	d803      	bhi.n	8004fa4 <_malloc_r+0x2c8>
 8004f9c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004fa0:	3277      	adds	r2, #119	; 0x77
 8004fa2:	e7d8      	b.n	8004f56 <_malloc_r+0x27a>
 8004fa4:	f240 5e54 	movw	lr, #1364	; 0x554
 8004fa8:	4572      	cmp	r2, lr
 8004faa:	bf9a      	itte	ls
 8004fac:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004fb0:	327c      	addls	r2, #124	; 0x7c
 8004fb2:	227e      	movhi	r2, #126	; 0x7e
 8004fb4:	e7cf      	b.n	8004f56 <_malloc_r+0x27a>
 8004fb6:	f8de e008 	ldr.w	lr, [lr, #8]
 8004fba:	45f0      	cmp	r8, lr
 8004fbc:	d005      	beq.n	8004fca <_malloc_r+0x2ee>
 8004fbe:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004fc2:	f022 0203 	bic.w	r2, r2, #3
 8004fc6:	4562      	cmp	r2, ip
 8004fc8:	d8f5      	bhi.n	8004fb6 <_malloc_r+0x2da>
 8004fca:	f8de 800c 	ldr.w	r8, [lr, #12]
 8004fce:	e7d1      	b.n	8004f74 <_malloc_r+0x298>
 8004fd0:	6860      	ldr	r0, [r4, #4]
 8004fd2:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8004fd6:	f020 0003 	bic.w	r0, r0, #3
 8004fda:	eba0 0a05 	sub.w	sl, r0, r5
 8004fde:	f1ba 0f0f 	cmp.w	sl, #15
 8004fe2:	dd21      	ble.n	8005028 <_malloc_r+0x34c>
 8004fe4:	68a2      	ldr	r2, [r4, #8]
 8004fe6:	1963      	adds	r3, r4, r5
 8004fe8:	f045 0501 	orr.w	r5, r5, #1
 8004fec:	6065      	str	r5, [r4, #4]
 8004fee:	f8c2 e00c 	str.w	lr, [r2, #12]
 8004ff2:	f8ce 2008 	str.w	r2, [lr, #8]
 8004ff6:	f04a 0201 	orr.w	r2, sl, #1
 8004ffa:	e9c7 3304 	strd	r3, r3, [r7, #16]
 8004ffe:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8005002:	605a      	str	r2, [r3, #4]
 8005004:	f844 a000 	str.w	sl, [r4, r0]
 8005008:	e699      	b.n	8004d3e <_malloc_r+0x62>
 800500a:	bf00      	nop
 800500c:	20000444 	.word	0x20000444
 8005010:	2000044c 	.word	0x2000044c
 8005014:	20000b70 	.word	0x20000b70
 8005018:	2000084c 	.word	0x2000084c
 800501c:	20000b68 	.word	0x20000b68
 8005020:	20000b6c 	.word	0x20000b6c
 8005024:	20000b40 	.word	0x20000b40
 8005028:	f1ba 0f00 	cmp.w	sl, #0
 800502c:	db11      	blt.n	8005052 <_malloc_r+0x376>
 800502e:	4420      	add	r0, r4
 8005030:	6843      	ldr	r3, [r0, #4]
 8005032:	f043 0301 	orr.w	r3, r3, #1
 8005036:	6043      	str	r3, [r0, #4]
 8005038:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800503c:	4630      	mov	r0, r6
 800503e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8005042:	f8ce 3008 	str.w	r3, [lr, #8]
 8005046:	f000 f89f 	bl	8005188 <__malloc_unlock>
 800504a:	4620      	mov	r0, r4
 800504c:	b003      	add	sp, #12
 800504e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005052:	4674      	mov	r4, lr
 8005054:	e70a      	b.n	8004e6c <_malloc_r+0x190>
 8005056:	f1ac 0008 	sub.w	r0, ip, #8
 800505a:	f8dc c000 	ldr.w	ip, [ip]
 800505e:	3b01      	subs	r3, #1
 8005060:	4584      	cmp	ip, r0
 8005062:	f43f af0d 	beq.w	8004e80 <_malloc_r+0x1a4>
 8005066:	e712      	b.n	8004e8e <_malloc_r+0x1b2>
 8005068:	3304      	adds	r3, #4
 800506a:	0052      	lsls	r2, r2, #1
 800506c:	4210      	tst	r0, r2
 800506e:	d0fb      	beq.n	8005068 <_malloc_r+0x38c>
 8005070:	e6f6      	b.n	8004e60 <_malloc_r+0x184>
 8005072:	4643      	mov	r3, r8
 8005074:	e7fa      	b.n	800506c <_malloc_r+0x390>
 8005076:	6818      	ldr	r0, [r3, #0]
 8005078:	9200      	str	r2, [sp, #0]
 800507a:	3001      	adds	r0, #1
 800507c:	bf1b      	ittet	ne
 800507e:	ebab 0101 	subne.w	r1, fp, r1
 8005082:	4471      	addne	r1, lr
 8005084:	f8c3 b000 	streq.w	fp, [r3]
 8005088:	f8c9 1000 	strne.w	r1, [r9]
 800508c:	f01b 0307 	ands.w	r3, fp, #7
 8005090:	bf1c      	itt	ne
 8005092:	f1c3 0308 	rsbne	r3, r3, #8
 8005096:	449b      	addne	fp, r3
 8005098:	445c      	add	r4, fp
 800509a:	4498      	add	r8, r3
 800509c:	ea04 030c 	and.w	r3, r4, ip
 80050a0:	eba8 0803 	sub.w	r8, r8, r3
 80050a4:	4641      	mov	r1, r8
 80050a6:	4630      	mov	r0, r6
 80050a8:	f000 fb58 	bl	800575c <_sbrk_r>
 80050ac:	1c43      	adds	r3, r0, #1
 80050ae:	bf04      	itt	eq
 80050b0:	4658      	moveq	r0, fp
 80050b2:	f04f 0800 	moveq.w	r8, #0
 80050b6:	f8d9 3000 	ldr.w	r3, [r9]
 80050ba:	eba0 000b 	sub.w	r0, r0, fp
 80050be:	4440      	add	r0, r8
 80050c0:	4443      	add	r3, r8
 80050c2:	f040 0001 	orr.w	r0, r0, #1
 80050c6:	45ba      	cmp	sl, r7
 80050c8:	f8c7 b008 	str.w	fp, [r7, #8]
 80050cc:	9a00      	ldr	r2, [sp, #0]
 80050ce:	f8c9 3000 	str.w	r3, [r9]
 80050d2:	f8cb 0004 	str.w	r0, [fp, #4]
 80050d6:	f43f af2a 	beq.w	8004f2e <_malloc_r+0x252>
 80050da:	2a0f      	cmp	r2, #15
 80050dc:	d810      	bhi.n	8005100 <_malloc_r+0x424>
 80050de:	2301      	movs	r3, #1
 80050e0:	f8cb 3004 	str.w	r3, [fp, #4]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	f022 0203 	bic.w	r2, r2, #3
 80050ec:	42aa      	cmp	r2, r5
 80050ee:	eba2 0305 	sub.w	r3, r2, r5
 80050f2:	d301      	bcc.n	80050f8 <_malloc_r+0x41c>
 80050f4:	2b0f      	cmp	r3, #15
 80050f6:	dc1c      	bgt.n	8005132 <_malloc_r+0x456>
 80050f8:	4630      	mov	r0, r6
 80050fa:	f000 f845 	bl	8005188 <__malloc_unlock>
 80050fe:	e5f9      	b.n	8004cf4 <_malloc_r+0x18>
 8005100:	f1a2 040c 	sub.w	r4, r2, #12
 8005104:	2205      	movs	r2, #5
 8005106:	f8da 3004 	ldr.w	r3, [sl, #4]
 800510a:	f024 0407 	bic.w	r4, r4, #7
 800510e:	f003 0301 	and.w	r3, r3, #1
 8005112:	4323      	orrs	r3, r4
 8005114:	f8ca 3004 	str.w	r3, [sl, #4]
 8005118:	2c0f      	cmp	r4, #15
 800511a:	eb0a 0304 	add.w	r3, sl, r4
 800511e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005122:	f67f af04 	bls.w	8004f2e <_malloc_r+0x252>
 8005126:	f10a 0108 	add.w	r1, sl, #8
 800512a:	4630      	mov	r0, r6
 800512c:	f7ff fd0a 	bl	8004b44 <_free_r>
 8005130:	e6fd      	b.n	8004f2e <_malloc_r+0x252>
 8005132:	68bc      	ldr	r4, [r7, #8]
 8005134:	f045 0201 	orr.w	r2, r5, #1
 8005138:	f043 0301 	orr.w	r3, r3, #1
 800513c:	4425      	add	r5, r4
 800513e:	6062      	str	r2, [r4, #4]
 8005140:	60bd      	str	r5, [r7, #8]
 8005142:	606b      	str	r3, [r5, #4]
 8005144:	e5fb      	b.n	8004d3e <_malloc_r+0x62>
 8005146:	bf00      	nop

08005148 <memchr>:
 8005148:	b510      	push	{r4, lr}
 800514a:	b2c9      	uxtb	r1, r1
 800514c:	4402      	add	r2, r0
 800514e:	4290      	cmp	r0, r2
 8005150:	4603      	mov	r3, r0
 8005152:	d101      	bne.n	8005158 <memchr+0x10>
 8005154:	2300      	movs	r3, #0
 8005156:	e003      	b.n	8005160 <memchr+0x18>
 8005158:	781c      	ldrb	r4, [r3, #0]
 800515a:	3001      	adds	r0, #1
 800515c:	428c      	cmp	r4, r1
 800515e:	d1f6      	bne.n	800514e <memchr+0x6>
 8005160:	4618      	mov	r0, r3
 8005162:	bd10      	pop	{r4, pc}

08005164 <memcpy>:
 8005164:	b510      	push	{r4, lr}
 8005166:	1e43      	subs	r3, r0, #1
 8005168:	440a      	add	r2, r1
 800516a:	4291      	cmp	r1, r2
 800516c:	d100      	bne.n	8005170 <memcpy+0xc>
 800516e:	bd10      	pop	{r4, pc}
 8005170:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005174:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005178:	e7f7      	b.n	800516a <memcpy+0x6>
	...

0800517c <__malloc_lock>:
 800517c:	4801      	ldr	r0, [pc, #4]	; (8005184 <__malloc_lock+0x8>)
 800517e:	f7ff bdab 	b.w	8004cd8 <__retarget_lock_acquire_recursive>
 8005182:	bf00      	nop
 8005184:	20000c44 	.word	0x20000c44

08005188 <__malloc_unlock>:
 8005188:	4801      	ldr	r0, [pc, #4]	; (8005190 <__malloc_unlock+0x8>)
 800518a:	f7ff bda6 	b.w	8004cda <__retarget_lock_release_recursive>
 800518e:	bf00      	nop
 8005190:	20000c44 	.word	0x20000c44

08005194 <_Balloc>:
 8005194:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005196:	b570      	push	{r4, r5, r6, lr}
 8005198:	4605      	mov	r5, r0
 800519a:	460c      	mov	r4, r1
 800519c:	b17b      	cbz	r3, 80051be <_Balloc+0x2a>
 800519e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80051a0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80051a4:	b9a0      	cbnz	r0, 80051d0 <_Balloc+0x3c>
 80051a6:	2101      	movs	r1, #1
 80051a8:	fa01 f604 	lsl.w	r6, r1, r4
 80051ac:	1d72      	adds	r2, r6, #5
 80051ae:	0092      	lsls	r2, r2, #2
 80051b0:	4628      	mov	r0, r5
 80051b2:	f000 fbd3 	bl	800595c <_calloc_r>
 80051b6:	b148      	cbz	r0, 80051cc <_Balloc+0x38>
 80051b8:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80051bc:	e00b      	b.n	80051d6 <_Balloc+0x42>
 80051be:	2221      	movs	r2, #33	; 0x21
 80051c0:	2104      	movs	r1, #4
 80051c2:	f000 fbcb 	bl	800595c <_calloc_r>
 80051c6:	64e8      	str	r0, [r5, #76]	; 0x4c
 80051c8:	2800      	cmp	r0, #0
 80051ca:	d1e8      	bne.n	800519e <_Balloc+0xa>
 80051cc:	2000      	movs	r0, #0
 80051ce:	bd70      	pop	{r4, r5, r6, pc}
 80051d0:	6802      	ldr	r2, [r0, #0]
 80051d2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80051d6:	2300      	movs	r3, #0
 80051d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80051dc:	e7f7      	b.n	80051ce <_Balloc+0x3a>

080051de <_Bfree>:
 80051de:	b131      	cbz	r1, 80051ee <_Bfree+0x10>
 80051e0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80051e2:	684a      	ldr	r2, [r1, #4]
 80051e4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80051e8:	6008      	str	r0, [r1, #0]
 80051ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80051ee:	4770      	bx	lr

080051f0 <__multadd>:
 80051f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051f4:	461f      	mov	r7, r3
 80051f6:	4606      	mov	r6, r0
 80051f8:	460c      	mov	r4, r1
 80051fa:	2300      	movs	r3, #0
 80051fc:	690d      	ldr	r5, [r1, #16]
 80051fe:	f101 0c14 	add.w	ip, r1, #20
 8005202:	f8dc 0000 	ldr.w	r0, [ip]
 8005206:	3301      	adds	r3, #1
 8005208:	b281      	uxth	r1, r0
 800520a:	fb02 7101 	mla	r1, r2, r1, r7
 800520e:	0c00      	lsrs	r0, r0, #16
 8005210:	0c0f      	lsrs	r7, r1, #16
 8005212:	fb02 7000 	mla	r0, r2, r0, r7
 8005216:	b289      	uxth	r1, r1
 8005218:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800521c:	429d      	cmp	r5, r3
 800521e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005222:	f84c 1b04 	str.w	r1, [ip], #4
 8005226:	dcec      	bgt.n	8005202 <__multadd+0x12>
 8005228:	b1d7      	cbz	r7, 8005260 <__multadd+0x70>
 800522a:	68a3      	ldr	r3, [r4, #8]
 800522c:	42ab      	cmp	r3, r5
 800522e:	dc12      	bgt.n	8005256 <__multadd+0x66>
 8005230:	6861      	ldr	r1, [r4, #4]
 8005232:	4630      	mov	r0, r6
 8005234:	3101      	adds	r1, #1
 8005236:	f7ff ffad 	bl	8005194 <_Balloc>
 800523a:	4680      	mov	r8, r0
 800523c:	6922      	ldr	r2, [r4, #16]
 800523e:	f104 010c 	add.w	r1, r4, #12
 8005242:	3202      	adds	r2, #2
 8005244:	0092      	lsls	r2, r2, #2
 8005246:	300c      	adds	r0, #12
 8005248:	f7ff ff8c 	bl	8005164 <memcpy>
 800524c:	4621      	mov	r1, r4
 800524e:	4630      	mov	r0, r6
 8005250:	f7ff ffc5 	bl	80051de <_Bfree>
 8005254:	4644      	mov	r4, r8
 8005256:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800525a:	3501      	adds	r5, #1
 800525c:	615f      	str	r7, [r3, #20]
 800525e:	6125      	str	r5, [r4, #16]
 8005260:	4620      	mov	r0, r4
 8005262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005266 <__hi0bits>:
 8005266:	0c02      	lsrs	r2, r0, #16
 8005268:	0412      	lsls	r2, r2, #16
 800526a:	4603      	mov	r3, r0
 800526c:	b9b2      	cbnz	r2, 800529c <__hi0bits+0x36>
 800526e:	0403      	lsls	r3, r0, #16
 8005270:	2010      	movs	r0, #16
 8005272:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005276:	bf04      	itt	eq
 8005278:	021b      	lsleq	r3, r3, #8
 800527a:	3008      	addeq	r0, #8
 800527c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005280:	bf04      	itt	eq
 8005282:	011b      	lsleq	r3, r3, #4
 8005284:	3004      	addeq	r0, #4
 8005286:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800528a:	bf04      	itt	eq
 800528c:	009b      	lsleq	r3, r3, #2
 800528e:	3002      	addeq	r0, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	db06      	blt.n	80052a2 <__hi0bits+0x3c>
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	d503      	bpl.n	80052a0 <__hi0bits+0x3a>
 8005298:	3001      	adds	r0, #1
 800529a:	4770      	bx	lr
 800529c:	2000      	movs	r0, #0
 800529e:	e7e8      	b.n	8005272 <__hi0bits+0xc>
 80052a0:	2020      	movs	r0, #32
 80052a2:	4770      	bx	lr

080052a4 <__lo0bits>:
 80052a4:	6803      	ldr	r3, [r0, #0]
 80052a6:	4601      	mov	r1, r0
 80052a8:	f013 0207 	ands.w	r2, r3, #7
 80052ac:	d00b      	beq.n	80052c6 <__lo0bits+0x22>
 80052ae:	07da      	lsls	r2, r3, #31
 80052b0:	d423      	bmi.n	80052fa <__lo0bits+0x56>
 80052b2:	0798      	lsls	r0, r3, #30
 80052b4:	bf49      	itett	mi
 80052b6:	085b      	lsrmi	r3, r3, #1
 80052b8:	089b      	lsrpl	r3, r3, #2
 80052ba:	2001      	movmi	r0, #1
 80052bc:	600b      	strmi	r3, [r1, #0]
 80052be:	bf5c      	itt	pl
 80052c0:	600b      	strpl	r3, [r1, #0]
 80052c2:	2002      	movpl	r0, #2
 80052c4:	4770      	bx	lr
 80052c6:	b298      	uxth	r0, r3
 80052c8:	b9a8      	cbnz	r0, 80052f6 <__lo0bits+0x52>
 80052ca:	2010      	movs	r0, #16
 80052cc:	0c1b      	lsrs	r3, r3, #16
 80052ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 80052d2:	bf04      	itt	eq
 80052d4:	0a1b      	lsreq	r3, r3, #8
 80052d6:	3008      	addeq	r0, #8
 80052d8:	071a      	lsls	r2, r3, #28
 80052da:	bf04      	itt	eq
 80052dc:	091b      	lsreq	r3, r3, #4
 80052de:	3004      	addeq	r0, #4
 80052e0:	079a      	lsls	r2, r3, #30
 80052e2:	bf04      	itt	eq
 80052e4:	089b      	lsreq	r3, r3, #2
 80052e6:	3002      	addeq	r0, #2
 80052e8:	07da      	lsls	r2, r3, #31
 80052ea:	d402      	bmi.n	80052f2 <__lo0bits+0x4e>
 80052ec:	085b      	lsrs	r3, r3, #1
 80052ee:	d006      	beq.n	80052fe <__lo0bits+0x5a>
 80052f0:	3001      	adds	r0, #1
 80052f2:	600b      	str	r3, [r1, #0]
 80052f4:	4770      	bx	lr
 80052f6:	4610      	mov	r0, r2
 80052f8:	e7e9      	b.n	80052ce <__lo0bits+0x2a>
 80052fa:	2000      	movs	r0, #0
 80052fc:	4770      	bx	lr
 80052fe:	2020      	movs	r0, #32
 8005300:	4770      	bx	lr

08005302 <__i2b>:
 8005302:	b510      	push	{r4, lr}
 8005304:	460c      	mov	r4, r1
 8005306:	2101      	movs	r1, #1
 8005308:	f7ff ff44 	bl	8005194 <_Balloc>
 800530c:	2201      	movs	r2, #1
 800530e:	6144      	str	r4, [r0, #20]
 8005310:	6102      	str	r2, [r0, #16]
 8005312:	bd10      	pop	{r4, pc}

08005314 <__multiply>:
 8005314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005318:	4614      	mov	r4, r2
 800531a:	690a      	ldr	r2, [r1, #16]
 800531c:	6923      	ldr	r3, [r4, #16]
 800531e:	4688      	mov	r8, r1
 8005320:	429a      	cmp	r2, r3
 8005322:	bfbe      	ittt	lt
 8005324:	460b      	movlt	r3, r1
 8005326:	46a0      	movlt	r8, r4
 8005328:	461c      	movlt	r4, r3
 800532a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800532e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005332:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005336:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800533a:	eb07 0609 	add.w	r6, r7, r9
 800533e:	42b3      	cmp	r3, r6
 8005340:	bfb8      	it	lt
 8005342:	3101      	addlt	r1, #1
 8005344:	f7ff ff26 	bl	8005194 <_Balloc>
 8005348:	f100 0514 	add.w	r5, r0, #20
 800534c:	462b      	mov	r3, r5
 800534e:	2200      	movs	r2, #0
 8005350:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005354:	4573      	cmp	r3, lr
 8005356:	d316      	bcc.n	8005386 <__multiply+0x72>
 8005358:	f104 0214 	add.w	r2, r4, #20
 800535c:	f108 0114 	add.w	r1, r8, #20
 8005360:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005364:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005368:	9300      	str	r3, [sp, #0]
 800536a:	9b00      	ldr	r3, [sp, #0]
 800536c:	9201      	str	r2, [sp, #4]
 800536e:	4293      	cmp	r3, r2
 8005370:	d80c      	bhi.n	800538c <__multiply+0x78>
 8005372:	2e00      	cmp	r6, #0
 8005374:	dd03      	ble.n	800537e <__multiply+0x6a>
 8005376:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800537a:	2b00      	cmp	r3, #0
 800537c:	d05d      	beq.n	800543a <__multiply+0x126>
 800537e:	6106      	str	r6, [r0, #16]
 8005380:	b003      	add	sp, #12
 8005382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005386:	f843 2b04 	str.w	r2, [r3], #4
 800538a:	e7e3      	b.n	8005354 <__multiply+0x40>
 800538c:	f8b2 b000 	ldrh.w	fp, [r2]
 8005390:	f1bb 0f00 	cmp.w	fp, #0
 8005394:	d023      	beq.n	80053de <__multiply+0xca>
 8005396:	4689      	mov	r9, r1
 8005398:	46ac      	mov	ip, r5
 800539a:	f04f 0800 	mov.w	r8, #0
 800539e:	f859 4b04 	ldr.w	r4, [r9], #4
 80053a2:	f8dc a000 	ldr.w	sl, [ip]
 80053a6:	b2a3      	uxth	r3, r4
 80053a8:	fa1f fa8a 	uxth.w	sl, sl
 80053ac:	fb0b a303 	mla	r3, fp, r3, sl
 80053b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80053b4:	f8dc 4000 	ldr.w	r4, [ip]
 80053b8:	4443      	add	r3, r8
 80053ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80053be:	fb0b 840a 	mla	r4, fp, sl, r8
 80053c2:	46e2      	mov	sl, ip
 80053c4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80053ce:	454f      	cmp	r7, r9
 80053d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80053d4:	f84a 3b04 	str.w	r3, [sl], #4
 80053d8:	d82b      	bhi.n	8005432 <__multiply+0x11e>
 80053da:	f8cc 8004 	str.w	r8, [ip, #4]
 80053de:	9b01      	ldr	r3, [sp, #4]
 80053e0:	3204      	adds	r2, #4
 80053e2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80053e6:	f1ba 0f00 	cmp.w	sl, #0
 80053ea:	d020      	beq.n	800542e <__multiply+0x11a>
 80053ec:	4689      	mov	r9, r1
 80053ee:	46a8      	mov	r8, r5
 80053f0:	f04f 0b00 	mov.w	fp, #0
 80053f4:	682b      	ldr	r3, [r5, #0]
 80053f6:	f8b9 c000 	ldrh.w	ip, [r9]
 80053fa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80053fe:	b29b      	uxth	r3, r3
 8005400:	fb0a 440c 	mla	r4, sl, ip, r4
 8005404:	46c4      	mov	ip, r8
 8005406:	445c      	add	r4, fp
 8005408:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800540c:	f84c 3b04 	str.w	r3, [ip], #4
 8005410:	f859 3b04 	ldr.w	r3, [r9], #4
 8005414:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005418:	0c1b      	lsrs	r3, r3, #16
 800541a:	fb0a b303 	mla	r3, sl, r3, fp
 800541e:	454f      	cmp	r7, r9
 8005420:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005424:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005428:	d805      	bhi.n	8005436 <__multiply+0x122>
 800542a:	f8c8 3004 	str.w	r3, [r8, #4]
 800542e:	3504      	adds	r5, #4
 8005430:	e79b      	b.n	800536a <__multiply+0x56>
 8005432:	46d4      	mov	ip, sl
 8005434:	e7b3      	b.n	800539e <__multiply+0x8a>
 8005436:	46e0      	mov	r8, ip
 8005438:	e7dd      	b.n	80053f6 <__multiply+0xe2>
 800543a:	3e01      	subs	r6, #1
 800543c:	e799      	b.n	8005372 <__multiply+0x5e>
	...

08005440 <__pow5mult>:
 8005440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005444:	4615      	mov	r5, r2
 8005446:	f012 0203 	ands.w	r2, r2, #3
 800544a:	4606      	mov	r6, r0
 800544c:	460f      	mov	r7, r1
 800544e:	d007      	beq.n	8005460 <__pow5mult+0x20>
 8005450:	4c1a      	ldr	r4, [pc, #104]	; (80054bc <__pow5mult+0x7c>)
 8005452:	3a01      	subs	r2, #1
 8005454:	2300      	movs	r3, #0
 8005456:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800545a:	f7ff fec9 	bl	80051f0 <__multadd>
 800545e:	4607      	mov	r7, r0
 8005460:	10ad      	asrs	r5, r5, #2
 8005462:	d027      	beq.n	80054b4 <__pow5mult+0x74>
 8005464:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8005466:	b944      	cbnz	r4, 800547a <__pow5mult+0x3a>
 8005468:	f240 2171 	movw	r1, #625	; 0x271
 800546c:	4630      	mov	r0, r6
 800546e:	f7ff ff48 	bl	8005302 <__i2b>
 8005472:	2300      	movs	r3, #0
 8005474:	4604      	mov	r4, r0
 8005476:	64b0      	str	r0, [r6, #72]	; 0x48
 8005478:	6003      	str	r3, [r0, #0]
 800547a:	f04f 0800 	mov.w	r8, #0
 800547e:	07eb      	lsls	r3, r5, #31
 8005480:	d50a      	bpl.n	8005498 <__pow5mult+0x58>
 8005482:	4639      	mov	r1, r7
 8005484:	4622      	mov	r2, r4
 8005486:	4630      	mov	r0, r6
 8005488:	f7ff ff44 	bl	8005314 <__multiply>
 800548c:	4681      	mov	r9, r0
 800548e:	4639      	mov	r1, r7
 8005490:	4630      	mov	r0, r6
 8005492:	f7ff fea4 	bl	80051de <_Bfree>
 8005496:	464f      	mov	r7, r9
 8005498:	106d      	asrs	r5, r5, #1
 800549a:	d00b      	beq.n	80054b4 <__pow5mult+0x74>
 800549c:	6820      	ldr	r0, [r4, #0]
 800549e:	b938      	cbnz	r0, 80054b0 <__pow5mult+0x70>
 80054a0:	4622      	mov	r2, r4
 80054a2:	4621      	mov	r1, r4
 80054a4:	4630      	mov	r0, r6
 80054a6:	f7ff ff35 	bl	8005314 <__multiply>
 80054aa:	6020      	str	r0, [r4, #0]
 80054ac:	f8c0 8000 	str.w	r8, [r0]
 80054b0:	4604      	mov	r4, r0
 80054b2:	e7e4      	b.n	800547e <__pow5mult+0x3e>
 80054b4:	4638      	mov	r0, r7
 80054b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054ba:	bf00      	nop
 80054bc:	08005fb0 	.word	0x08005fb0

080054c0 <__lshift>:
 80054c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054c4:	460c      	mov	r4, r1
 80054c6:	4607      	mov	r7, r0
 80054c8:	4616      	mov	r6, r2
 80054ca:	6923      	ldr	r3, [r4, #16]
 80054cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80054d0:	eb0a 0903 	add.w	r9, sl, r3
 80054d4:	6849      	ldr	r1, [r1, #4]
 80054d6:	68a3      	ldr	r3, [r4, #8]
 80054d8:	f109 0501 	add.w	r5, r9, #1
 80054dc:	42ab      	cmp	r3, r5
 80054de:	db32      	blt.n	8005546 <__lshift+0x86>
 80054e0:	4638      	mov	r0, r7
 80054e2:	f7ff fe57 	bl	8005194 <_Balloc>
 80054e6:	2300      	movs	r3, #0
 80054e8:	4680      	mov	r8, r0
 80054ea:	461a      	mov	r2, r3
 80054ec:	f100 0114 	add.w	r1, r0, #20
 80054f0:	4553      	cmp	r3, sl
 80054f2:	db2b      	blt.n	800554c <__lshift+0x8c>
 80054f4:	6920      	ldr	r0, [r4, #16]
 80054f6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80054fa:	f104 0314 	add.w	r3, r4, #20
 80054fe:	f016 021f 	ands.w	r2, r6, #31
 8005502:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005506:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800550a:	d025      	beq.n	8005558 <__lshift+0x98>
 800550c:	2000      	movs	r0, #0
 800550e:	f1c2 0e20 	rsb	lr, r2, #32
 8005512:	468a      	mov	sl, r1
 8005514:	681e      	ldr	r6, [r3, #0]
 8005516:	4096      	lsls	r6, r2
 8005518:	4330      	orrs	r0, r6
 800551a:	f84a 0b04 	str.w	r0, [sl], #4
 800551e:	f853 0b04 	ldr.w	r0, [r3], #4
 8005522:	459c      	cmp	ip, r3
 8005524:	fa20 f00e 	lsr.w	r0, r0, lr
 8005528:	d814      	bhi.n	8005554 <__lshift+0x94>
 800552a:	6048      	str	r0, [r1, #4]
 800552c:	b108      	cbz	r0, 8005532 <__lshift+0x72>
 800552e:	f109 0502 	add.w	r5, r9, #2
 8005532:	3d01      	subs	r5, #1
 8005534:	4638      	mov	r0, r7
 8005536:	f8c8 5010 	str.w	r5, [r8, #16]
 800553a:	4621      	mov	r1, r4
 800553c:	f7ff fe4f 	bl	80051de <_Bfree>
 8005540:	4640      	mov	r0, r8
 8005542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005546:	3101      	adds	r1, #1
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	e7c7      	b.n	80054dc <__lshift+0x1c>
 800554c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005550:	3301      	adds	r3, #1
 8005552:	e7cd      	b.n	80054f0 <__lshift+0x30>
 8005554:	4651      	mov	r1, sl
 8005556:	e7dc      	b.n	8005512 <__lshift+0x52>
 8005558:	3904      	subs	r1, #4
 800555a:	f853 2b04 	ldr.w	r2, [r3], #4
 800555e:	459c      	cmp	ip, r3
 8005560:	f841 2f04 	str.w	r2, [r1, #4]!
 8005564:	d8f9      	bhi.n	800555a <__lshift+0x9a>
 8005566:	e7e4      	b.n	8005532 <__lshift+0x72>

08005568 <__mcmp>:
 8005568:	6903      	ldr	r3, [r0, #16]
 800556a:	690a      	ldr	r2, [r1, #16]
 800556c:	b530      	push	{r4, r5, lr}
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	d10c      	bne.n	800558c <__mcmp+0x24>
 8005572:	0092      	lsls	r2, r2, #2
 8005574:	3014      	adds	r0, #20
 8005576:	3114      	adds	r1, #20
 8005578:	1884      	adds	r4, r0, r2
 800557a:	4411      	add	r1, r2
 800557c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005580:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005584:	4295      	cmp	r5, r2
 8005586:	d003      	beq.n	8005590 <__mcmp+0x28>
 8005588:	d305      	bcc.n	8005596 <__mcmp+0x2e>
 800558a:	2301      	movs	r3, #1
 800558c:	4618      	mov	r0, r3
 800558e:	bd30      	pop	{r4, r5, pc}
 8005590:	42a0      	cmp	r0, r4
 8005592:	d3f3      	bcc.n	800557c <__mcmp+0x14>
 8005594:	e7fa      	b.n	800558c <__mcmp+0x24>
 8005596:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800559a:	e7f7      	b.n	800558c <__mcmp+0x24>

0800559c <__mdiff>:
 800559c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055a0:	460d      	mov	r5, r1
 80055a2:	4607      	mov	r7, r0
 80055a4:	4611      	mov	r1, r2
 80055a6:	4628      	mov	r0, r5
 80055a8:	4614      	mov	r4, r2
 80055aa:	f7ff ffdd 	bl	8005568 <__mcmp>
 80055ae:	1e06      	subs	r6, r0, #0
 80055b0:	d108      	bne.n	80055c4 <__mdiff+0x28>
 80055b2:	4631      	mov	r1, r6
 80055b4:	4638      	mov	r0, r7
 80055b6:	f7ff fded 	bl	8005194 <_Balloc>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80055c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055c4:	bfa4      	itt	ge
 80055c6:	4623      	movge	r3, r4
 80055c8:	462c      	movge	r4, r5
 80055ca:	4638      	mov	r0, r7
 80055cc:	6861      	ldr	r1, [r4, #4]
 80055ce:	bfa6      	itte	ge
 80055d0:	461d      	movge	r5, r3
 80055d2:	2600      	movge	r6, #0
 80055d4:	2601      	movlt	r6, #1
 80055d6:	f7ff fddd 	bl	8005194 <_Balloc>
 80055da:	f04f 0e00 	mov.w	lr, #0
 80055de:	60c6      	str	r6, [r0, #12]
 80055e0:	692b      	ldr	r3, [r5, #16]
 80055e2:	6926      	ldr	r6, [r4, #16]
 80055e4:	f104 0214 	add.w	r2, r4, #20
 80055e8:	f105 0914 	add.w	r9, r5, #20
 80055ec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80055f0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80055f4:	f100 0114 	add.w	r1, r0, #20
 80055f8:	f852 ab04 	ldr.w	sl, [r2], #4
 80055fc:	f859 5b04 	ldr.w	r5, [r9], #4
 8005600:	fa1f f38a 	uxth.w	r3, sl
 8005604:	4473      	add	r3, lr
 8005606:	b2ac      	uxth	r4, r5
 8005608:	1b1b      	subs	r3, r3, r4
 800560a:	0c2c      	lsrs	r4, r5, #16
 800560c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005610:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005614:	b29b      	uxth	r3, r3
 8005616:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800561a:	45c8      	cmp	r8, r9
 800561c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005620:	4694      	mov	ip, r2
 8005622:	f841 4b04 	str.w	r4, [r1], #4
 8005626:	d8e7      	bhi.n	80055f8 <__mdiff+0x5c>
 8005628:	45bc      	cmp	ip, r7
 800562a:	d304      	bcc.n	8005636 <__mdiff+0x9a>
 800562c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005630:	b183      	cbz	r3, 8005654 <__mdiff+0xb8>
 8005632:	6106      	str	r6, [r0, #16]
 8005634:	e7c4      	b.n	80055c0 <__mdiff+0x24>
 8005636:	f85c 4b04 	ldr.w	r4, [ip], #4
 800563a:	b2a2      	uxth	r2, r4
 800563c:	4472      	add	r2, lr
 800563e:	1413      	asrs	r3, r2, #16
 8005640:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005644:	b292      	uxth	r2, r2
 8005646:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800564a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800564e:	f841 2b04 	str.w	r2, [r1], #4
 8005652:	e7e9      	b.n	8005628 <__mdiff+0x8c>
 8005654:	3e01      	subs	r6, #1
 8005656:	e7e9      	b.n	800562c <__mdiff+0x90>

08005658 <__d2b>:
 8005658:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800565c:	461c      	mov	r4, r3
 800565e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8005662:	2101      	movs	r1, #1
 8005664:	4690      	mov	r8, r2
 8005666:	f7ff fd95 	bl	8005194 <_Balloc>
 800566a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800566e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005672:	4607      	mov	r7, r0
 8005674:	bb34      	cbnz	r4, 80056c4 <__d2b+0x6c>
 8005676:	9201      	str	r2, [sp, #4]
 8005678:	f1b8 0200 	subs.w	r2, r8, #0
 800567c:	d027      	beq.n	80056ce <__d2b+0x76>
 800567e:	a802      	add	r0, sp, #8
 8005680:	f840 2d08 	str.w	r2, [r0, #-8]!
 8005684:	f7ff fe0e 	bl	80052a4 <__lo0bits>
 8005688:	9900      	ldr	r1, [sp, #0]
 800568a:	b1f0      	cbz	r0, 80056ca <__d2b+0x72>
 800568c:	9a01      	ldr	r2, [sp, #4]
 800568e:	f1c0 0320 	rsb	r3, r0, #32
 8005692:	fa02 f303 	lsl.w	r3, r2, r3
 8005696:	430b      	orrs	r3, r1
 8005698:	40c2      	lsrs	r2, r0
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	9201      	str	r2, [sp, #4]
 800569e:	9b01      	ldr	r3, [sp, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	bf14      	ite	ne
 80056a4:	2102      	movne	r1, #2
 80056a6:	2101      	moveq	r1, #1
 80056a8:	61bb      	str	r3, [r7, #24]
 80056aa:	6139      	str	r1, [r7, #16]
 80056ac:	b1c4      	cbz	r4, 80056e0 <__d2b+0x88>
 80056ae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80056b2:	4404      	add	r4, r0
 80056b4:	6034      	str	r4, [r6, #0]
 80056b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80056ba:	6028      	str	r0, [r5, #0]
 80056bc:	4638      	mov	r0, r7
 80056be:	b002      	add	sp, #8
 80056c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056c4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80056c8:	e7d5      	b.n	8005676 <__d2b+0x1e>
 80056ca:	6179      	str	r1, [r7, #20]
 80056cc:	e7e7      	b.n	800569e <__d2b+0x46>
 80056ce:	a801      	add	r0, sp, #4
 80056d0:	f7ff fde8 	bl	80052a4 <__lo0bits>
 80056d4:	2101      	movs	r1, #1
 80056d6:	9b01      	ldr	r3, [sp, #4]
 80056d8:	6139      	str	r1, [r7, #16]
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	3020      	adds	r0, #32
 80056de:	e7e5      	b.n	80056ac <__d2b+0x54>
 80056e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80056e4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80056e8:	6030      	str	r0, [r6, #0]
 80056ea:	6918      	ldr	r0, [r3, #16]
 80056ec:	f7ff fdbb 	bl	8005266 <__hi0bits>
 80056f0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80056f4:	e7e1      	b.n	80056ba <__d2b+0x62>
	...

080056f8 <frexp>:
 80056f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056fa:	4616      	mov	r6, r2
 80056fc:	2700      	movs	r7, #0
 80056fe:	6037      	str	r7, [r6, #0]
 8005700:	4f14      	ldr	r7, [pc, #80]	; (8005754 <frexp+0x5c>)
 8005702:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005706:	42bb      	cmp	r3, r7
 8005708:	4604      	mov	r4, r0
 800570a:	460d      	mov	r5, r1
 800570c:	460a      	mov	r2, r1
 800570e:	dc1e      	bgt.n	800574e <frexp+0x56>
 8005710:	4607      	mov	r7, r0
 8005712:	431f      	orrs	r7, r3
 8005714:	d01b      	beq.n	800574e <frexp+0x56>
 8005716:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800571a:	da0a      	bge.n	8005732 <frexp+0x3a>
 800571c:	2200      	movs	r2, #0
 800571e:	4b0e      	ldr	r3, [pc, #56]	; (8005758 <frexp+0x60>)
 8005720:	f7fa feda 	bl	80004d8 <__aeabi_dmul>
 8005724:	460a      	mov	r2, r1
 8005726:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800572a:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800572e:	4604      	mov	r4, r0
 8005730:	6031      	str	r1, [r6, #0]
 8005732:	6831      	ldr	r1, [r6, #0]
 8005734:	151b      	asrs	r3, r3, #20
 8005736:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800573a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800573e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8005742:	440b      	add	r3, r1
 8005744:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8005748:	6033      	str	r3, [r6, #0]
 800574a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005754:	7fefffff 	.word	0x7fefffff
 8005758:	43500000 	.word	0x43500000

0800575c <_sbrk_r>:
 800575c:	b538      	push	{r3, r4, r5, lr}
 800575e:	2300      	movs	r3, #0
 8005760:	4c05      	ldr	r4, [pc, #20]	; (8005778 <_sbrk_r+0x1c>)
 8005762:	4605      	mov	r5, r0
 8005764:	4608      	mov	r0, r1
 8005766:	6023      	str	r3, [r4, #0]
 8005768:	f7fc fffa 	bl	8002760 <_sbrk>
 800576c:	1c43      	adds	r3, r0, #1
 800576e:	d102      	bne.n	8005776 <_sbrk_r+0x1a>
 8005770:	6823      	ldr	r3, [r4, #0]
 8005772:	b103      	cbz	r3, 8005776 <_sbrk_r+0x1a>
 8005774:	602b      	str	r3, [r5, #0]
 8005776:	bd38      	pop	{r3, r4, r5, pc}
 8005778:	20000c4c 	.word	0x20000c4c

0800577c <strncpy>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	4604      	mov	r4, r0
 8005780:	3901      	subs	r1, #1
 8005782:	b902      	cbnz	r2, 8005786 <strncpy+0xa>
 8005784:	bd70      	pop	{r4, r5, r6, pc}
 8005786:	4623      	mov	r3, r4
 8005788:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800578c:	1e56      	subs	r6, r2, #1
 800578e:	f803 5b01 	strb.w	r5, [r3], #1
 8005792:	b92d      	cbnz	r5, 80057a0 <strncpy+0x24>
 8005794:	4414      	add	r4, r2
 8005796:	42a3      	cmp	r3, r4
 8005798:	d0f4      	beq.n	8005784 <strncpy+0x8>
 800579a:	f803 5b01 	strb.w	r5, [r3], #1
 800579e:	e7fa      	b.n	8005796 <strncpy+0x1a>
 80057a0:	461c      	mov	r4, r3
 80057a2:	4632      	mov	r2, r6
 80057a4:	e7ed      	b.n	8005782 <strncpy+0x6>

080057a6 <__ssprint_r>:
 80057a6:	6893      	ldr	r3, [r2, #8]
 80057a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ac:	4681      	mov	r9, r0
 80057ae:	460c      	mov	r4, r1
 80057b0:	4616      	mov	r6, r2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d05e      	beq.n	8005874 <__ssprint_r+0xce>
 80057b6:	f04f 0b00 	mov.w	fp, #0
 80057ba:	465f      	mov	r7, fp
 80057bc:	f8d2 a000 	ldr.w	sl, [r2]
 80057c0:	b357      	cbz	r7, 8005818 <__ssprint_r+0x72>
 80057c2:	68a3      	ldr	r3, [r4, #8]
 80057c4:	429f      	cmp	r7, r3
 80057c6:	d340      	bcc.n	800584a <__ssprint_r+0xa4>
 80057c8:	89a2      	ldrh	r2, [r4, #12]
 80057ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80057ce:	d03c      	beq.n	800584a <__ssprint_r+0xa4>
 80057d0:	2302      	movs	r3, #2
 80057d2:	6825      	ldr	r5, [r4, #0]
 80057d4:	6921      	ldr	r1, [r4, #16]
 80057d6:	eba5 0801 	sub.w	r8, r5, r1
 80057da:	6965      	ldr	r5, [r4, #20]
 80057dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80057e4:	f108 0301 	add.w	r3, r8, #1
 80057e8:	443b      	add	r3, r7
 80057ea:	429d      	cmp	r5, r3
 80057ec:	bf38      	it	cc
 80057ee:	461d      	movcc	r5, r3
 80057f0:	0553      	lsls	r3, r2, #21
 80057f2:	d544      	bpl.n	800587e <__ssprint_r+0xd8>
 80057f4:	4629      	mov	r1, r5
 80057f6:	4648      	mov	r0, r9
 80057f8:	f7ff fa70 	bl	8004cdc <_malloc_r>
 80057fc:	b988      	cbnz	r0, 8005822 <__ssprint_r+0x7c>
 80057fe:	230c      	movs	r3, #12
 8005800:	f8c9 3000 	str.w	r3, [r9]
 8005804:	89a3      	ldrh	r3, [r4, #12]
 8005806:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800580a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800580e:	81a3      	strh	r3, [r4, #12]
 8005810:	2300      	movs	r3, #0
 8005812:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8005816:	e02f      	b.n	8005878 <__ssprint_r+0xd2>
 8005818:	e9da b700 	ldrd	fp, r7, [sl]
 800581c:	f10a 0a08 	add.w	sl, sl, #8
 8005820:	e7ce      	b.n	80057c0 <__ssprint_r+0x1a>
 8005822:	4642      	mov	r2, r8
 8005824:	6921      	ldr	r1, [r4, #16]
 8005826:	9001      	str	r0, [sp, #4]
 8005828:	f7ff fc9c 	bl	8005164 <memcpy>
 800582c:	89a2      	ldrh	r2, [r4, #12]
 800582e:	9b01      	ldr	r3, [sp, #4]
 8005830:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005834:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005838:	81a2      	strh	r2, [r4, #12]
 800583a:	6123      	str	r3, [r4, #16]
 800583c:	4443      	add	r3, r8
 800583e:	6023      	str	r3, [r4, #0]
 8005840:	463b      	mov	r3, r7
 8005842:	6165      	str	r5, [r4, #20]
 8005844:	eba5 0508 	sub.w	r5, r5, r8
 8005848:	60a5      	str	r5, [r4, #8]
 800584a:	42bb      	cmp	r3, r7
 800584c:	bf28      	it	cs
 800584e:	463b      	movcs	r3, r7
 8005850:	4659      	mov	r1, fp
 8005852:	461a      	mov	r2, r3
 8005854:	6820      	ldr	r0, [r4, #0]
 8005856:	9301      	str	r3, [sp, #4]
 8005858:	f000 f8bf 	bl	80059da <memmove>
 800585c:	68a2      	ldr	r2, [r4, #8]
 800585e:	9b01      	ldr	r3, [sp, #4]
 8005860:	1ad2      	subs	r2, r2, r3
 8005862:	60a2      	str	r2, [r4, #8]
 8005864:	6822      	ldr	r2, [r4, #0]
 8005866:	4413      	add	r3, r2
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	68b3      	ldr	r3, [r6, #8]
 800586c:	1bdf      	subs	r7, r3, r7
 800586e:	60b7      	str	r7, [r6, #8]
 8005870:	2f00      	cmp	r7, #0
 8005872:	d1d1      	bne.n	8005818 <__ssprint_r+0x72>
 8005874:	2000      	movs	r0, #0
 8005876:	6070      	str	r0, [r6, #4]
 8005878:	b003      	add	sp, #12
 800587a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587e:	462a      	mov	r2, r5
 8005880:	4648      	mov	r0, r9
 8005882:	f000 f8c3 	bl	8005a0c <_realloc_r>
 8005886:	4603      	mov	r3, r0
 8005888:	2800      	cmp	r0, #0
 800588a:	d1d6      	bne.n	800583a <__ssprint_r+0x94>
 800588c:	6921      	ldr	r1, [r4, #16]
 800588e:	4648      	mov	r0, r9
 8005890:	f7ff f958 	bl	8004b44 <_free_r>
 8005894:	e7b3      	b.n	80057fe <__ssprint_r+0x58>

08005896 <sysconf>:
 8005896:	2808      	cmp	r0, #8
 8005898:	b508      	push	{r3, lr}
 800589a:	d006      	beq.n	80058aa <sysconf+0x14>
 800589c:	f7fd f848 	bl	8002930 <__errno>
 80058a0:	2316      	movs	r3, #22
 80058a2:	6003      	str	r3, [r0, #0]
 80058a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058a8:	bd08      	pop	{r3, pc}
 80058aa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80058ae:	e7fb      	b.n	80058a8 <sysconf+0x12>

080058b0 <__register_exitproc>:
 80058b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058b4:	4c26      	ldr	r4, [pc, #152]	; (8005950 <__register_exitproc+0xa0>)
 80058b6:	4606      	mov	r6, r0
 80058b8:	6820      	ldr	r0, [r4, #0]
 80058ba:	4698      	mov	r8, r3
 80058bc:	460f      	mov	r7, r1
 80058be:	4691      	mov	r9, r2
 80058c0:	f7ff fa0a 	bl	8004cd8 <__retarget_lock_acquire_recursive>
 80058c4:	4b23      	ldr	r3, [pc, #140]	; (8005954 <__register_exitproc+0xa4>)
 80058c6:	681d      	ldr	r5, [r3, #0]
 80058c8:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 80058cc:	b918      	cbnz	r0, 80058d6 <__register_exitproc+0x26>
 80058ce:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 80058d2:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80058d6:	6843      	ldr	r3, [r0, #4]
 80058d8:	2b1f      	cmp	r3, #31
 80058da:	dd19      	ble.n	8005910 <__register_exitproc+0x60>
 80058dc:	4b1e      	ldr	r3, [pc, #120]	; (8005958 <__register_exitproc+0xa8>)
 80058de:	b933      	cbnz	r3, 80058ee <__register_exitproc+0x3e>
 80058e0:	6820      	ldr	r0, [r4, #0]
 80058e2:	f7ff f9fa 	bl	8004cda <__retarget_lock_release_recursive>
 80058e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80058f2:	f3af 8000 	nop.w
 80058f6:	2800      	cmp	r0, #0
 80058f8:	d0f2      	beq.n	80058e0 <__register_exitproc+0x30>
 80058fa:	2200      	movs	r2, #0
 80058fc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8005900:	6042      	str	r2, [r0, #4]
 8005902:	6003      	str	r3, [r0, #0]
 8005904:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8005908:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 800590c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8005910:	6843      	ldr	r3, [r0, #4]
 8005912:	b19e      	cbz	r6, 800593c <__register_exitproc+0x8c>
 8005914:	2201      	movs	r2, #1
 8005916:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 800591a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 800591e:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8005922:	409a      	lsls	r2, r3
 8005924:	4311      	orrs	r1, r2
 8005926:	2e02      	cmp	r6, #2
 8005928:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 800592c:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8005930:	bf02      	ittt	eq
 8005932:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8005936:	430a      	orreq	r2, r1
 8005938:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	3302      	adds	r3, #2
 8005940:	6042      	str	r2, [r0, #4]
 8005942:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8005946:	6820      	ldr	r0, [r4, #0]
 8005948:	f7ff f9c7 	bl	8004cda <__retarget_lock_release_recursive>
 800594c:	2000      	movs	r0, #0
 800594e:	e7cc      	b.n	80058ea <__register_exitproc+0x3a>
 8005950:	20000440 	.word	0x20000440
 8005954:	08005e54 	.word	0x08005e54
 8005958:	00000000 	.word	0x00000000

0800595c <_calloc_r>:
 800595c:	b510      	push	{r4, lr}
 800595e:	4351      	muls	r1, r2
 8005960:	f7ff f9bc 	bl	8004cdc <_malloc_r>
 8005964:	4604      	mov	r4, r0
 8005966:	b198      	cbz	r0, 8005990 <_calloc_r+0x34>
 8005968:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800596c:	f022 0203 	bic.w	r2, r2, #3
 8005970:	3a04      	subs	r2, #4
 8005972:	2a24      	cmp	r2, #36	; 0x24
 8005974:	d81b      	bhi.n	80059ae <_calloc_r+0x52>
 8005976:	2a13      	cmp	r2, #19
 8005978:	d917      	bls.n	80059aa <_calloc_r+0x4e>
 800597a:	2100      	movs	r1, #0
 800597c:	2a1b      	cmp	r2, #27
 800597e:	e9c0 1100 	strd	r1, r1, [r0]
 8005982:	d807      	bhi.n	8005994 <_calloc_r+0x38>
 8005984:	f100 0308 	add.w	r3, r0, #8
 8005988:	2200      	movs	r2, #0
 800598a:	e9c3 2200 	strd	r2, r2, [r3]
 800598e:	609a      	str	r2, [r3, #8]
 8005990:	4620      	mov	r0, r4
 8005992:	bd10      	pop	{r4, pc}
 8005994:	2a24      	cmp	r2, #36	; 0x24
 8005996:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800599a:	bf11      	iteee	ne
 800599c:	f100 0310 	addne.w	r3, r0, #16
 80059a0:	6101      	streq	r1, [r0, #16]
 80059a2:	f100 0318 	addeq.w	r3, r0, #24
 80059a6:	6141      	streq	r1, [r0, #20]
 80059a8:	e7ee      	b.n	8005988 <_calloc_r+0x2c>
 80059aa:	4603      	mov	r3, r0
 80059ac:	e7ec      	b.n	8005988 <_calloc_r+0x2c>
 80059ae:	2100      	movs	r1, #0
 80059b0:	f7fc ffe8 	bl	8002984 <memset>
 80059b4:	e7ec      	b.n	8005990 <_calloc_r+0x34>

080059b6 <__ascii_mbtowc>:
 80059b6:	b082      	sub	sp, #8
 80059b8:	b901      	cbnz	r1, 80059bc <__ascii_mbtowc+0x6>
 80059ba:	a901      	add	r1, sp, #4
 80059bc:	b142      	cbz	r2, 80059d0 <__ascii_mbtowc+0x1a>
 80059be:	b14b      	cbz	r3, 80059d4 <__ascii_mbtowc+0x1e>
 80059c0:	7813      	ldrb	r3, [r2, #0]
 80059c2:	600b      	str	r3, [r1, #0]
 80059c4:	7812      	ldrb	r2, [r2, #0]
 80059c6:	1c10      	adds	r0, r2, #0
 80059c8:	bf18      	it	ne
 80059ca:	2001      	movne	r0, #1
 80059cc:	b002      	add	sp, #8
 80059ce:	4770      	bx	lr
 80059d0:	4610      	mov	r0, r2
 80059d2:	e7fb      	b.n	80059cc <__ascii_mbtowc+0x16>
 80059d4:	f06f 0001 	mvn.w	r0, #1
 80059d8:	e7f8      	b.n	80059cc <__ascii_mbtowc+0x16>

080059da <memmove>:
 80059da:	4288      	cmp	r0, r1
 80059dc:	b510      	push	{r4, lr}
 80059de:	eb01 0302 	add.w	r3, r1, r2
 80059e2:	d807      	bhi.n	80059f4 <memmove+0x1a>
 80059e4:	1e42      	subs	r2, r0, #1
 80059e6:	4299      	cmp	r1, r3
 80059e8:	d00a      	beq.n	8005a00 <memmove+0x26>
 80059ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059ee:	f802 4f01 	strb.w	r4, [r2, #1]!
 80059f2:	e7f8      	b.n	80059e6 <memmove+0xc>
 80059f4:	4283      	cmp	r3, r0
 80059f6:	d9f5      	bls.n	80059e4 <memmove+0xa>
 80059f8:	1881      	adds	r1, r0, r2
 80059fa:	1ad2      	subs	r2, r2, r3
 80059fc:	42d3      	cmn	r3, r2
 80059fe:	d100      	bne.n	8005a02 <memmove+0x28>
 8005a00:	bd10      	pop	{r4, pc}
 8005a02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a06:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005a0a:	e7f7      	b.n	80059fc <memmove+0x22>

08005a0c <_realloc_r>:
 8005a0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a10:	4682      	mov	sl, r0
 8005a12:	460c      	mov	r4, r1
 8005a14:	b929      	cbnz	r1, 8005a22 <_realloc_r+0x16>
 8005a16:	4611      	mov	r1, r2
 8005a18:	b003      	add	sp, #12
 8005a1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1e:	f7ff b95d 	b.w	8004cdc <_malloc_r>
 8005a22:	9201      	str	r2, [sp, #4]
 8005a24:	f7ff fbaa 	bl	800517c <__malloc_lock>
 8005a28:	9a01      	ldr	r2, [sp, #4]
 8005a2a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8005a2e:	f102 080b 	add.w	r8, r2, #11
 8005a32:	f1b8 0f16 	cmp.w	r8, #22
 8005a36:	f1a4 0908 	sub.w	r9, r4, #8
 8005a3a:	f025 0603 	bic.w	r6, r5, #3
 8005a3e:	d90b      	bls.n	8005a58 <_realloc_r+0x4c>
 8005a40:	f038 0807 	bics.w	r8, r8, #7
 8005a44:	d50a      	bpl.n	8005a5c <_realloc_r+0x50>
 8005a46:	230c      	movs	r3, #12
 8005a48:	f04f 0b00 	mov.w	fp, #0
 8005a4c:	f8ca 3000 	str.w	r3, [sl]
 8005a50:	4658      	mov	r0, fp
 8005a52:	b003      	add	sp, #12
 8005a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a58:	f04f 0810 	mov.w	r8, #16
 8005a5c:	4590      	cmp	r8, r2
 8005a5e:	d3f2      	bcc.n	8005a46 <_realloc_r+0x3a>
 8005a60:	45b0      	cmp	r8, r6
 8005a62:	f340 8175 	ble.w	8005d50 <_realloc_r+0x344>
 8005a66:	49ab      	ldr	r1, [pc, #684]	; (8005d14 <_realloc_r+0x308>)
 8005a68:	eb09 0306 	add.w	r3, r9, r6
 8005a6c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8005a70:	6858      	ldr	r0, [r3, #4]
 8005a72:	459c      	cmp	ip, r3
 8005a74:	9101      	str	r1, [sp, #4]
 8005a76:	d005      	beq.n	8005a84 <_realloc_r+0x78>
 8005a78:	f020 0101 	bic.w	r1, r0, #1
 8005a7c:	4419      	add	r1, r3
 8005a7e:	6849      	ldr	r1, [r1, #4]
 8005a80:	07cf      	lsls	r7, r1, #31
 8005a82:	d447      	bmi.n	8005b14 <_realloc_r+0x108>
 8005a84:	f020 0003 	bic.w	r0, r0, #3
 8005a88:	459c      	cmp	ip, r3
 8005a8a:	eb06 0700 	add.w	r7, r6, r0
 8005a8e:	d119      	bne.n	8005ac4 <_realloc_r+0xb8>
 8005a90:	f108 0110 	add.w	r1, r8, #16
 8005a94:	42b9      	cmp	r1, r7
 8005a96:	dc3f      	bgt.n	8005b18 <_realloc_r+0x10c>
 8005a98:	9a01      	ldr	r2, [sp, #4]
 8005a9a:	eba7 0708 	sub.w	r7, r7, r8
 8005a9e:	eb09 0308 	add.w	r3, r9, r8
 8005aa2:	f047 0701 	orr.w	r7, r7, #1
 8005aa6:	6093      	str	r3, [r2, #8]
 8005aa8:	605f      	str	r7, [r3, #4]
 8005aaa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005aae:	4650      	mov	r0, sl
 8005ab0:	f003 0301 	and.w	r3, r3, #1
 8005ab4:	ea43 0308 	orr.w	r3, r3, r8
 8005ab8:	f844 3c04 	str.w	r3, [r4, #-4]
 8005abc:	f7ff fb64 	bl	8005188 <__malloc_unlock>
 8005ac0:	46a3      	mov	fp, r4
 8005ac2:	e7c5      	b.n	8005a50 <_realloc_r+0x44>
 8005ac4:	45b8      	cmp	r8, r7
 8005ac6:	dc27      	bgt.n	8005b18 <_realloc_r+0x10c>
 8005ac8:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8005acc:	60da      	str	r2, [r3, #12]
 8005ace:	6093      	str	r3, [r2, #8]
 8005ad0:	eba7 0008 	sub.w	r0, r7, r8
 8005ad4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8005ad8:	280f      	cmp	r0, #15
 8005ada:	f002 0201 	and.w	r2, r2, #1
 8005ade:	eb09 0307 	add.w	r3, r9, r7
 8005ae2:	f240 8137 	bls.w	8005d54 <_realloc_r+0x348>
 8005ae6:	eb09 0108 	add.w	r1, r9, r8
 8005aea:	ea48 0202 	orr.w	r2, r8, r2
 8005aee:	f040 0001 	orr.w	r0, r0, #1
 8005af2:	f8c9 2004 	str.w	r2, [r9, #4]
 8005af6:	6048      	str	r0, [r1, #4]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	3108      	adds	r1, #8
 8005afc:	f042 0201 	orr.w	r2, r2, #1
 8005b00:	605a      	str	r2, [r3, #4]
 8005b02:	4650      	mov	r0, sl
 8005b04:	f7ff f81e 	bl	8004b44 <_free_r>
 8005b08:	4650      	mov	r0, sl
 8005b0a:	f7ff fb3d 	bl	8005188 <__malloc_unlock>
 8005b0e:	f109 0b08 	add.w	fp, r9, #8
 8005b12:	e79d      	b.n	8005a50 <_realloc_r+0x44>
 8005b14:	2000      	movs	r0, #0
 8005b16:	4603      	mov	r3, r0
 8005b18:	07e9      	lsls	r1, r5, #31
 8005b1a:	f100 80c9 	bmi.w	8005cb0 <_realloc_r+0x2a4>
 8005b1e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8005b22:	eba9 0505 	sub.w	r5, r9, r5
 8005b26:	6869      	ldr	r1, [r5, #4]
 8005b28:	f021 0103 	bic.w	r1, r1, #3
 8005b2c:	eb01 0b06 	add.w	fp, r1, r6
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 8088 	beq.w	8005c46 <_realloc_r+0x23a>
 8005b36:	459c      	cmp	ip, r3
 8005b38:	eb00 070b 	add.w	r7, r0, fp
 8005b3c:	d14a      	bne.n	8005bd4 <_realloc_r+0x1c8>
 8005b3e:	f108 0310 	add.w	r3, r8, #16
 8005b42:	42bb      	cmp	r3, r7
 8005b44:	dc7f      	bgt.n	8005c46 <_realloc_r+0x23a>
 8005b46:	46ab      	mov	fp, r5
 8005b48:	68eb      	ldr	r3, [r5, #12]
 8005b4a:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8005b4e:	60d3      	str	r3, [r2, #12]
 8005b50:	609a      	str	r2, [r3, #8]
 8005b52:	1f32      	subs	r2, r6, #4
 8005b54:	2a24      	cmp	r2, #36	; 0x24
 8005b56:	d838      	bhi.n	8005bca <_realloc_r+0x1be>
 8005b58:	2a13      	cmp	r2, #19
 8005b5a:	d934      	bls.n	8005bc6 <_realloc_r+0x1ba>
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	2a1b      	cmp	r2, #27
 8005b60:	60ab      	str	r3, [r5, #8]
 8005b62:	6863      	ldr	r3, [r4, #4]
 8005b64:	60eb      	str	r3, [r5, #12]
 8005b66:	d81b      	bhi.n	8005ba0 <_realloc_r+0x194>
 8005b68:	3408      	adds	r4, #8
 8005b6a:	f105 0310 	add.w	r3, r5, #16
 8005b6e:	6822      	ldr	r2, [r4, #0]
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	6862      	ldr	r2, [r4, #4]
 8005b74:	605a      	str	r2, [r3, #4]
 8005b76:	68a2      	ldr	r2, [r4, #8]
 8005b78:	609a      	str	r2, [r3, #8]
 8005b7a:	9a01      	ldr	r2, [sp, #4]
 8005b7c:	eba7 0708 	sub.w	r7, r7, r8
 8005b80:	eb05 0308 	add.w	r3, r5, r8
 8005b84:	f047 0701 	orr.w	r7, r7, #1
 8005b88:	6093      	str	r3, [r2, #8]
 8005b8a:	605f      	str	r7, [r3, #4]
 8005b8c:	686b      	ldr	r3, [r5, #4]
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	ea43 0308 	orr.w	r3, r3, r8
 8005b96:	606b      	str	r3, [r5, #4]
 8005b98:	4650      	mov	r0, sl
 8005b9a:	f7ff faf5 	bl	8005188 <__malloc_unlock>
 8005b9e:	e757      	b.n	8005a50 <_realloc_r+0x44>
 8005ba0:	68a3      	ldr	r3, [r4, #8]
 8005ba2:	2a24      	cmp	r2, #36	; 0x24
 8005ba4:	612b      	str	r3, [r5, #16]
 8005ba6:	68e3      	ldr	r3, [r4, #12]
 8005ba8:	bf18      	it	ne
 8005baa:	3410      	addne	r4, #16
 8005bac:	616b      	str	r3, [r5, #20]
 8005bae:	bf09      	itett	eq
 8005bb0:	6923      	ldreq	r3, [r4, #16]
 8005bb2:	f105 0318 	addne.w	r3, r5, #24
 8005bb6:	61ab      	streq	r3, [r5, #24]
 8005bb8:	6962      	ldreq	r2, [r4, #20]
 8005bba:	bf02      	ittt	eq
 8005bbc:	f105 0320 	addeq.w	r3, r5, #32
 8005bc0:	61ea      	streq	r2, [r5, #28]
 8005bc2:	3418      	addeq	r4, #24
 8005bc4:	e7d3      	b.n	8005b6e <_realloc_r+0x162>
 8005bc6:	465b      	mov	r3, fp
 8005bc8:	e7d1      	b.n	8005b6e <_realloc_r+0x162>
 8005bca:	4621      	mov	r1, r4
 8005bcc:	4658      	mov	r0, fp
 8005bce:	f7ff ff04 	bl	80059da <memmove>
 8005bd2:	e7d2      	b.n	8005b7a <_realloc_r+0x16e>
 8005bd4:	45b8      	cmp	r8, r7
 8005bd6:	dc36      	bgt.n	8005c46 <_realloc_r+0x23a>
 8005bd8:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8005bdc:	4628      	mov	r0, r5
 8005bde:	60da      	str	r2, [r3, #12]
 8005be0:	6093      	str	r3, [r2, #8]
 8005be2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8005be6:	68eb      	ldr	r3, [r5, #12]
 8005be8:	60d3      	str	r3, [r2, #12]
 8005bea:	609a      	str	r2, [r3, #8]
 8005bec:	1f32      	subs	r2, r6, #4
 8005bee:	2a24      	cmp	r2, #36	; 0x24
 8005bf0:	d825      	bhi.n	8005c3e <_realloc_r+0x232>
 8005bf2:	2a13      	cmp	r2, #19
 8005bf4:	d908      	bls.n	8005c08 <_realloc_r+0x1fc>
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	2a1b      	cmp	r2, #27
 8005bfa:	60ab      	str	r3, [r5, #8]
 8005bfc:	6863      	ldr	r3, [r4, #4]
 8005bfe:	60eb      	str	r3, [r5, #12]
 8005c00:	d80a      	bhi.n	8005c18 <_realloc_r+0x20c>
 8005c02:	3408      	adds	r4, #8
 8005c04:	f105 0010 	add.w	r0, r5, #16
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	6003      	str	r3, [r0, #0]
 8005c0c:	6863      	ldr	r3, [r4, #4]
 8005c0e:	6043      	str	r3, [r0, #4]
 8005c10:	68a3      	ldr	r3, [r4, #8]
 8005c12:	6083      	str	r3, [r0, #8]
 8005c14:	46a9      	mov	r9, r5
 8005c16:	e75b      	b.n	8005ad0 <_realloc_r+0xc4>
 8005c18:	68a3      	ldr	r3, [r4, #8]
 8005c1a:	2a24      	cmp	r2, #36	; 0x24
 8005c1c:	612b      	str	r3, [r5, #16]
 8005c1e:	68e3      	ldr	r3, [r4, #12]
 8005c20:	bf18      	it	ne
 8005c22:	f105 0018 	addne.w	r0, r5, #24
 8005c26:	616b      	str	r3, [r5, #20]
 8005c28:	bf09      	itett	eq
 8005c2a:	6923      	ldreq	r3, [r4, #16]
 8005c2c:	3410      	addne	r4, #16
 8005c2e:	61ab      	streq	r3, [r5, #24]
 8005c30:	6963      	ldreq	r3, [r4, #20]
 8005c32:	bf02      	ittt	eq
 8005c34:	f105 0020 	addeq.w	r0, r5, #32
 8005c38:	61eb      	streq	r3, [r5, #28]
 8005c3a:	3418      	addeq	r4, #24
 8005c3c:	e7e4      	b.n	8005c08 <_realloc_r+0x1fc>
 8005c3e:	4621      	mov	r1, r4
 8005c40:	f7ff fecb 	bl	80059da <memmove>
 8005c44:	e7e6      	b.n	8005c14 <_realloc_r+0x208>
 8005c46:	45d8      	cmp	r8, fp
 8005c48:	dc32      	bgt.n	8005cb0 <_realloc_r+0x2a4>
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	68eb      	ldr	r3, [r5, #12]
 8005c4e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8005c52:	60d3      	str	r3, [r2, #12]
 8005c54:	609a      	str	r2, [r3, #8]
 8005c56:	1f32      	subs	r2, r6, #4
 8005c58:	2a24      	cmp	r2, #36	; 0x24
 8005c5a:	d825      	bhi.n	8005ca8 <_realloc_r+0x29c>
 8005c5c:	2a13      	cmp	r2, #19
 8005c5e:	d908      	bls.n	8005c72 <_realloc_r+0x266>
 8005c60:	6823      	ldr	r3, [r4, #0]
 8005c62:	2a1b      	cmp	r2, #27
 8005c64:	60ab      	str	r3, [r5, #8]
 8005c66:	6863      	ldr	r3, [r4, #4]
 8005c68:	60eb      	str	r3, [r5, #12]
 8005c6a:	d80a      	bhi.n	8005c82 <_realloc_r+0x276>
 8005c6c:	3408      	adds	r4, #8
 8005c6e:	f105 0010 	add.w	r0, r5, #16
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	6003      	str	r3, [r0, #0]
 8005c76:	6863      	ldr	r3, [r4, #4]
 8005c78:	6043      	str	r3, [r0, #4]
 8005c7a:	68a3      	ldr	r3, [r4, #8]
 8005c7c:	6083      	str	r3, [r0, #8]
 8005c7e:	465f      	mov	r7, fp
 8005c80:	e7c8      	b.n	8005c14 <_realloc_r+0x208>
 8005c82:	68a3      	ldr	r3, [r4, #8]
 8005c84:	2a24      	cmp	r2, #36	; 0x24
 8005c86:	612b      	str	r3, [r5, #16]
 8005c88:	68e3      	ldr	r3, [r4, #12]
 8005c8a:	bf18      	it	ne
 8005c8c:	f105 0018 	addne.w	r0, r5, #24
 8005c90:	616b      	str	r3, [r5, #20]
 8005c92:	bf09      	itett	eq
 8005c94:	6923      	ldreq	r3, [r4, #16]
 8005c96:	3410      	addne	r4, #16
 8005c98:	61ab      	streq	r3, [r5, #24]
 8005c9a:	6963      	ldreq	r3, [r4, #20]
 8005c9c:	bf02      	ittt	eq
 8005c9e:	f105 0020 	addeq.w	r0, r5, #32
 8005ca2:	61eb      	streq	r3, [r5, #28]
 8005ca4:	3418      	addeq	r4, #24
 8005ca6:	e7e4      	b.n	8005c72 <_realloc_r+0x266>
 8005ca8:	4621      	mov	r1, r4
 8005caa:	f7ff fe96 	bl	80059da <memmove>
 8005cae:	e7e6      	b.n	8005c7e <_realloc_r+0x272>
 8005cb0:	4611      	mov	r1, r2
 8005cb2:	4650      	mov	r0, sl
 8005cb4:	f7ff f812 	bl	8004cdc <_malloc_r>
 8005cb8:	4683      	mov	fp, r0
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	f43f af6c 	beq.w	8005b98 <_realloc_r+0x18c>
 8005cc0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005cc4:	f1a0 0208 	sub.w	r2, r0, #8
 8005cc8:	f023 0301 	bic.w	r3, r3, #1
 8005ccc:	444b      	add	r3, r9
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d105      	bne.n	8005cde <_realloc_r+0x2d2>
 8005cd2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8005cd6:	f027 0703 	bic.w	r7, r7, #3
 8005cda:	4437      	add	r7, r6
 8005cdc:	e6f8      	b.n	8005ad0 <_realloc_r+0xc4>
 8005cde:	1f32      	subs	r2, r6, #4
 8005ce0:	2a24      	cmp	r2, #36	; 0x24
 8005ce2:	d831      	bhi.n	8005d48 <_realloc_r+0x33c>
 8005ce4:	2a13      	cmp	r2, #19
 8005ce6:	d92c      	bls.n	8005d42 <_realloc_r+0x336>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	2a1b      	cmp	r2, #27
 8005cec:	6003      	str	r3, [r0, #0]
 8005cee:	6863      	ldr	r3, [r4, #4]
 8005cf0:	6043      	str	r3, [r0, #4]
 8005cf2:	d811      	bhi.n	8005d18 <_realloc_r+0x30c>
 8005cf4:	f104 0208 	add.w	r2, r4, #8
 8005cf8:	f100 0308 	add.w	r3, r0, #8
 8005cfc:	6811      	ldr	r1, [r2, #0]
 8005cfe:	6019      	str	r1, [r3, #0]
 8005d00:	6851      	ldr	r1, [r2, #4]
 8005d02:	6059      	str	r1, [r3, #4]
 8005d04:	6892      	ldr	r2, [r2, #8]
 8005d06:	609a      	str	r2, [r3, #8]
 8005d08:	4621      	mov	r1, r4
 8005d0a:	4650      	mov	r0, sl
 8005d0c:	f7fe ff1a 	bl	8004b44 <_free_r>
 8005d10:	e742      	b.n	8005b98 <_realloc_r+0x18c>
 8005d12:	bf00      	nop
 8005d14:	20000444 	.word	0x20000444
 8005d18:	68a3      	ldr	r3, [r4, #8]
 8005d1a:	2a24      	cmp	r2, #36	; 0x24
 8005d1c:	6083      	str	r3, [r0, #8]
 8005d1e:	68e3      	ldr	r3, [r4, #12]
 8005d20:	bf18      	it	ne
 8005d22:	f104 0210 	addne.w	r2, r4, #16
 8005d26:	60c3      	str	r3, [r0, #12]
 8005d28:	bf09      	itett	eq
 8005d2a:	6923      	ldreq	r3, [r4, #16]
 8005d2c:	f100 0310 	addne.w	r3, r0, #16
 8005d30:	6103      	streq	r3, [r0, #16]
 8005d32:	6961      	ldreq	r1, [r4, #20]
 8005d34:	bf02      	ittt	eq
 8005d36:	f104 0218 	addeq.w	r2, r4, #24
 8005d3a:	f100 0318 	addeq.w	r3, r0, #24
 8005d3e:	6141      	streq	r1, [r0, #20]
 8005d40:	e7dc      	b.n	8005cfc <_realloc_r+0x2f0>
 8005d42:	4603      	mov	r3, r0
 8005d44:	4622      	mov	r2, r4
 8005d46:	e7d9      	b.n	8005cfc <_realloc_r+0x2f0>
 8005d48:	4621      	mov	r1, r4
 8005d4a:	f7ff fe46 	bl	80059da <memmove>
 8005d4e:	e7db      	b.n	8005d08 <_realloc_r+0x2fc>
 8005d50:	4637      	mov	r7, r6
 8005d52:	e6bd      	b.n	8005ad0 <_realloc_r+0xc4>
 8005d54:	4317      	orrs	r7, r2
 8005d56:	f8c9 7004 	str.w	r7, [r9, #4]
 8005d5a:	685a      	ldr	r2, [r3, #4]
 8005d5c:	f042 0201 	orr.w	r2, r2, #1
 8005d60:	605a      	str	r2, [r3, #4]
 8005d62:	e6d1      	b.n	8005b08 <_realloc_r+0xfc>

08005d64 <__ascii_wctomb>:
 8005d64:	b149      	cbz	r1, 8005d7a <__ascii_wctomb+0x16>
 8005d66:	2aff      	cmp	r2, #255	; 0xff
 8005d68:	bf8b      	itete	hi
 8005d6a:	238a      	movhi	r3, #138	; 0x8a
 8005d6c:	700a      	strbls	r2, [r1, #0]
 8005d6e:	6003      	strhi	r3, [r0, #0]
 8005d70:	2001      	movls	r0, #1
 8005d72:	bf88      	it	hi
 8005d74:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005d78:	4770      	bx	lr
 8005d7a:	4608      	mov	r0, r1
 8005d7c:	4770      	bx	lr
	...

08005d80 <_init>:
 8005d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d82:	bf00      	nop
 8005d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d86:	bc08      	pop	{r3}
 8005d88:	469e      	mov	lr, r3
 8005d8a:	4770      	bx	lr

08005d8c <_fini>:
 8005d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d8e:	bf00      	nop
 8005d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d92:	bc08      	pop	{r3}
 8005d94:	469e      	mov	lr, r3
 8005d96:	4770      	bx	lr
