

================================================================
== Vivado HLS Report for 'accel_in_circle'
================================================================
* Date:           Thu Jun 11 17:41:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fidelta_apint
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mainloop  |       33|       33|        20|          1|          1|    15|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      269|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        8|    146|    10104|    10558|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      152|    -|
|Register             |        0|      -|     2910|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        8|    146|    13014|    11075|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      6|        1|        2|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                      Instance                      |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |accel_in_circle_control_s_axi_U                     |accel_in_circle_control_s_axi                   |        0|      0|  176|  296|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U13  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U14  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U15  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U19  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U20  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U21  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U27  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U28  |accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fcmp_32ns_32ns_1_1_1_U59            |accel_in_circle_fcmp_32ns_32ns_1_1_1            |        0|      0|    0|   46|    0|
    |accel_in_circle_fcmp_32ns_32ns_1_1_1_U60            |accel_in_circle_fcmp_32ns_32ns_1_1_1            |        0|      0|    0|   46|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U29   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U30   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U31   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U32   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U33   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U34   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U35   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U36   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U37   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U38   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U39   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U40   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U41   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U42   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U43   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U44   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U45   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U46   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U47   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U48   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U49   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U50   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U51   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U52   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U53   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U54   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U55   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U56   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U57   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U58   |accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|   77|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U1   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U2   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U3   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U4   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U5   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U6   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U7   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U8   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U9   |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U10  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U11  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U12  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U16  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U17  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U18  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U22  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U23  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U24  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U25  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U26  |accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1  |        0|      2|  177|  226|    0|
    |accel_in_circle_gmem0_m_axi_U                       |accel_in_circle_gmem0_m_axi                     |        4|      0|  566|  766|    0|
    |accel_in_circle_gmem1_m_axi_U                       |accel_in_circle_gmem1_m_axi                     |        4|      0|  566|  766|    0|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                               |                                                |        8|    146|10104|10558|    0|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_507_p2                         |     +    |      0|  0|   6|           4|           1|
    |and_ln30_1_fu_854_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_793_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage0_iter17  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln30_1_fu_781_p2               |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln30_2_fu_836_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln30_3_fu_842_p2               |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln30_fu_775_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln53_fu_501_p2                 |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln883_1_fu_814_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln883_fu_753_p2                |   icmp   |      0|  0|  20|          32|           2|
    |ap_block_pp0_stage0_00001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                  |    or    |      0|  0|   2|           1|           1|
    |or_ln30_1_fu_848_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_787_p2                   |    or    |      0|  0|   2|           1|           1|
    |select_ln82_1_fu_860_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln82_fu_799_p3               |  select  |      0|  0|  32|           1|          32|
    |v1_V_fu_867_p3                      |  select  |      0|  0|  32|           1|           2|
    |v2_V_fu_806_p3                      |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 269|         151|          94|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19  |   9|          2|    1|          2|
    |gmem0_blk_n_AR            |   9|          2|    1|          2|
    |gmem0_blk_n_AW            |   9|          2|    1|          2|
    |gmem0_blk_n_B             |   9|          2|    1|          2|
    |gmem0_blk_n_R             |   9|          2|    1|          2|
    |gmem0_blk_n_W             |   9|          2|    1|          2|
    |gmem1_blk_n_AR            |   9|          2|    1|          2|
    |gmem1_blk_n_R             |   9|          2|    1|          2|
    |i_0_reg_208               |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 152|         35|   14|         41|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |ap_rst_n_inv              |   1|   0|    1|          0|
    |ap_rst_reg_1              |   1|   0|    1|          0|
    |ap_rst_reg_2              |   1|   0|    1|          0|
    |da2da2_1_reg_1328         |  32|   0|   32|          0|
    |da2da2_reg_1298           |  32|   0|   32|          0|
    |db2db2_1_reg_1333         |  32|   0|   32|          0|
    |db2db2_reg_1303           |  32|   0|   32|          0|
    |dc2dc2_1_reg_1338         |  32|   0|   32|          0|
    |dc2dc2_reg_1308           |  32|   0|   32|          0|
    |det_1_reg_1416            |  32|   0|   32|          0|
    |det_reg_1410              |  32|   0|   32|          0|
    |gmem0_addr_reg_898        |  61|   0|   64|          3|
    |i_0_reg_208               |   4|   0|    4|          0|
    |icmp_ln53_reg_905         |   1|   0|    1|          0|
    |indata_V1_reg_887         |  58|   0|   58|          0|
    |min1_1_reg_1343           |  32|   0|   32|          0|
    |min1_reg_1313             |  32|   0|   32|          0|
    |min2_1_reg_1348           |  32|   0|   32|          0|
    |min2_reg_1318             |  32|   0|   32|          0|
    |min3_1_reg_1353           |  32|   0|   32|          0|
    |min3_reg_1323             |  32|   0|   32|          0|
    |p_Result_0_1_reg_919      |  32|   0|   32|          0|
    |p_Result_0_2_reg_924      |  32|   0|   32|          0|
    |p_Result_0_3_reg_929      |  32|   0|   32|          0|
    |p_Result_0_4_reg_934      |  32|   0|   32|          0|
    |p_Result_0_5_reg_939      |  32|   0|   32|          0|
    |p_Result_0_6_reg_944      |  32|   0|   32|          0|
    |p_Result_0_7_reg_949      |  32|   0|   32|          0|
    |p_Result_1_1_reg_959      |  32|   0|   32|          0|
    |p_Result_1_2_reg_964      |  32|   0|   32|          0|
    |p_Result_1_3_reg_969      |  32|   0|   32|          0|
    |p_Result_1_4_reg_974      |  32|   0|   32|          0|
    |p_Result_1_5_reg_979      |  32|   0|   32|          0|
    |p_Result_1_6_reg_984      |  32|   0|   32|          0|
    |p_Result_1_7_reg_989      |  32|   0|   32|          0|
    |p_Result_1_reg_954        |  32|   0|   32|          0|
    |state_0_V_reg_1398        |  32|   0|   32|          0|
    |state_1_V_reg_1404        |  32|   0|   32|          0|
    |tmp_10_i1_reg_1293        |  32|   0|   32|          0|
    |tmp_10_i_reg_1233         |  32|   0|   32|          0|
    |tmp_11_i1_reg_1373        |  32|   0|   32|          0|
    |tmp_11_i_reg_1358         |  32|   0|   32|          0|
    |tmp_12_i1_reg_1378        |  32|   0|   32|          0|
    |tmp_12_i_reg_1363         |  32|   0|   32|          0|
    |tmp_13_i1_reg_1393        |  32|   0|   32|          0|
    |tmp_13_i_reg_1388         |  32|   0|   32|          0|
    |tmp_14_i1_reg_1383        |  32|   0|   32|          0|
    |tmp_14_i_reg_1368         |  32|   0|   32|          0|
    |tmp_1_i1_reg_1243         |  32|   0|   32|          0|
    |tmp_1_i_reg_1183          |  32|   0|   32|          0|
    |tmp_2_i1_reg_1248         |  32|   0|   32|          0|
    |tmp_2_i_reg_1188          |  32|   0|   32|          0|
    |tmp_3_i1_reg_1253         |  32|   0|   32|          0|
    |tmp_3_i_reg_1193          |  32|   0|   32|          0|
    |tmp_4_i1_reg_1258         |  32|   0|   32|          0|
    |tmp_4_i_reg_1198          |  32|   0|   32|          0|
    |tmp_5_i1_reg_1263         |  32|   0|   32|          0|
    |tmp_5_i_reg_1203          |  32|   0|   32|          0|
    |tmp_5_reg_882             |  61|   0|   61|          0|
    |tmp_6_i1_reg_1268         |  32|   0|   32|          0|
    |tmp_6_i_reg_1208          |  32|   0|   32|          0|
    |tmp_7_i1_reg_1273         |  32|   0|   32|          0|
    |tmp_7_i_reg_1213          |  32|   0|   32|          0|
    |tmp_8_i1_reg_1278         |  32|   0|   32|          0|
    |tmp_8_i_reg_1218          |  32|   0|   32|          0|
    |tmp_9_i1_reg_1283         |  32|   0|   32|          0|
    |tmp_9_i_reg_1223          |  32|   0|   32|          0|
    |tmp_i1_10_reg_1288        |  32|   0|   32|          0|
    |tmp_i1_reg_1238           |  32|   0|   32|          0|
    |tmp_i_9_reg_1228          |  32|   0|   32|          0|
    |tmp_i_reg_1178            |  32|   0|   32|          0|
    |trunc_ln647_reg_914       |  32|   0|   32|          0|
    |v1_V_reg_1427             |  32|   0|   32|          0|
    |v2_V_reg_1422             |  32|   0|   32|          0|
    |xda_1_reg_1130            |  32|   0|   32|          0|
    |xda_reg_1082              |  32|   0|   32|          0|
    |xdb_1_reg_1138            |  32|   0|   32|          0|
    |xdb_reg_1090              |  32|   0|   32|          0|
    |xdc_1_reg_1146            |  32|   0|   32|          0|
    |xdc_reg_1098              |  32|   0|   32|          0|
    |yda_1_reg_1154            |  32|   0|   32|          0|
    |yda_reg_1106              |  32|   0|   32|          0|
    |ydb_1_reg_1162            |  32|   0|   32|          0|
    |ydb_reg_1114              |  32|   0|   32|          0|
    |ydc_1_reg_1170            |  32|   0|   32|          0|
    |ydc_reg_1122              |  32|   0|   32|          0|
    |icmp_ln53_reg_905         |  64|  32|    1|          0|
    |tmp_14_i1_reg_1383        |  64|  32|   32|          0|
    |tmp_14_i_reg_1368         |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |2910|  96| 2786|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | accel_in_circle | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | accel_in_circle | return value |
|interrupt              | out |    1| ap_ctrl_hs | accel_in_circle | return value |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WDATA      | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WSTRB      | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RDATA      |  in |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |      gmem0      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

