Analysis & Synthesis Status : Successful - Fri Jan 05 23:43:05 2018
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : CPU_REGISTER_GROUP
Top-level Entity Name : CPU_REGISTER_GROUP
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 23
    Dedicated logic registers : 24
Total registers : 24
Total pins : 30
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
