#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 17 11:44:06 2024
# Process ID: 14568
# Current directory: D:/work_FPGA/20240516_UART_2/20240516_UART_2.runs/synth_1
# Command line: vivado.exe -log uart_TEST.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_TEST.tcl
# Log file: D:/work_FPGA/20240516_UART_2/20240516_UART_2.runs/synth_1/uart_TEST.vds
# Journal file: D:/work_FPGA/20240516_UART_2/20240516_UART_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_TEST.tcl -notrace
