<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='des.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: des
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Crypto core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Simple DES/Triple-DES core.
    </p>
   </div>
   <div id="d_Motivation">
    <h2>
     
     
     Motivation
    </h2>
    <p id="p_Motivation">
     - A simple DES core
     <br/>
     - Fast and Small Version
     <br/>
     - Open Source
    </p>
   </div>
   <div id="d_Compatibility">
    <h2>
     
     
     Compatibility
    </h2>
    <p id="p_Compatibility">
     I believe that the core complies to NIST-800-17. However, there has been no formal third party verification. 

The official NIST specification can be downloaded here:
     
      800-17.pdf
     
     .

For the Triple DES, the NIST reference is located here:
     
      FIP46-3
     
     .
    </p>
   </div>
   <div id="d_Performance">
    <h2>
     
     
     Performance
    </h2>
    <p id="p_Performance">
     Triple DES IP Core
==============
     <b>
      1) Area Optimized (CBC Mode)
     </b>
     This is a sequential implementation and needs 48 cycles to complete  a full encryption/decryption cycle. 
- 0.18u UMC ASIC process: 5.5K gates, &gt; 160 Mhz
- Spartan IIe 100-6 : 1450 LUTs (about 60%), 88MHz
     <b>
      2) Performance Optimized (EBC Mode)
     </b>
     This is a pipelined implementation that has a 48 cycle pipeline (plus 1 input and 1 output register). It can perform a complete  encryption/decryption every cycle. 
- 0.18u UMC ASIC process: 55K Gates, 300MHz (19.2 Gbits/sec)
- Virtex-II-1500-6: 79% utilization, 166Mhz (10.6 Gbits/sec)


(Single) DES IP Core
==================
     <b>
      1) Area Optimized (CBC Mode)
     </b>
     This is a sequential implementation and needs 16 cycles to complete  a full encryption/decryption cycle. 
- 0.18u UMC ASIC process: &gt;155Mhz 3K Gates 
- Xilinx Spartan IIe-50:  &gt;100 MHz 1339 LUTs (87% device utilization)
- Altera APEX 20KE-1: 1106 lcells &gt;27MHz 
- Altera FLEX 10K50E-1: 1283 lcells &gt;43MHz
     <b>
      2) Performance Optimized (EBC Mode)
     </b>
     This is a pipelined implementation that has a 16 cycle pipeline (plus 1 input and 1 output register). It can perform a complete  encryption/decryption every cycle. 
- 0.18u UMC ASIC process: &gt;290Mhz 28K Gates 
- Xilinx Spartan IIe-200: 140 MHz 4448 LUTs (94% device utilization)
- Altera APEX 20KE-1: 6688 lcells &gt;53MHz 
- Altera FLEX 10K130E-1: 6485 lcells &gt;76 Mhz
    </p>
   </div>
   <div id="d_Implementing the core">
    <h2>
     
     
     Implementing the core
    </h2>
    <p id="p_Implementing the core">
     Nothing special about implementing the core.
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Thanks to Sakamoto Yasuhiro for providing a key select unit that is 50% smaller than the original ! It has been updated in the area optimized version, but might also be applicable for other versions.
     <br/>
     - Added a triple DES version
     <br/>
     - Added many more test vectors to the single DES version
     <br/>
     - Added Encrypt/Decrypt input (Thanks to Mark Cynar for providing the code)
     <br/>
     - Changed Directory Structure
     <br/>
     - Improved test benches
    </p>
   </div>
   <div id="d_Change log">
    <h2>
     
     
     Change log
    </h2>
    <p id="p_Change log">
     - 10/7/2004  RU - Updated key select unit in the are optimized version
     <br/>
     - 31/10/2002 RU - Added Triple DES versions
     <br/>
     - 28/9/2002 RU - Added Xilinx Spartan 2e synthesis results
     <br/>
     - 10/6/2001 RU - Updated Directory Structure, added encrypt/decrypt, improved test bench
     <br/>
     - 9/14/2000 RU - Initial release
     <br/>
    </p>
   </div>
   <div id="d_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    <h2>
     
      <br/>
      <font_size>
       this_ip_core_is_provided_by:
       "&gt;
      </font_size>
     
     <br/>
     <font size="-1">
      This IP Core is provided by:
     </font>
    </h2>
    <p id="p_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    </p>
    <p>
     <b>
      www.ASICS.ws - Solutions for your ASIC/FPGA needs -
     </b>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
