

================================================================
== Vitis HLS Report for 'au_merge'
================================================================
* Date:           Wed Sep  3 20:05:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073741841|  4.000 ns|  4.295 sec|    1|  1073741841|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 3 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 4 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read59 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 5 'read' 'p_read59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rowB_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowB"   --->   Operation 6 'read' 'rowB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rowA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowA"   --->   Operation 7 'read' 'rowA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln193 = icmp_eq  i32 %p_read_9, i32 4294967295" [src/spmm_device_fpga.cpp:193]   --->   Operation 10 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln193_1)   --->   "%and_ln193 = and i32 %p_read_9, i32 %p_read59" [src/spmm_device_fpga.cpp:193]   --->   Operation 11 'and' 'and_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln193_1 = icmp_eq  i32 %and_ln193, i32 4294967295" [src/spmm_device_fpga.cpp:193]   --->   Operation 12 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193_1, void %if.else4, void %if.then" [src/spmm_device_fpga.cpp:193]   --->   Operation 13 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln196 = icmp_ne  i32 %p_read59, i32 4294967295" [src/spmm_device_fpga.cpp:196]   --->   Operation 14 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln193_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.12ns)   --->   "%and_ln196 = and i1 %icmp_ln196, i1 %icmp_ln193" [src/spmm_device_fpga.cpp:196]   --->   Operation 15 'and' 'and_ln196' <Predicate = (!icmp_ln193_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%br_ln196 = br i1 %and_ln196, void %if.end19, void %if.then8" [src/spmm_device_fpga.cpp:196]   --->   Operation 16 'br' 'br_ln196' <Predicate = (!icmp_ln193_1)> <Delay = 0.41>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp_eq  i32 %p_read59, i32 %rowA_read" [src/spmm_device_fpga.cpp:197]   --->   Operation 17 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln193_1 & and_ln196)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %if.else11, void %if.then10" [src/spmm_device_fpga.cpp:197]   --->   Operation 18 'br' 'br_ln197' <Predicate = (!icmp_ln193_1 & and_ln196)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln199 = icmp_eq  i32 %rowA_read, i32 %rowB_read" [src/spmm_device_fpga.cpp:199]   --->   Operation 19 'icmp' 'icmp_ln199' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_58 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_58' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.inc.i55.preheader, void %for.inc.i40.preheader" [src/spmm_device_fpga.cpp:199]   --->   Operation 21 'br' 'br_ln199' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_13, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & !icmp_ln199)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_12, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU1"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & icmp_ln199)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_57' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_11, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 25 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln194 = icmp_eq  i32 %rowA_read, i32 %rowB_read" [src/spmm_device_fpga.cpp:194]   --->   Operation 26 'icmp' 'icmp_ln194' <Predicate = (icmp_ln193_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc.i12.preheader, void %for.inc.i.preheader" [src/spmm_device_fpga.cpp:194]   --->   Operation 28 'br' 'br_ln194' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_1, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 29 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & !icmp_ln194)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [2/2] (1.22ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_1, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU0"   --->   Operation 30 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & icmp_ln194)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.41>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_13, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 31 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & !icmp_ln199)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & !icmp_ln199)> <Delay = 0.41>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_12, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU1"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & icmp_ln199)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & !icmp_ln197 & icmp_ln199)> <Delay = 0.41>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_11, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 35 'call' 'call_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln193_1 & and_ln196 & icmp_ln197)> <Delay = 0.41>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_1, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & !icmp_ln194)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln193_1 & !icmp_ln194)> <Delay = 0.41>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_1, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU0"   --->   Operation 39 'call' 'call_ln0' <Predicate = (icmp_ln193_1 & icmp_ln194)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.41ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln193_1 & icmp_ln194)> <Delay = 0.41>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_ln208 = phi i32 %rowB_read, void %for.inc.i55.preheader, i32 %rowB_read, void %for.inc.i40.preheader, i32 %rowB_read, void %if.then10, i32 %rowB_read, void %for.inc.i12.preheader, i32 %p_read_9, void %for.inc.i.preheader, i32 %p_read_9, void %if.else4" [src/spmm_device_fpga.cpp:208]   --->   Operation 41 'phi' 'phi_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%phi_ln208_1 = phi i32 %rowA_read, void %for.inc.i55.preheader, i32 %p_read59, void %for.inc.i40.preheader, i32 %p_read59, void %if.then10, i32 %rowA_read, void %for.inc.i12.preheader, i32 %rowB_read, void %for.inc.i.preheader, i32 %p_read59, void %if.else4" [src/spmm_device_fpga.cpp:208]   --->   Operation 42 'phi' 'phi_ln208_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %phi_ln208_1" [src/spmm_device_fpga.cpp:208]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %phi_ln208" [src/spmm_device_fpga.cpp:208]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln208 = ret i64 %mrv_1" [src/spmm_device_fpga.cpp:208]   --->   Operation 45 'ret' 'ret_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.2ns
The critical path consists of the following:
	wire read operation ('p_read_9') on port 'p_read1' [11]  (0 ns)
	'icmp' operation ('icmp_ln193', src/spmm_device_fpga.cpp:193) [17]  (0.859 ns)
	'and' operation ('and_ln196', src/spmm_device_fpga.cpp:196) [23]  (0.122 ns)
	multiplexor before 'phi' operation ('phi_ln208', src/spmm_device_fpga.cpp:208) with incoming values : ('p_read_9') ('rowB_read') [53]  (0.42 ns)
	blocking operation 0.803 ns on control path)

 <State 2>: 0.42ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln208', src/spmm_device_fpga.cpp:208) with incoming values : ('p_read_9') ('rowB_read') [53]  (0.42 ns)
	'phi' operation ('phi_ln208', src/spmm_device_fpga.cpp:208) with incoming values : ('p_read_9') ('rowB_read') [53]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
