
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v2
solution options defaults
solution options set Output/OutputVerilog true
true
solution options set Output/OutputVHDL true
true
solution options set /Input/SearchPath $WORKING_DIR
/home/dr655/Catapult_Bitnet/tmp_ecelinux
solution file add $WORKING_DIR/attention.cpp -type C++
/INPUTFILES/1
solution file add $WORKING_DIR/attention_test.cpp -type C++ -exclude true
/INPUTFILES/2
solution design set dut -top
solution design set dut -top (HC-8)
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Front End called with arguments: -I/home/dr655/Catapult_Bitnet/tmp_ecelinux -- /home/dr655/Catapult_Bitnet/tmp_ecelinux/attention.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.90 seconds, memory usage 2034384kB, peak memory usage 2034384kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'dut.v2' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found design routine 'ac::fx_div<8>' specified by directive (CIN-52)
Found top design routine 'dut' specified by directive (CIN-52)
Synthesizing routine 'dut' (CIN-13)
# Warning: Instantiating global variable 'q_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'q_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight_in' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'NORM_EPSILON' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'HEAD_DIM_BASIC_SQRT' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'sin_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'cos_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'FIXED32_MIN' which may be accessed outside this scope (CIN-18)
Inlining routine 'dut' (CIN-14)
Inlining routine 'attention<2, 1, 16, 16, 4, 4>' (CIN-14)
Inlining routine 'rms_norm<16>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, sbit8_t>' (CIN-14)
Inlining routine 'init_1d_mem<1, attn_fixed_t>' (CIN-14)
Inlining routine 'quantize_activation<1, 16>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 4, 4>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 4, 4>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 4, 4>' (CIN-14)
Inlining routine 'apply_rotary_pos_emb<1, 4, 4>' (CIN-14)
Inlining routine 'cache_update<4, 2, 4>' (CIN-14)
Inlining routine 'cache_update<4, 2, 4>' (CIN-14)
Inlining routine 'transpose_last_two_dims<3, 4, 4>' (CIN-14)
Inlining routine 'GEMM_3D_float<4, 1, 4, 4, 4, 3>' (CIN-14)
Inlining routine 'create_causal_mask<1>' (CIN-14)
Inlining routine 'softmax<1, 4, 3>' (CIN-14)
Inlining routine 'operator+<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><80, 48, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'GEMM_3D_float<4, 1, 3, 4, 3, 4>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'rms_norm<16>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, sbit8_t>' (CIN-14)
Inlining routine 'init_1d_mem<1, attn_fixed_t>' (CIN-14)
Inlining routine 'quantize_activation<1, 16>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Optimizing block '/dut' ... (CIN-4)
INOUT port 'strm_in' is only used as an input. (OPT-10)
INOUT port 'strm_out' is only used as an output. (OPT-11)
Loop '/dut/core/for:for' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/for' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/compute_sqrt:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_1D_MEM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' iterated at most 15 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' iterated at most 2 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_5' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_3' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_3' iterated at most 2 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_4' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_5' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#4' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#4' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/compute_sqrt#1:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#5' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#5' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_1D_MEM_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' iterated at most 15 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#6' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#6' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/for#1:for' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/for#1' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:quantized_hidden_states', optimizing loop 'INIT_2D_MEM_LOOP_2' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:q_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#1' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:k_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#2' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:v_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#3' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:attn_output_2D', optimizing loop 'INIT_2D_MEM_LOOP_2#4' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:quantized_final_output', optimizing loop 'INIT_2D_MEM_LOOP_2#5' (LOOP-12)
Detected constant initialization of array 'output', optimizing loop 'INIT_2D_MEM_LOOP_2#6' (LOOP-12)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' iterated at most 4 times. (LOOP-2)
# Warning: Reducing the number of bits used to represent array elements of 'k_cache.rom', from '40' bits to '19' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'v_cache.rom', from '40' bits to '20' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight_in.rom', from '40' bits to '12' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight.rom', from '40' bits to '10' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'sin_tab.rom', from '40' bits to '13' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'cos_tab.rom', from '40' bits to '15' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
Design 'dut' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Bitnet_v2/dut.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'dut.v2': elapsed time 7.49 seconds, memory usage 2034384kB, peak memory usage 2165464kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 832, Real ops = 184, Vars = 140 (SOL-21)

# Messages from "go libraries"

solution library add mgc_Xilinx-ZYNQ-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ZYNQ -speed -1 -part xc7z014sclg484-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add ML_amba
solution library add Xilinx_FIFO
directive set SCHED_USE_MULTICYCLE true
/SCHED_USE_MULTICYCLE true
directive set -CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
/CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
go assembly
# Info: Starting transformation 'libraries' on solution 'dut.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-ZYNQ-1_beh.lib' [mgc_Xilinx-ZYNQ-1_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-ZYNQ-1_beh' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-ZYNQ-1_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.1_2/1117371 or later) and saving the library into the target file. (LIB-82)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/ML_amba.lib' [ML_amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'dut.v2': elapsed time 0.50 seconds, memory usage 2034384kB, peak memory usage 2165464kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 832, Real ops = 184, Vars = 140 (SOL-21)

# Messages from "go assembly"

# Info: Starting transformation 'assembly' on solution 'dut.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'dut.v2': elapsed time 0.60 seconds, memory usage 2018000kB, peak memory usage 2165464kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 833, Real ops = 185, Vars = 143 (SOL-21)

# Messages from "go architect"

go architect
# Info: Starting transformation 'loops' on solution 'dut.v2' (SOL-8)
Loop '/dut/core/for:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/compute_sqrt:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/SF_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/SF_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/CM_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_5' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/ATTN_2D_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/ATTN_2D_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#2' is left rolled. (LOOP-4)
Loop '/dut/core/compute_sqrt#1:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' is left rolled. (LOOP-4)
Loop '/dut/core/for#1:for' is left rolled. (LOOP-4)
Loop '/dut/core/main' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#1' is merged and folded into Loop 'for:for' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_2' (LOOP-9)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_2' (LOOP-9)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_2#2' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_1' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_2' (LOOP-9)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_3' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_2' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_3' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (LOOP-9)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' is merged and folded into Loop 'RMS_NORM_LOOP_2' (LOOP-9)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_3#2' (LOOP-9)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' is merged and folded into Loop 'RMS_NORM_LOOP_2#2' (LOOP-9)
# Info: Merged 'RMS_NORM_LOOP_2:select#3' at $PROJECT_HOME/layer.h(141) to 'RMS_NORM_LOOP_2:select#1' at $PROJECT_HOME/layer.h(141). (OPT-16)
# Info: Merged 'RMS_NORM_LOOP_2#2:select#3' at $PROJECT_HOME/layer.h(141) to 'RMS_NORM_LOOP_2#2:select#1' at $PROJECT_HOME/layer.h(141). (OPT-16)
# Info: Completed transformation 'loops' on solution 'dut.v2': elapsed time 5.41 seconds, memory usage 2018000kB, peak memory usage 2165464kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 852, Real ops = 198, Vars = 147 (SOL-21)
# Info: Starting transformation 'memories' on solution 'dut.v2' (SOL-8)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ccs_axi4_lite_slave_indirect(0,1,32,32,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ccs_axi4_lite_slave_indirect(0,1,32,32,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,32,32,0,0,32,32,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,32,32,0,0,32,32,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ccs_axi4_lite_slave_indirect(0,1,32,32,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ccs_axi4_lite_slave_indirect(0,1,32,32,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,32,32,0,0,32,32,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,32,32,0,0,32,32,1,1,1,0,0,0). (LIB-219)
Memory Resource '/dut/core/attention<2,1,16,16,4,4>:k_cache_upd:rsc' (from var: attention<2,1,16,16,4,4>:k_cache_upd) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
Memory Resource '/dut/core/attention<2,1,16,16,4,4>:v_cache_upd:rsc' (from var: attention<2,1,16,16,4,4>:v_cache_upd) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
Memory Resource '/dut/core/attention<2,1,16,16,4,4>:k_proj_transposed:rsc' (from var: attention<2,1,16,16,4,4>:k_proj_transposed) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
ROM Resource '/dut/q_weights.rom:rsc' (from var: q_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/k_weights.rom:rsc' (from var: k_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/v_weights.rom:rsc' (from var: v_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/o_weights.rom:rsc' (from var: o_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/k_cache.rom:rsc' (from var: k_cache.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 32 x 19). (MEM-10)
ROM Resource '/dut/v_cache.rom:rsc' (from var: v_cache.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 32 x 20). (MEM-10)
ROM Resource '/dut/sin_tab.rom:rsc' (from var: sin_tab.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 960 x 13). (MEM-10)
ROM Resource '/dut/cos_tab.rom:rsc' (from var: cos_tab.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 960 x 15). (MEM-10)
