
Power Net Detected:
        Voltage	    Name
             0V	    VSS
          1.62V	    VDD
Using Power View: wc.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: up_down_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'up_down_top' of instances=23 and nets=32 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design up_down_top.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_worst
 Corner: rc_best
extractDetailRC Option : -outfile /tmp/innovus_temp_30860_cadencesystem24.cbit.ac.in_student_8uTcJ7/up_down_top_30860_NrYSL0.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1609.2M)
Extracted 10.7143% (CPU Time= 0:00:00.0  MEM= 1646.2M)
Extracted 20.9184% (CPU Time= 0:00:00.0  MEM= 1646.2M)
Extracted 30.6122% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 40.8163% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 51.0204% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 60.7143% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 70.9184% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 80.6122% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 90.8163% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1670.2M)
Number of Extracted Resistors     : 367
Number of Extracted Ground Cap.   : 384
Number of Extracted Coupling Cap. : 592
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_worst
 Corner: rc_best
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1654.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1662.234M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1662.23)
*** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 30
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 32,  87.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1697.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1670.45 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1670.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1670.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1605.56)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 30. 
Total number of fetched objects 30
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 32,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1652.26 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1652.26 CPU=0:00:00.0 REAL=0:00:00.0)
Load RC corner of view wc

Begin Power Analysis

             0V	    VSS
          1.62V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1202.20MB/2782.04MB/1202.23MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1202.38MB/2782.04MB/1202.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1202.44MB/2782.04MB/1202.44MB)

Begin Processing Signal Activity


Starting Levelizing
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 10%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 20%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 30%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 40%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 50%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 60%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 70%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 80%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 90%

Finished Levelizing
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)

Starting Activity Propagation
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 10%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 20%

Finished Activity Propagation
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1202.71MB/2782.04MB/1202.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)
 ... Calculating switching power
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 10%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 20%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 30%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 40%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 50%
 ... Calculating internal and leakage power
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 60%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 70%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 80%
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT): 90%

Finished Calculating power
2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1203.16MB/2782.04MB/1203.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1203.16MB/2782.04MB/1203.24MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1203.24MB/2782.04MB/1203.24MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1203.24MB/2782.04MB/1203.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2026-Feb-09 14:39:45 (2026-Feb-09 09:09:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: up_down_top
*
*	Liberty Libraries used:
*	        wc: /home/student/vivek_internship/task1/PnR/ud_counter_route.enc.dat/libs/lib/typ/tsl18fs120_scl_ss.lib
*
*	Parasitic Files used:
*
*       Power View : wc
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.09977196 	   82.0625%
Total Switching Power:       0.02179269 	   17.9245%
Total Leakage Power:         0.00001577 	    0.0130%
Total Power:                 0.12158041
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06243    0.004429   7.569e-06     0.06687          55
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.00443    0.005564   3.387e-06    0.009997       8.222
Clock (Combinational)            0.03291      0.0118    4.81e-06     0.04471       36.78
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                            0.09977     0.02179   1.577e-05      0.1216         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.62    0.09977     0.02179   1.577e-05      0.1216         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.03291      0.0118    4.81e-06     0.04471       36.78
-----------------------------------------------------------------------------------------
Total                            0.03291      0.0118    4.81e-06     0.04471       36.78
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    u2/CTS_ccl_a_buf_00036 (bufbd7):            0.023
*              Highest Leakage Power:    u1/CTS_ccl_a_buf_00033 (bufbd7):        2.405e-06
*                Total Cap:      4.238e-13 F
*                Total instances in design:    23
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1203.50MB/2782.04MB/1203.59MB)

