Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:41:34 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.394        0.000                      0                 6307        0.030        0.000                      0                 6307        2.927        0.000                       0                  2896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.394        0.000                      0                 6307        0.030        0.000                      0                 6307        2.927        0.000                       0                  2896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.318ns (29.289%)  route 3.182ns (70.711%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.429 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.457    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.603 r  add3/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=2, routed)           0.468     4.071    x10/out[23]
    SLICE_X20Y108        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     4.171 r  x10/mem_reg_0_7_31_31_i_1__0/O
                         net (fo=1, routed)           0.366     4.537    x10/mem_reg_0_7_31_31/D
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_31_31/WCLK
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y108        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.281ns (29.394%)  route 3.077ns (70.606%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.429 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.457    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.602 r  add3/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=2, routed)           0.295     3.897    x10/out[22]
    SLICE_X22Y110        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     3.961 r  x10/mem_reg_0_7_29_29_i_1__0/O
                         net (fo=1, routed)           0.434     4.395    x10/mem_reg_0_7_29_29/D
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_29_29/WCLK
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y108        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.221ns (28.415%)  route 3.076ns (71.585%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.429 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.457    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.566 r  add3/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=2, routed)           0.272     3.838    x10/out[21]
    SLICE_X22Y109        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.878 r  x10/mem_reg_0_7_28_28_i_1__0/O
                         net (fo=1, routed)           0.456     4.334    x10/mem_reg_0_7_28_28/D
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_28_28/WCLK
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y108        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x10/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.318ns (30.917%)  route 2.945ns (69.083%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.429 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.457    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.603 r  add3/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=2, routed)           0.337     3.940    add3/out[31]
    SLICE_X21Y108        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.040 r  add3/mem_reg_0_7_31_31_i_1/O
                         net (fo=1, routed)           0.260     4.300    x20/mem_reg_0_7_31_31/D
    SLICE_X20Y109        RAMS32                                       r  x20/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x20/mem_reg_0_7_31_31/WCLK
    SLICE_X20Y109        RAMS32                                       r  x20/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y109        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x20/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.992ns (22.899%)  route 3.340ns (77.101%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm9/clk
    SLICE_X19Y115        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm9/out_reg[2]/Q
                         net (fo=20, routed)          0.326     0.456    fsm9/Q[2]
    SLICE_X20Y113        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     0.634 f  fsm9/out[0]_i_2__10/O
                         net (fo=8, routed)           0.328     0.962    fsm4/done_reg_4
    SLICE_X24Y113        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     1.077 r  fsm4/out[31]_i_2__0/O
                         net (fo=3, routed)           0.166     1.243    fsm4/out_reg[1]_1
    SLICE_X24Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.379 r  fsm4/out[31]_i_1__9/O
                         net (fo=44, routed)          0.307     1.686    fsm6/A_read0_0_write_en
    SLICE_X22Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.749 r  fsm6/mem[7][5][31]_i_4/O
                         net (fo=144, routed)         0.989     2.738    A0_0/out_reg[0]_i_8_0
    SLICE_X28Y152        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     2.888 r  A0_0/out[31]_i_24/O
                         net (fo=1, routed)           0.018     2.906    A0_0/out[31]_i_24_n_0
    SLICE_X28Y152        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     2.986 r  A0_0/out_reg[31]_i_13/O
                         net (fo=1, routed)           0.000     2.986    A0_0/out_reg[31]_i_13_n_0
    SLICE_X28Y152        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.014 r  A0_0/out_reg[31]_i_5/O
                         net (fo=1, routed)           0.312     3.326    A0_0/out_reg[31]_i_5_n_0
    SLICE_X26Y148        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.475 r  A0_0/out[31]_i_2/O
                         net (fo=2, routed)           0.894     4.369    A_read1_0/A0_0_read_data[31]
    SLICE_X29Y116        FDRE                                         r  A_read1_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X29Y116        FDRE                                         r  A_read1_0/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y116        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.316ns (30.907%)  route 2.942ns (69.093%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.429 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.457    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.586 r  add3/mem_reg_0_7_24_24_i_2/O[6]
                         net (fo=2, routed)           0.355     3.941    fsm/out[7]
    SLICE_X21Y107        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     4.056 r  fsm/mem_reg_0_7_30_30_i_1__0/O
                         net (fo=1, routed)           0.239     4.295    x10/mem_reg_0_7_30_30/D
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_30_30/WCLK
    SLICE_X24Y108        RAMS32                                       r  x10/mem_reg_0_7_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y108        RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.292ns (30.983%)  route 2.878ns (69.017%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.535 r  add3/mem_reg_0_7_16_16_i_2/O[6]
                         net (fo=2, routed)           0.153     3.688    add3/out[22]
    SLICE_X26Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     3.802 r  add3/mem_reg_0_7_22_22_i_1/O
                         net (fo=1, routed)           0.405     4.207    x20/mem_reg_0_7_22_22/D
    SLICE_X24Y109        RAMS32                                       r  x20/mem_reg_0_7_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x20/mem_reg_0_7_22_22/WCLK
    SLICE_X24Y109        RAMS32                                       r  x20/mem_reg_0_7_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y109        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x20/mem_reg_0_7_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.258ns (30.146%)  route 2.915ns (69.854%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.378 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.406    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y110        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.552 r  add3/mem_reg_0_7_16_16_i_2/O[7]
                         net (fo=2, routed)           0.304     3.856    add3/out[23]
    SLICE_X26Y108        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     3.919 r  add3/mem_reg_0_7_23_23_i_1/O
                         net (fo=1, routed)           0.291     4.210    x20/mem_reg_0_7_23_23/D
    SLICE_X24Y109        RAMS32                                       r  x20/mem_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x20/mem_reg_0_7_23_23/WCLK
    SLICE_X24Y109        RAMS32                                       r  x20/mem_reg_0_7_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y109        RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x20/mem_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.255ns (30.125%)  route 2.911ns (69.875%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    par_reset2/clk
    SLICE_X19Y114        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.201     0.333    fsm9/par_reset2_out
    SLICE_X18Y114        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.526 r  fsm9/out[3]_i_3__3/O
                         net (fo=16, routed)          0.166     0.692    fsm0/out_reg[0]_3
    SLICE_X19Y114        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     0.828 f  fsm0/y1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.158     0.986    fsm/out_reg[0]_7
    SLICE_X19Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.027 f  fsm/y1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.197     1.224    fsm/y1_int0_addr0[3]_INST_0_i_1_n_0
    SLICE_X20Y112        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     1.288 f  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=9, routed)           0.182     1.470    fsm/out_reg[0]_1
    SLICE_X20Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.552 f  fsm/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=36, routed)          0.283     1.835    fsm/done_reg_0
    SLICE_X22Y112        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.875 r  fsm/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.487     2.362    x10/mem_reg_0_7_2_2/A0
    SLICE_X24Y108        RAMS32 (Prop_E6LUT_SLICEM_ADR0_O)
                                                      0.177     2.539 r  x10/mem_reg_0_7_2_2/SP/O
                         net (fo=3, routed)           0.340     2.879    fsm6/mem_reg_0_7_24_24_i_2_0[2]
    SLICE_X23Y108        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     2.942 r  fsm6/mem_reg_0_7_0_0_i_16/O
                         net (fo=1, routed)           0.250     3.192    add3/left[2]
    SLICE_X25Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.135     3.327 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.355    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X25Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.484 r  add3/mem_reg_0_7_8_8_i_2/O[6]
                         net (fo=2, routed)           0.357     3.841    x10/out[9]
    SLICE_X19Y107        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.941 r  x10/mem_reg_0_7_14_14_i_1__0/O
                         net (fo=1, routed)           0.262     4.203    x10/mem_reg_0_7_14_14/D
    SLICE_X24Y107        RAMS32                                       r  x10/mem_reg_0_7_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.052     7.052    x10/mem_reg_0_7_14_14/WCLK
    SLICE_X24Y107        RAMS32                                       r  x10/mem_reg_0_7_14_14/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y107        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_14_14/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.108ns (26.293%)  route 3.106ns (73.707%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.037     0.037    fsm9/clk
    SLICE_X19Y115        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm9/out_reg[2]/Q
                         net (fo=20, routed)          0.326     0.456    fsm9/Q[2]
    SLICE_X20Y113        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     0.634 f  fsm9/out[0]_i_2__10/O
                         net (fo=8, routed)           0.328     0.962    fsm4/done_reg_4
    SLICE_X24Y113        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     1.077 r  fsm4/out[31]_i_2__0/O
                         net (fo=3, routed)           0.166     1.243    fsm4/out_reg[1]_1
    SLICE_X24Y116        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.379 r  fsm4/out[31]_i_1__9/O
                         net (fo=44, routed)          0.252     1.631    fsm6/A_read0_0_write_en
    SLICE_X22Y117        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.779 r  fsm6/mem[7][7][31]_i_5/O
                         net (fo=144, routed)         1.182     2.961    A0_0/out_reg[0]_i_6_0
    SLICE_X31Y152        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.135 r  A0_0/out[23]_i_14/O
                         net (fo=1, routed)           0.027     3.162    A0_0/out[23]_i_14_n_0
    SLICE_X31Y152        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.245 r  A0_0/out_reg[23]_i_6/O
                         net (fo=1, routed)           0.000     3.245    A0_0/out_reg[23]_i_6_n_0
    SLICE_X31Y152        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.275 r  A0_0/out_reg[23]_i_2/O
                         net (fo=1, routed)           0.258     3.533    A0_0/out_reg[23]_i_2_n_0
    SLICE_X31Y148        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     3.684 r  A0_0/out[23]_i_1/O
                         net (fo=2, routed)           0.567     4.251    A_read0_0/A0_0_read_data[23]
    SLICE_X27Y130        FDRE                                         r  A_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2927, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X27Y130        FDRE                                         r  A_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y130        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  2.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X30Y110        FDRE                                         r  mult_pipe1/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.043     0.095    mult_pipe1/p_1_in[11]
    SLICE_X30Y110        FDRE                                         r  mult_pipe1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X30Y110        FDRE                                         r  mult_pipe1/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X26Y112        FDRE                                         r  bin_read0_0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[22]/Q
                         net (fo=1, routed)           0.057     0.109    tmp_0/out_reg[22]_1
    SLICE_X26Y111        FDRE                                         r  tmp_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    tmp_0/clk
    SLICE_X26Y111        FDRE                                         r  tmp_0/out_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y111        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X27Y111        FDRE                                         r  bin_read0_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read0_0/out_reg[9]/Q
                         net (fo=1, routed)           0.056     0.109    tmp_0/out_reg[9]_1
    SLICE_X26Y111        FDRE                                         r  tmp_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    tmp_0/clk
    SLICE_X26Y111        FDRE                                         r  tmp_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y111        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X30Y111        FDRE                                         r  mult_pipe1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[9]/Q
                         net (fo=1, routed)           0.058     0.111    bin_read1_0/out[9]
    SLICE_X30Y110        FDRE                                         r  bin_read1_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X30Y110        FDRE                                         r  bin_read1_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y110        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X26Y112        FDRE                                         r  bin_read0_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read0_0/out_reg[31]/Q
                         net (fo=1, routed)           0.058     0.111    tmp_0/out_reg[31]_1
    SLICE_X26Y111        FDRE                                         r  tmp_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    tmp_0/clk
    SLICE_X26Y111        FDRE                                         r  tmp_0/out_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y111        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.012     0.012    cond_computed4/clk
    SLICE_X22Y114        FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed4/out_reg[0]/Q
                         net (fo=6, routed)           0.030     0.081    fsm6/cond_computed4_out
    SLICE_X22Y114        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.095 r  fsm6/out[0]_i_1__36/O
                         net (fo=1, routed)           0.016     0.111    cond_computed4/out_reg[0]_1
    SLICE_X22Y114        FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    cond_computed4/clk
    SLICE_X22Y114        FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y114        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X29Y141        FDRE                                         r  A_int_read0_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[20]/Q
                         net (fo=64, routed)          0.061     0.113    A0_0/mem_reg[7][7][20]_0
    SLICE_X30Y141        FDRE                                         r  A0_0/mem_reg[6][5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.018     0.018    A0_0/clk
    SLICE_X30Y141        FDRE                                         r  A0_0/mem_reg[6][5][20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y141        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[6][5][20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    fsm7/clk
    SLICE_X21Y113        FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  fsm7/out_reg[1]/Q
                         net (fo=10, routed)          0.031     0.083    fsm7/out_reg_n_0_[1]
    SLICE_X21Y113        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.097 r  fsm7/out[0]_i_1__5/O
                         net (fo=1, routed)           0.016     0.113    fsm7/fsm7_in[0]
    SLICE_X21Y113        FDRE                                         r  fsm7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    fsm7/clk
    SLICE_X21Y113        FDRE                                         r  fsm7/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y113        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    fsm7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y110        FDRE                                         r  mult_pipe1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe1/p_1_in[1]
    SLICE_X29Y109        FDRE                                         r  mult_pipe1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X29Y109        FDRE                                         r  mult_pipe1/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y109        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X24Y111        FDRE                                         r  bin_read1_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[19]/Q
                         net (fo=1, routed)           0.062     0.114    tmp2_0/out_reg[19]_1
    SLICE_X24Y110        FDRE                                         r  tmp2_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2927, unset)         0.019     0.019    tmp2_0/clk
    SLICE_X24Y110        FDRE                                         r  tmp2_0/out_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y110        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp2_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y109  x20/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y109  x20/mem_reg_0_7_13_13/SP/CLK



