
*** Running vivado
    with args -log design_1_s00_data_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_s00_data_fifo_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_s00_data_fifo_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 341.523 ; gain = 131.504
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/nonseq_array_prefetch/nonseq_array_prefetch.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/synth/design_1_s00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axi_data_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/nonseq_array_prefetch/nonseq_array_prefetch.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axi_data_fifo' (21#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/nonseq_array_prefetch/nonseq_array_prefetch.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1282]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (22#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/nonseq_array_prefetch/nonseq_array_prefetch.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/synth/design_1_s00_data_fifo_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 457.668 ; gain = 247.648
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 457.668 ; gain = 247.648
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 705.195 ; gain = 0.066
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 705.195 ; gain = 495.176
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name            | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|fifo_generator_v13_1_2 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 69              | RAM32M x 12   | 
|fifo_generator_v13_1_2 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    13|
|2     |LUT2   |    12|
|3     |LUT3   |     6|
|4     |LUT4   |    12|
|5     |LUT5   |    16|
|6     |LUT6   |    16|
|7     |RAM32M |    25|
|8     |FDCE   |    42|
|9     |FDPE   |    52|
|10    |FDRE   |   296|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 705.195 ; gain = 495.176
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 705.195 ; gain = 445.188
