initSidebarItems({"enum":[["CDMEIF3_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CFEIF3_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CHTIF3_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CTCIF3_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTEIF3_AW","Stream x clear transfer error interrupt flag (x = 3..0)"]],"struct":[["CDMEIF0_W","Write proxy for field `CDMEIF0`"],["CDMEIF1_W","Write proxy for field `CDMEIF1`"],["CDMEIF2_W","Write proxy for field `CDMEIF2`"],["CDMEIF3_W","Write proxy for field `CDMEIF3`"],["CFEIF0_W","Write proxy for field `CFEIF0`"],["CFEIF1_W","Write proxy for field `CFEIF1`"],["CFEIF2_W","Write proxy for field `CFEIF2`"],["CFEIF3_W","Write proxy for field `CFEIF3`"],["CHTIF0_W","Write proxy for field `CHTIF0`"],["CHTIF1_W","Write proxy for field `CHTIF1`"],["CHTIF2_W","Write proxy for field `CHTIF2`"],["CHTIF3_W","Write proxy for field `CHTIF3`"],["CTCIF0_W","Write proxy for field `CTCIF0`"],["CTCIF1_W","Write proxy for field `CTCIF1`"],["CTCIF2_W","Write proxy for field `CTCIF2`"],["CTCIF3_W","Write proxy for field `CTCIF3`"],["CTEIF0_W","Write proxy for field `CTEIF0`"],["CTEIF1_W","Write proxy for field `CTEIF1`"],["CTEIF2_W","Write proxy for field `CTEIF2`"],["CTEIF3_W","Write proxy for field `CTEIF3`"]],"type":[["CDMEIF0_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF1_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF2_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CFEIF0_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF1_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF2_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CHTIF0_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF1_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF2_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CTCIF0_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF1_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF2_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTEIF0_AW","Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF1_AW","Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF2_AW","Stream x clear transfer error interrupt flag (x = 3..0)"],["W","Writer for register LIFCR"]]});