# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SISOreg_jk.srcs/sources_1/new/SISOreg_jk.vhd" \

# Do not sort compile order
nosort
