0.6
2018.3
Dec  7 2018
00:33:28
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v,1655435554,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v,,asyn_fifo_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/empty.v,1655445822,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/fifo_rd_sdram.v,,empty,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/fifomen.v,1655435645,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/fpga_qspi_simulator_top.v,,fifomem,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/full.v,1655446244,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/sim_model/sdram_model/mt48lc16m16a2.v,,full,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_r2w.v,1655435846,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_w2r.v,,sync_r2w,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_w2r.v,1655435861,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/usb2_cyp_vip.v,,sync_w2r,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/tb_async_fifo.v,1655446123,verilog,,,,tb_async_fifo,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v,1655890128,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v,,cyp2sdram_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v,1655890080,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/empty.v,,cyp_wr_fifo,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v,1655885155,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/fifomen.v,,fifo_wr_sdram,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/tb_cyp2sdram.v,1655455454,verilog,,,,tb_cyp2sdram,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/fpga_qspi_simulator_top.v,1655890301,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/full.v,,fpga_qspi_simulator_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/fifo_rd_sdram.v,1655888079,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v,,fifo_rd_sdram,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v,1655863416,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_master_model.v,,qspi2sdram_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_master_model.v,1655966000,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_rd_fifo.v,,qspi_master_model,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi_rd_fifo.v,1655964710,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi_simulator_top.v,,qspi_rd_fifo,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/tb_qspi2sdram_top.v,1655797211,verilog,,,,tb_qspi2sdram_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi_simulator_top.v,1655890308,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v,,qspi_simulator_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/fpga_sdram_top.v,1655260916,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/sim_model/sdram_model/mt48lc16m16a2.v,,fpga_sdram_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v,1655287294,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_core.v,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_cmd,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_core.v,1655890644,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_data.v,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_core,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_data.v,1655890686,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_t.v,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_data,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,1655278093,verilog,,,,,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_t.v,1655288643,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_param.v,sdram_t,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/sdram_top.v,1655891638,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/async_fifo/sync_r2w.v,,sdram_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/sdram_ctrl/tb_fpga_sdram_top.v,1655287875,verilog,,,,tb_fpga_sdram_top,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/tb_fpga_qspi_sim.v,1655883433,verilog,,,,tb_fpga_qspi_sim,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/usb2_cyp_vip.v,1655884254,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/tb_fpga_qspi_sim.v,,usb2_cyp_vip,,,,,,,,
D:/88-ISE_share/spi-simulator/design_rtl/sim_model/sdram_model/mt48lc16m16a2.v,1655261404,verilog,,D:/88-ISE_share/spi-simulator/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v,,mt48lc16m16a2,,,,,,,,
D:/88-ISE_share/vivado_sim/ip_vivado.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
