vendor_name = ModelSim
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_STATEMACHINE.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegSHIFTER.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_ALU.v
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/BB_SYSTEM.v
source_file = 1, BB_SYSTEM.SDC
source_file = 1, /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/db/BB_SYSTEM.cbx.xml
design_name = BB_SYSTEM
instance = comp, \BB_SYSTEM_data_OutBUS[0]~output , BB_SYSTEM_data_OutBUS[0]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[1]~output , BB_SYSTEM_data_OutBUS[1]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[2]~output , BB_SYSTEM_data_OutBUS[2]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[3]~output , BB_SYSTEM_data_OutBUS[3]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[4]~output , BB_SYSTEM_data_OutBUS[4]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[5]~output , BB_SYSTEM_data_OutBUS[5]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[6]~output , BB_SYSTEM_data_OutBUS[6]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_data_OutBUS[7]~output , BB_SYSTEM_data_OutBUS[7]~output, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_CLOCK_50~input , BB_SYSTEM_CLOCK_50~input, BB_SYSTEM, 1
instance = comp, \BB_SYSTEM_RESET_InHigh~input , BB_SYSTEM_RESET_InHigh~input, BB_SYSTEM, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
