<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="F:/ISE/work/cpu/cpu/cpu_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="20" />
   <wvobject fp_name="/cpu_test/PC_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PC_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_out[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/real_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">real_clk</obj_property>
      <obj_property name="ObjectShortName">real_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_NPC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_NPC</obj_property>
      <obj_property name="ObjectShortName">Load_NPC</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_PC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_PC</obj_property>
      <obj_property name="ObjectShortName">Load_PC</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_IR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_IR</obj_property>
      <obj_property name="ObjectShortName">Load_IR</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_RegA" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_RegA</obj_property>
      <obj_property name="ObjectShortName">Load_RegA</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_RegB" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_RegB</obj_property>
      <obj_property name="ObjectShortName">Load_RegB</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_Imm" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_Imm</obj_property>
      <obj_property name="ObjectShortName">Load_Imm</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/WT_Reg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WT_Reg</obj_property>
      <obj_property name="ObjectShortName">WT_Reg</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Load_LMD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Load_LMD</obj_property>
      <obj_property name="ObjectShortName">Load_LMD</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/real_Load_IR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">real_Load_IR</obj_property>
      <obj_property name="ObjectShortName">real_Load_IR</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/sram_read_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_read_done</obj_property>
      <obj_property name="ObjectShortName">sram_read_done</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/read_sram" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">read_sram</obj_property>
      <obj_property name="ObjectShortName">read_sram</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/SRAM_Unit/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/SRAM_Unit/next_state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">next_state[2:0]</obj_property>
      <obj_property name="ObjectShortName">next_state[2:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/SRAM_Unit/real_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">real_clk</obj_property>
      <obj_property name="ObjectShortName">real_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/SRAM_Unit/read_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">read_done</obj_property>
      <obj_property name="ObjectShortName">read_done</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/SRAM_Unit/enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/SRAM_Unit/writenable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">writenable</obj_property>
      <obj_property name="ObjectShortName">writenable</obj_property>
   </wvobject>
</wave_config>
