
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005a  00800200  00000c9c  00000d30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c9c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000e09  0080025a  0080025a  00000d8a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d8a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000dbc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003d0  00000000  00000000  00000dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006caa  00000000  00000000  000011cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001914  00000000  00000000  00007e76  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001f98  00000000  00000000  0000978a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cfc  00000000  00000000  0000b724  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000013a5  00000000  00000000  0000c420  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005536  00000000  00000000  0000d7c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000368  00000000  00000000  00012cfb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	aa c5       	rjmp	.+2900   	; 0xbba <__vector_25>
  66:	00 00       	nop
  68:	6b c5       	rjmp	.+2774   	; 0xb40 <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ec e9       	ldi	r30, 0x9C	; 156
  fc:	fc e0       	ldi	r31, 0x0C	; 12
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	aa 35       	cpi	r26, 0x5A	; 90
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	20 e1       	ldi	r18, 0x10	; 16
 110:	aa e5       	ldi	r26, 0x5A	; 90
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a3 36       	cpi	r26, 0x63	; 99
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	78 d5       	rcall	.+2800   	; 0xc10 <main>
 120:	bb c5       	rjmp	.+2934   	; 0xc98 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
 124:	87 e8       	ldi	r24, 0x87	; 135
 126:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
 128:	81 e1       	ldi	r24, 0x11	; 17
 12a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
 12e:	8b e1       	ldi	r24, 0x1B	; 27
 130:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
	PUMPE_DDR2 = PUMPE2_OUTPUT_MASK;
 134:	84 e2       	ldi	r24, 0x24	; 36
 136:	83 bb       	out	0x13, r24	; 19
 138:	08 95       	ret

0000013a <RB_init>:
		}
	}
	rb->tail = tail;
	
	return 1;
}
 13a:	fc 01       	movw	r30, r24
 13c:	11 82       	std	Z+1, r1	; 0x01
 13e:	10 82       	st	Z, r1
 140:	08 95       	ret

00000142 <RB_free>:
 142:	fc 01       	movw	r30, r24
 144:	90 81       	ld	r25, Z
 146:	81 81       	ldd	r24, Z+1	; 0x01
 148:	98 17       	cp	r25, r24
 14a:	20 f0       	brcs	.+8      	; 0x154 <RB_free+0x12>
 14c:	98 1b       	sub	r25, r24
 14e:	89 2f       	mov	r24, r25
 150:	80 95       	com	r24
 152:	08 95       	ret
 154:	89 1b       	sub	r24, r25
 156:	08 95       	ret

00000158 <RB_length>:
 158:	fc 01       	movw	r30, r24
 15a:	20 81       	ld	r18, Z
 15c:	91 81       	ldd	r25, Z+1	; 0x01
 15e:	29 17       	cp	r18, r25
 160:	18 f0       	brcs	.+6      	; 0x168 <RB_length+0x10>
 162:	82 2f       	mov	r24, r18
 164:	89 1b       	sub	r24, r25
 166:	08 95       	ret
 168:	89 2f       	mov	r24, r25
 16a:	82 1b       	sub	r24, r18
 16c:	80 95       	com	r24
 16e:	08 95       	ret

00000170 <RB_readByte>:
 170:	cf 93       	push	r28
 172:	df 93       	push	r29
 174:	ec 01       	movw	r28, r24
 176:	f0 df       	rcall	.-32     	; 0x158 <RB_length>
 178:	88 23       	and	r24, r24
 17a:	39 f0       	breq	.+14     	; 0x18a <RB_readByte+0x1a>
 17c:	99 81       	ldd	r25, Y+1	; 0x01
 17e:	fe 01       	movw	r30, r28
 180:	e9 0f       	add	r30, r25
 182:	f1 1d       	adc	r31, r1
 184:	82 81       	ldd	r24, Z+2	; 0x02
 186:	9f 5f       	subi	r25, 0xFF	; 255
 188:	99 83       	std	Y+1, r25	; 0x01
 18a:	df 91       	pop	r29
 18c:	cf 91       	pop	r28
 18e:	08 95       	ret

00000190 <RB_writeByte>:
 190:	0f 93       	push	r16
 192:	1f 93       	push	r17
 194:	cf 93       	push	r28
 196:	df 93       	push	r29
 198:	ec 01       	movw	r28, r24
 19a:	06 2f       	mov	r16, r22
 19c:	18 81       	ld	r17, Y
 19e:	d1 df       	rcall	.-94     	; 0x142 <RB_free>
 1a0:	88 23       	and	r24, r24
 1a2:	f1 f3       	breq	.-4      	; 0x1a0 <RB_writeByte+0x10>
 1a4:	01 11       	cpse	r16, r1
 1a6:	01 c0       	rjmp	.+2      	; 0x1aa <RB_writeByte+0x1a>
 1a8:	0f ef       	ldi	r16, 0xFF	; 255
 1aa:	fe 01       	movw	r30, r28
 1ac:	e1 0f       	add	r30, r17
 1ae:	f1 1d       	adc	r31, r1
 1b0:	02 83       	std	Z+2, r16	; 0x02
 1b2:	1f 5f       	subi	r17, 0xFF	; 255
 1b4:	18 83       	st	Y, r17
 1b6:	81 e0       	ldi	r24, 0x01	; 1
 1b8:	df 91       	pop	r29
 1ba:	cf 91       	pop	r28
 1bc:	1f 91       	pop	r17
 1be:	0f 91       	pop	r16
 1c0:	08 95       	ret

000001c2 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 1c2:	ff 92       	push	r15
 1c4:	0f 93       	push	r16
 1c6:	1f 93       	push	r17
 1c8:	cf 93       	push	r28
 1ca:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
 1cc:	44 23       	and	r20, r20
 1ce:	c9 f0       	breq	.+50     	; 0x202 <RB_write+0x40>
 1d0:	c4 2f       	mov	r28, r20
 1d2:	d7 2f       	mov	r29, r23
 1d4:	f6 2e       	mov	r15, r22
 1d6:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
 1d8:	b4 df       	rcall	.-152    	; 0x142 <RB_free>
 1da:	8c 17       	cp	r24, r28
 1dc:	f0 f3       	brcs	.-4      	; 0x1da <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
 1de:	f8 01       	movw	r30, r16
 1e0:	90 81       	ld	r25, Z
 1e2:	ef 2d       	mov	r30, r15
 1e4:	fd 2f       	mov	r31, r29
 1e6:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 1e8:	21 91       	ld	r18, Z+
 1ea:	d8 01       	movw	r26, r16
 1ec:	a9 0f       	add	r26, r25
 1ee:	b1 1d       	adc	r27, r1
 1f0:	12 96       	adiw	r26, 0x02	; 2
 1f2:	2c 93       	st	X, r18
 1f4:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 1f6:	9c 13       	cpse	r25, r28
 1f8:	f7 cf       	rjmp	.-18     	; 0x1e8 <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
 1fa:	f8 01       	movw	r30, r16
 1fc:	c0 83       	st	Z, r28
	
	return 1;
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	01 c0       	rjmp	.+2      	; 0x204 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
 202:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
 204:	df 91       	pop	r29
 206:	cf 91       	pop	r28
 208:	1f 91       	pop	r17
 20a:	0f 91       	pop	r16
 20c:	ff 90       	pop	r15
 20e:	08 95       	ret

00000210 <softspi_clk_low>:
}
void softspi_write_uint16(uint16_t x)
{
	softspi_write_uint8((uint8_t)(x >> 8));
	softspi_write_uint8((uint8_t)(x & 0xff));
}
 210:	e8 e0       	ldi	r30, 0x08	; 8
 212:	f1 e0       	ldi	r31, 0x01	; 1
 214:	80 81       	ld	r24, Z
 216:	87 7f       	andi	r24, 0xF7	; 247
 218:	80 83       	st	Z, r24
 21a:	08 95       	ret

0000021c <softspi_clk_high>:
 21c:	e8 e0       	ldi	r30, 0x08	; 8
 21e:	f1 e0       	ldi	r31, 0x01	; 1
 220:	80 81       	ld	r24, Z
 222:	88 60       	ori	r24, 0x08	; 8
 224:	80 83       	st	Z, r24
 226:	08 95       	ret

00000228 <softspi_mosi_low>:
 228:	e8 e0       	ldi	r30, 0x08	; 8
 22a:	f1 e0       	ldi	r31, 0x01	; 1
 22c:	80 81       	ld	r24, Z
 22e:	8d 7f       	andi	r24, 0xFD	; 253
 230:	80 83       	st	Z, r24
 232:	08 95       	ret

00000234 <softspi_mosi_high>:
 234:	e8 e0       	ldi	r30, 0x08	; 8
 236:	f1 e0       	ldi	r31, 0x01	; 1
 238:	80 81       	ld	r24, Z
 23a:	82 60       	ori	r24, 0x02	; 2
 23c:	80 83       	st	Z, r24
 23e:	08 95       	ret

00000240 <softspi_write_bit>:
 240:	cf 93       	push	r28
 242:	df 93       	push	r29
 244:	d8 2f       	mov	r29, r24
 246:	c6 2f       	mov	r28, r22
 248:	e3 df       	rcall	.-58     	; 0x210 <softspi_clk_low>
 24a:	cd 23       	and	r28, r29
 24c:	11 f0       	breq	.+4      	; 0x252 <softspi_write_bit+0x12>
 24e:	f2 df       	rcall	.-28     	; 0x234 <softspi_mosi_high>
 250:	01 c0       	rjmp	.+2      	; 0x254 <softspi_write_bit+0x14>
 252:	ea df       	rcall	.-44     	; 0x228 <softspi_mosi_low>
 254:	8a e1       	ldi	r24, 0x1A	; 26
 256:	8a 95       	dec	r24
 258:	f1 f7       	brne	.-4      	; 0x256 <softspi_write_bit+0x16>
 25a:	00 c0       	rjmp	.+0      	; 0x25c <softspi_write_bit+0x1c>
 25c:	df df       	rcall	.-66     	; 0x21c <softspi_clk_high>
 25e:	8a e1       	ldi	r24, 0x1A	; 26
 260:	8a 95       	dec	r24
 262:	f1 f7       	brne	.-4      	; 0x260 <softspi_write_bit+0x20>
 264:	00 c0       	rjmp	.+0      	; 0x266 <softspi_write_bit+0x26>
 266:	df 91       	pop	r29
 268:	cf 91       	pop	r28
 26a:	08 95       	ret

0000026c <softspi_write_uint8>:
 26c:	cf 93       	push	r28
 26e:	c8 2f       	mov	r28, r24
 270:	f8 94       	cli
 272:	60 e8       	ldi	r22, 0x80	; 128
 274:	e5 df       	rcall	.-54     	; 0x240 <softspi_write_bit>
 276:	60 e4       	ldi	r22, 0x40	; 64
 278:	8c 2f       	mov	r24, r28
 27a:	e2 df       	rcall	.-60     	; 0x240 <softspi_write_bit>
 27c:	60 e2       	ldi	r22, 0x20	; 32
 27e:	8c 2f       	mov	r24, r28
 280:	df df       	rcall	.-66     	; 0x240 <softspi_write_bit>
 282:	60 e1       	ldi	r22, 0x10	; 16
 284:	8c 2f       	mov	r24, r28
 286:	dc df       	rcall	.-72     	; 0x240 <softspi_write_bit>
 288:	68 e0       	ldi	r22, 0x08	; 8
 28a:	8c 2f       	mov	r24, r28
 28c:	d9 df       	rcall	.-78     	; 0x240 <softspi_write_bit>
 28e:	64 e0       	ldi	r22, 0x04	; 4
 290:	8c 2f       	mov	r24, r28
 292:	d6 df       	rcall	.-84     	; 0x240 <softspi_write_bit>
 294:	62 e0       	ldi	r22, 0x02	; 2
 296:	8c 2f       	mov	r24, r28
 298:	d3 df       	rcall	.-90     	; 0x240 <softspi_write_bit>
 29a:	61 e0       	ldi	r22, 0x01	; 1
 29c:	8c 2f       	mov	r24, r28
 29e:	d0 df       	rcall	.-96     	; 0x240 <softspi_write_bit>
 2a0:	78 94       	sei
 2a2:	cf 91       	pop	r28
 2a4:	08 95       	ret

000002a6 <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
 2a6:	1f 93       	push	r17
 2a8:	cf 93       	push	r28
 2aa:	df 93       	push	r29
 2ac:	ec 01       	movw	r28, r24
 2ae:	16 2f       	mov	r17, r22
	
	/* read at falling edge */
	softspi_clk_low();
 2b0:	af df       	rcall	.-162    	; 0x210 <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2b2:	8a e1       	ldi	r24, 0x1A	; 26
 2b4:	8a 95       	dec	r24
 2b6:	f1 f7       	brne	.-4      	; 0x2b4 <softspi_read_bit+0xe>
	_delay_us(5);
	#if 0
	/* no need, atmega328p clock below 50mhz */
	/* softspi_wait_clk(); */
	#endif
	softspi_clk_high();
 2b8:	00 c0       	rjmp	.+0      	; 0x2ba <softspi_read_bit+0x14>
 2ba:	b0 df       	rcall	.-160    	; 0x21c <softspi_clk_high>

	if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
 2bc:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
 2c0:	82 ff       	sbrs	r24, 2
 2c2:	0a c0       	rjmp	.+20     	; 0x2d8 <softspi_read_bit+0x32>
 2c4:	81 e0       	ldi	r24, 0x01	; 1
 2c6:	90 e0       	ldi	r25, 0x00	; 0
 2c8:	02 c0       	rjmp	.+4      	; 0x2ce <softspi_read_bit+0x28>
 2ca:	88 0f       	add	r24, r24
 2cc:	99 1f       	adc	r25, r25
 2ce:	1a 95       	dec	r17
 2d0:	e2 f7       	brpl	.-8      	; 0x2ca <softspi_read_bit+0x24>
 2d2:	98 81       	ld	r25, Y
 2d4:	89 2b       	or	r24, r25
 2d6:	88 83       	st	Y, r24
 2d8:	8a e1       	ldi	r24, 0x1A	; 26
 2da:	8a 95       	dec	r24
 2dc:	f1 f7       	brne	.-4      	; 0x2da <softspi_read_bit+0x34>
 2de:	00 c0       	rjmp	.+0      	; 0x2e0 <softspi_read_bit+0x3a>
	_delay_us(5);

}
 2e0:	df 91       	pop	r29
 2e2:	cf 91       	pop	r28
 2e4:	1f 91       	pop	r17
 2e6:	08 95       	ret

000002e8 <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
 2e8:	cf 93       	push	r28
 2ea:	df 93       	push	r29
 2ec:	1f 92       	push	r1
 2ee:	cd b7       	in	r28, 0x3d	; 61
 2f0:	de b7       	in	r29, 0x3e	; 62
	/* receive msb first, sample at clock falling edge */

	/* must be initialized to 0 */
	uint8_t x = 0;
 2f2:	19 82       	std	Y+1, r1	; 0x01

	SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
 2f4:	e8 e0       	ldi	r30, 0x08	; 8
 2f6:	f1 e0       	ldi	r31, 0x01	; 1
 2f8:	80 81       	ld	r24, Z
 2fa:	8d 7f       	andi	r24, 0xFD	; 253
 2fc:	80 83       	st	Z, r24
	softspi_read_bit(&x, 7);
 2fe:	67 e0       	ldi	r22, 0x07	; 7
 300:	ce 01       	movw	r24, r28
 302:	01 96       	adiw	r24, 0x01	; 1
 304:	d0 df       	rcall	.-96     	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 6);
 306:	66 e0       	ldi	r22, 0x06	; 6
 308:	ce 01       	movw	r24, r28
 30a:	01 96       	adiw	r24, 0x01	; 1
 30c:	cc df       	rcall	.-104    	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 5);
 30e:	65 e0       	ldi	r22, 0x05	; 5
 310:	ce 01       	movw	r24, r28
 312:	01 96       	adiw	r24, 0x01	; 1
 314:	c8 df       	rcall	.-112    	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 4);
 316:	64 e0       	ldi	r22, 0x04	; 4
 318:	ce 01       	movw	r24, r28
 31a:	01 96       	adiw	r24, 0x01	; 1
 31c:	c4 df       	rcall	.-120    	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 3);
 31e:	63 e0       	ldi	r22, 0x03	; 3
 320:	ce 01       	movw	r24, r28
 322:	01 96       	adiw	r24, 0x01	; 1
 324:	c0 df       	rcall	.-128    	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 2);
 326:	62 e0       	ldi	r22, 0x02	; 2
 328:	ce 01       	movw	r24, r28
 32a:	01 96       	adiw	r24, 0x01	; 1
 32c:	bc df       	rcall	.-136    	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 1);
 32e:	61 e0       	ldi	r22, 0x01	; 1
 330:	ce 01       	movw	r24, r28
 332:	01 96       	adiw	r24, 0x01	; 1
 334:	b8 df       	rcall	.-144    	; 0x2a6 <softspi_read_bit>
	softspi_read_bit(&x, 0);
 336:	60 e0       	ldi	r22, 0x00	; 0
 338:	ce 01       	movw	r24, r28
 33a:	01 96       	adiw	r24, 0x01	; 1
 33c:	b4 df       	rcall	.-152    	; 0x2a6 <softspi_read_bit>
 33e:	89 81       	ldd	r24, Y+1	; 0x01

	return x;
}
 340:	0f 90       	pop	r0
 342:	df 91       	pop	r29
 344:	cf 91       	pop	r28
 346:	08 95       	ret

00000348 <spi_transmit>:
 348:	8e bd       	out	0x2e, r24	; 46
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
	while(!(SPSR & (1<<SPIF)));
 34a:	0d b4       	in	r0, 0x2d	; 45
 34c:	07 fe       	sbrs	r0, 7
 34e:	fd cf       	rjmp	.-6      	; 0x34a <spi_transmit+0x2>
	return data;
}
 350:	08 95       	ret

00000352 <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
 352:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
 354:	0d b4       	in	r0, 0x2d	; 45
 356:	07 fe       	sbrs	r0, 7
 358:	fd cf       	rjmp	.-6      	; 0x354 <spi_receive+0x2>
	data = SPDR;
 35a:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
 35c:	08 95       	ret

0000035e <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
 35e:	88 23       	and	r24, r24
 360:	19 f0       	breq	.+6      	; 0x368 <enable_Slave+0xa>
 362:	81 30       	cpi	r24, 0x01	; 1
 364:	19 f0       	breq	.+6      	; 0x36c <enable_Slave+0xe>
 366:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
 368:	28 98       	cbi	0x05, 0	; 5
		break;
 36a:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
 36c:	e8 e0       	ldi	r30, 0x08	; 8
 36e:	f1 e0       	ldi	r31, 0x01	; 1
 370:	80 81       	ld	r24, Z
 372:	8e 7f       	andi	r24, 0xFE	; 254
 374:	80 83       	st	Z, r24
 376:	08 95       	ret

00000378 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
 378:	88 23       	and	r24, r24
 37a:	19 f0       	breq	.+6      	; 0x382 <disable_Slave+0xa>
 37c:	81 30       	cpi	r24, 0x01	; 1
 37e:	19 f0       	breq	.+6      	; 0x386 <disable_Slave+0xe>
 380:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
 382:	28 9a       	sbi	0x05, 0	; 5
		break;
 384:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
 386:	e8 e0       	ldi	r30, 0x08	; 8
 388:	f1 e0       	ldi	r31, 0x01	; 1
 38a:	80 81       	ld	r24, Z
 38c:	81 60       	ori	r24, 0x01	; 1
 38e:	80 83       	st	Z, r24
 390:	08 95       	ret

00000392 <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
 392:	8f e5       	ldi	r24, 0x5F	; 95
 394:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(1<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
 396:	1d bc       	out	0x2d, r1	; 45

	disable_Slave(TMC4671);
 398:	80 e0       	ldi	r24, 0x00	; 0
 39a:	ee df       	rcall	.-36     	; 0x378 <disable_Slave>
	disable_Slave(TMC6200);
 39c:	81 e0       	ldi	r24, 0x01	; 1
 39e:	ec cf       	rjmp	.-40     	; 0x378 <disable_Slave>
 3a0:	08 95       	ret

000003a2 <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
 3a2:	cf 92       	push	r12
 3a4:	df 92       	push	r13
 3a6:	ef 92       	push	r14
 3a8:	ff 92       	push	r15
 3aa:	0f 93       	push	r16
 3ac:	1f 93       	push	r17
 3ae:	cf 93       	push	r28
 3b0:	df 93       	push	r29
 3b2:	cd b7       	in	r28, 0x3d	; 61
 3b4:	de b7       	in	r29, 0x3e	; 62
 3b6:	2b 97       	sbiw	r28, 0x0b	; 11
 3b8:	0f b6       	in	r0, 0x3f	; 63
 3ba:	f8 94       	cli
 3bc:	de bf       	out	0x3e, r29	; 62
 3be:	0f be       	out	0x3f, r0	; 63
 3c0:	cd bf       	out	0x3d, r28	; 61
 3c2:	fe 01       	movw	r30, r28
 3c4:	31 96       	adiw	r30, 0x01	; 1
 3c6:	76 e0       	ldi	r23, 0x06	; 6
 3c8:	df 01       	movw	r26, r30
 3ca:	1d 92       	st	X+, r1
 3cc:	7a 95       	dec	r23
 3ce:	e9 f7       	brne	.-6      	; 0x3ca <tmc40bit_writeInt+0x28>
 3d0:	60 68       	ori	r22, 0x80	; 128
 3d2:	69 83       	std	Y+1, r22	; 0x01
 3d4:	5a 83       	std	Y+2, r21	; 0x02
 3d6:	4b 83       	std	Y+3, r20	; 0x03
 3d8:	3c 83       	std	Y+4, r19	; 0x04
 3da:	2d 83       	std	Y+5, r18	; 0x05
 3dc:	01 97       	sbiw	r24, 0x01	; 1
 3de:	09 f0       	breq	.+2      	; 0x3e2 <tmc40bit_writeInt+0x40>
 3e0:	46 c0       	rjmp	.+140    	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
 3e2:	36 96       	adiw	r30, 0x06	; 6
 3e4:	85 e0       	ldi	r24, 0x05	; 5
 3e6:	df 01       	movw	r26, r30
 3e8:	1d 92       	st	X+, r1
 3ea:	8a 95       	dec	r24
 3ec:	e9 f7       	brne	.-6      	; 0x3e8 <tmc40bit_writeInt+0x46>
 3ee:	80 e0       	ldi	r24, 0x00	; 0
 3f0:	92 e0       	ldi	r25, 0x02	; 2
 3f2:	94 d3       	rcall	.+1832   	; 0xb1c <Uart_Transmit_IT_PC>
 3f4:	fe 01       	movw	r30, r28
 3f6:	31 96       	adiw	r30, 0x01	; 1
 3f8:	6f 01       	movw	r12, r30
 3fa:	00 e0       	ldi	r16, 0x00	; 0
 3fc:	10 e0       	ldi	r17, 0x00	; 0
 3fe:	d6 01       	movw	r26, r12
 400:	fd 90       	ld	r15, X+
 402:	6d 01       	movw	r12, r26
 404:	f1 10       	cpse	r15, r1
 406:	04 c0       	rjmp	.+8      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 408:	85 e1       	ldi	r24, 0x15	; 21
 40a:	92 e0       	ldi	r25, 0x02	; 2
 40c:	87 d3       	rcall	.+1806   	; 0xb1c <Uart_Transmit_IT_PC>
 40e:	1b c0       	rjmp	.+54     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 410:	bf e0       	ldi	r27, 0x0F	; 15
 412:	bf 15       	cp	r27, r15
 414:	70 f0       	brcs	.+28     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
 416:	86 e1       	ldi	r24, 0x16	; 22
 418:	92 e0       	ldi	r25, 0x02	; 2
 41a:	80 d3       	rcall	.+1792   	; 0xb1c <Uart_Transmit_IT_PC>
 41c:	40 e1       	ldi	r20, 0x10	; 16
 41e:	be 01       	movw	r22, r28
 420:	69 5f       	subi	r22, 0xF9	; 249
 422:	7f 4f       	sbci	r23, 0xFF	; 255
 424:	8f 2d       	mov	r24, r15
 426:	90 e0       	ldi	r25, 0x00	; 0
 428:	04 d4       	rcall	.+2056   	; 0xc32 <__itoa_ncheck>
 42a:	ce 01       	movw	r24, r28
 42c:	07 96       	adiw	r24, 0x07	; 7
 42e:	76 d3       	rcall	.+1772   	; 0xb1c <Uart_Transmit_IT_PC>
 430:	0a c0       	rjmp	.+20     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 432:	40 e1       	ldi	r20, 0x10	; 16
 434:	be 01       	movw	r22, r28
 436:	69 5f       	subi	r22, 0xF9	; 249
 438:	7f 4f       	sbci	r23, 0xFF	; 255
 43a:	8f 2d       	mov	r24, r15
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	f9 d3       	rcall	.+2034   	; 0xc32 <__itoa_ncheck>
 440:	ce 01       	movw	r24, r28
 442:	07 96       	adiw	r24, 0x07	; 7
 444:	6b d3       	rcall	.+1750   	; 0xb1c <Uart_Transmit_IT_PC>
 446:	04 30       	cpi	r16, 0x04	; 4
 448:	11 05       	cpc	r17, r1
 44a:	1c f4       	brge	.+6      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 44c:	88 e1       	ldi	r24, 0x18	; 24
 44e:	92 e0       	ldi	r25, 0x02	; 2
 450:	65 d3       	rcall	.+1738   	; 0xb1c <Uart_Transmit_IT_PC>
 452:	0f 5f       	subi	r16, 0xFF	; 255
 454:	1f 4f       	sbci	r17, 0xFF	; 255
 456:	05 30       	cpi	r16, 0x05	; 5
 458:	11 05       	cpc	r17, r1
 45a:	89 f6       	brne	.-94     	; 0x3fe <tmc40bit_writeInt+0x5c>
 45c:	ef e3       	ldi	r30, 0x3F	; 63
 45e:	fc e9       	ldi	r31, 0x9C	; 156
 460:	31 97       	sbiw	r30, 0x01	; 1
 462:	f1 f7       	brne	.-4      	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
 464:	00 c0       	rjmp	.+0      	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
 466:	00 00       	nop
 468:	8a e1       	ldi	r24, 0x1A	; 26
 46a:	92 e0       	ldi	r25, 0x02	; 2
 46c:	57 d3       	rcall	.+1710   	; 0xb1c <Uart_Transmit_IT_PC>
 46e:	80 e0       	ldi	r24, 0x00	; 0
 470:	76 df       	rcall	.-276    	; 0x35e <enable_Slave>
 472:	8e 01       	movw	r16, r28
 474:	0f 5f       	subi	r16, 0xFF	; 255
 476:	1f 4f       	sbci	r17, 0xFF	; 255
 478:	7e 01       	movw	r14, r28
 47a:	f6 e0       	ldi	r31, 0x06	; 6
 47c:	ef 0e       	add	r14, r31
 47e:	f1 1c       	adc	r15, r1
 480:	d8 01       	movw	r26, r16
 482:	8d 91       	ld	r24, X+
 484:	8d 01       	movw	r16, r26
 486:	f2 de       	rcall	.-540    	; 0x26c <softspi_write_uint8>
 488:	0e 15       	cp	r16, r14
 48a:	1f 05       	cpc	r17, r15
 48c:	c9 f7       	brne	.-14     	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
 48e:	80 e0       	ldi	r24, 0x00	; 0
 490:	73 df       	rcall	.-282    	; 0x378 <disable_Slave>
 492:	2b 96       	adiw	r28, 0x0b	; 11
 494:	0f b6       	in	r0, 0x3f	; 63
 496:	f8 94       	cli
 498:	de bf       	out	0x3e, r29	; 62
 49a:	0f be       	out	0x3f, r0	; 63
 49c:	cd bf       	out	0x3d, r28	; 61
 49e:	df 91       	pop	r29
 4a0:	cf 91       	pop	r28
 4a2:	1f 91       	pop	r17
 4a4:	0f 91       	pop	r16
 4a6:	ff 90       	pop	r15
 4a8:	ef 90       	pop	r14
 4aa:	df 90       	pop	r13
 4ac:	cf 90       	pop	r12
 4ae:	08 95       	ret

000004b0 <tmc40bit_readInt>:
    // CS TMC6200 HIGH
    disable_Slave(TMC4671);
}

int32_t tmc40bit_readInt(unsigned int debug_message, unsigned char address)
{
 4b0:	5f 92       	push	r5
 4b2:	6f 92       	push	r6
 4b4:	7f 92       	push	r7
 4b6:	8f 92       	push	r8
 4b8:	9f 92       	push	r9
 4ba:	af 92       	push	r10
 4bc:	bf 92       	push	r11
 4be:	cf 92       	push	r12
 4c0:	df 92       	push	r13
 4c2:	ef 92       	push	r14
 4c4:	ff 92       	push	r15
 4c6:	0f 93       	push	r16
 4c8:	1f 93       	push	r17
 4ca:	cf 93       	push	r28
 4cc:	df 93       	push	r29
 4ce:	cd b7       	in	r28, 0x3d	; 61
 4d0:	de b7       	in	r29, 0x3e	; 62
 4d2:	2b 97       	sbiw	r28, 0x0b	; 11
 4d4:	0f b6       	in	r0, 0x3f	; 63
 4d6:	f8 94       	cli
 4d8:	de bf       	out	0x3e, r29	; 62
 4da:	0f be       	out	0x3f, r0	; 63
 4dc:	cd bf       	out	0x3d, r28	; 61
 4de:	8c 01       	movw	r16, r24
    // Read-Buffer (Array uint8_t)
    char rbuf[6] = {'\0'};
 4e0:	fe 01       	movw	r30, r28
 4e2:	31 96       	adiw	r30, 0x01	; 1
 4e4:	86 e0       	ldi	r24, 0x06	; 6
 4e6:	df 01       	movw	r26, r30
 4e8:	1d 92       	st	X+, r1
 4ea:	8a 95       	dec	r24
 4ec:	e9 f7       	brne	.-6      	; 0x4e8 <tmc40bit_readInt+0x38>

    // Return-Value (uint32_t)
    int32_t value = 0;

    // Read-Mode (First Bit = 0)
    address &= 0x7F;
 4ee:	6f 77       	andi	r22, 0x7F	; 127
 4f0:	f6 2e       	mov	r15, r22

    rbuf[0] = (char)address;
 4f2:	69 83       	std	Y+1, r22	; 0x01

    // CS TMC6200 LOW
    enable_Slave(TMC4671);
 4f4:	80 e0       	ldi	r24, 0x00	; 0
 4f6:	33 df       	rcall	.-410    	; 0x35e <enable_Slave>

    // write address
    softspi_write_uint8(address);
 4f8:	8f 2d       	mov	r24, r15
 4fa:	b8 de       	rcall	.-656    	; 0x26c <softspi_write_uint8>
 4fc:	7e 01       	movw	r14, r28
 4fe:	b2 e0       	ldi	r27, 0x02	; 2
 500:	eb 0e       	add	r14, r27
 502:	f1 1c       	adc	r15, r1
 504:	6e 01       	movw	r12, r28
 506:	e6 e0       	ldi	r30, 0x06	; 6
 508:	ce 0e       	add	r12, r30

    // read 4 Bytes data
    for(int k = 1 ; k<5 ; k++)
    {
        rbuf[k] = softspi_read_uint8();
 50a:	d1 1c       	adc	r13, r1
 50c:	ed de       	rcall	.-550    	; 0x2e8 <softspi_read_uint8>
 50e:	d7 01       	movw	r26, r14
 510:	8d 93       	st	X+, r24
 512:	7d 01       	movw	r14, r26

    // write address
    softspi_write_uint8(address);

    // read 4 Bytes data
    for(int k = 1 ; k<5 ; k++)
 514:	ac 15       	cp	r26, r12
 516:	bd 05       	cpc	r27, r13
    {
        rbuf[k] = softspi_read_uint8();
    }

    // CS TMC600 HIGH
    disable_Slave(TMC4671);
 518:	c9 f7       	brne	.-14     	; 0x50c <tmc40bit_readInt+0x5c>
 51a:	80 e0       	ldi	r24, 0x00	; 0
 51c:	2d df       	rcall	.-422    	; 0x378 <disable_Slave>

    // Generate uint32_t return value
    value |= rbuf[1];
    value <<= 8;
 51e:	8a 80       	ldd	r8, Y+2	; 0x02
 520:	91 2c       	mov	r9, r1
 522:	a1 2c       	mov	r10, r1
 524:	b1 2c       	mov	r11, r1
 526:	ba 2c       	mov	r11, r10
 528:	a9 2c       	mov	r10, r9
 52a:	98 2c       	mov	r9, r8
 52c:	88 24       	eor	r8, r8
    value |= rbuf[2];
 52e:	8b 81       	ldd	r24, Y+3	; 0x03
 530:	88 2a       	or	r8, r24
    value <<= 8;
 532:	ba 2c       	mov	r11, r10
 534:	a9 2c       	mov	r10, r9
 536:	98 2c       	mov	r9, r8
 538:	88 24       	eor	r8, r8
    value |= rbuf[3];
 53a:	8c 81       	ldd	r24, Y+4	; 0x04
 53c:	88 2a       	or	r8, r24
    value <<= 8;
 53e:	ba 2c       	mov	r11, r10
 540:	a9 2c       	mov	r10, r9
 542:	98 2c       	mov	r9, r8
 544:	88 24       	eor	r8, r8
    value |= rbuf[4];
 546:	8d 81       	ldd	r24, Y+5	; 0x05
 548:	88 2a       	or	r8, r24

    if (debug_message == 1)
 54a:	01 30       	cpi	r16, 0x01	; 1
 54c:	11 05       	cpc	r17, r1
 54e:	09 f0       	breq	.+2      	; 0x552 <tmc40bit_readInt+0xa2>
    {
        // Show received data via serial port
        Uart_Transmit_IT_PC("Read TMC4671 data: ");
 550:	4c c0       	rjmp	.+152    	; 0x5ea <tmc40bit_readInt+0x13a>
 552:	8c e1       	ldi	r24, 0x1C	; 28
 554:	92 e0       	ldi	r25, 0x02	; 2
 556:	e2 d2       	rcall	.+1476   	; 0xb1c <Uart_Transmit_IT_PC>
 558:	fe 01       	movw	r30, r28
 55a:	31 96       	adiw	r30, 0x01	; 1
 55c:	6f 01       	movw	r12, r30
        for (int count = 0 ; count < 5 ; count++)
 55e:	00 e0       	ldi	r16, 0x00	; 0
 560:	10 e0       	ldi	r17, 0x00	; 0
        {
            // itoa-Buffer (Debug)
            char buff[5] = {'0'};
 562:	0f 2e       	mov	r0, r31
 564:	f5 e0       	ldi	r31, 0x05	; 5
 566:	5f 2e       	mov	r5, r31
 568:	f0 2d       	mov	r31, r0
 56a:	7e 01       	movw	r14, r28
 56c:	f7 e0       	ldi	r31, 0x07	; 7
 56e:	ef 0e       	add	r14, r31
 570:	f1 1c       	adc	r15, r1
 572:	0f 2e       	mov	r0, r31
 574:	f0 e3       	ldi	r31, 0x30	; 48
 576:	6f 2e       	mov	r6, r31
 578:	f0 2d       	mov	r31, r0
 57a:	d7 01       	movw	r26, r14
 57c:	e5 2d       	mov	r30, r5
 57e:	1d 92       	st	X+, r1
 580:	ea 95       	dec	r30
 582:	e9 f7       	brne	.-6      	; 0x57e <tmc40bit_readInt+0xce>
 584:	6f 82       	std	Y+7, r6	; 0x07

            if (rbuf[count] == 0)
 586:	d6 01       	movw	r26, r12
 588:	7d 90       	ld	r7, X+
 58a:	6d 01       	movw	r12, r26
 58c:	71 10       	cpse	r7, r1
            {
                Uart_Transmit_IT_PC("00");
 58e:	04 c0       	rjmp	.+8      	; 0x598 <tmc40bit_readInt+0xe8>
 590:	85 e1       	ldi	r24, 0x15	; 21
 592:	92 e0       	ldi	r25, 0x02	; 2
 594:	c3 d2       	rcall	.+1414   	; 0xb1c <Uart_Transmit_IT_PC>
            }
            else if (rbuf[count] < 0x10)
 596:	15 c0       	rjmp	.+42     	; 0x5c2 <tmc40bit_readInt+0x112>
 598:	bf e0       	ldi	r27, 0x0F	; 15
 59a:	b7 15       	cp	r27, r7
            {
                Uart_Transmit_IT_PC("0");
 59c:	58 f0       	brcs	.+22     	; 0x5b4 <tmc40bit_readInt+0x104>
 59e:	86 e1       	ldi	r24, 0x16	; 22
 5a0:	92 e0       	ldi	r25, 0x02	; 2
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 5a2:	bc d2       	rcall	.+1400   	; 0xb1c <Uart_Transmit_IT_PC>
 5a4:	40 e1       	ldi	r20, 0x10	; 16
 5a6:	b7 01       	movw	r22, r14
 5a8:	87 2d       	mov	r24, r7
 5aa:	90 e0       	ldi	r25, 0x00	; 0
                itoa(rbuf[count],(char *)buff, 16);
                Uart_Transmit_IT_PC((char *)buff);
 5ac:	42 d3       	rcall	.+1668   	; 0xc32 <__itoa_ncheck>
 5ae:	c7 01       	movw	r24, r14
 5b0:	b5 d2       	rcall	.+1386   	; 0xb1c <Uart_Transmit_IT_PC>
 5b2:	07 c0       	rjmp	.+14     	; 0x5c2 <tmc40bit_readInt+0x112>
 5b4:	40 e1       	ldi	r20, 0x10	; 16
 5b6:	b7 01       	movw	r22, r14
 5b8:	87 2d       	mov	r24, r7
 5ba:	90 e0       	ldi	r25, 0x00	; 0
            }
            else
            {
                itoa(rbuf[count],(char *)buff, 16);
                Uart_Transmit_IT_PC((char *)buff);
 5bc:	3a d3       	rcall	.+1652   	; 0xc32 <__itoa_ncheck>
 5be:	c7 01       	movw	r24, r14
 5c0:	ad d2       	rcall	.+1370   	; 0xb1c <Uart_Transmit_IT_PC>
            }
            if (count <4)
 5c2:	04 30       	cpi	r16, 0x04	; 4
 5c4:	11 05       	cpc	r17, r1
 5c6:	1c f4       	brge	.+6      	; 0x5ce <tmc40bit_readInt+0x11e>
            {
                Uart_Transmit_IT_PC(",");
 5c8:	88 e1       	ldi	r24, 0x18	; 24
 5ca:	92 e0       	ldi	r25, 0x02	; 2
 5cc:	a7 d2       	rcall	.+1358   	; 0xb1c <Uart_Transmit_IT_PC>
 5ce:	0f 5f       	subi	r16, 0xFF	; 255

    if (debug_message == 1)
    {
        // Show received data via serial port
        Uart_Transmit_IT_PC("Read TMC4671 data: ");
        for (int count = 0 ; count < 5 ; count++)
 5d0:	1f 4f       	sbci	r17, 0xFF	; 255
 5d2:	05 30       	cpi	r16, 0x05	; 5
 5d4:	11 05       	cpc	r17, r1
 5d6:	89 f6       	brne	.-94     	; 0x57a <tmc40bit_readInt+0xca>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5d8:	ef e3       	ldi	r30, 0x3F	; 63
 5da:	fc e9       	ldi	r31, 0x9C	; 156
 5dc:	31 97       	sbiw	r30, 0x01	; 1
 5de:	f1 f7       	brne	.-4      	; 0x5dc <tmc40bit_readInt+0x12c>
 5e0:	00 c0       	rjmp	.+0      	; 0x5e2 <tmc40bit_readInt+0x132>
 5e2:	00 00       	nop
            {
                Uart_Transmit_IT_PC(",");
            }
        }
        _delay_ms(10);
        Uart_Transmit_IT_PC("\r");
 5e4:	8a e1       	ldi	r24, 0x1A	; 26
 5e6:	92 e0       	ldi	r25, 0x02	; 2
 5e8:	99 d2       	rcall	.+1330   	; 0xb1c <Uart_Transmit_IT_PC>
 5ea:	c5 01       	movw	r24, r10
    }

    // Return int32_t value
    return value;
}
 5ec:	b4 01       	movw	r22, r8
 5ee:	2b 96       	adiw	r28, 0x0b	; 11
 5f0:	0f b6       	in	r0, 0x3f	; 63
 5f2:	f8 94       	cli
 5f4:	de bf       	out	0x3e, r29	; 62
 5f6:	0f be       	out	0x3f, r0	; 63
 5f8:	cd bf       	out	0x3d, r28	; 61
 5fa:	df 91       	pop	r29
 5fc:	cf 91       	pop	r28
 5fe:	1f 91       	pop	r17
 600:	0f 91       	pop	r16
 602:	ff 90       	pop	r15
 604:	ef 90       	pop	r14
 606:	df 90       	pop	r13
 608:	cf 90       	pop	r12
 60a:	bf 90       	pop	r11
 60c:	af 90       	pop	r10
 60e:	9f 90       	pop	r9
 610:	8f 90       	pop	r8
 612:	7f 90       	pop	r7
 614:	6f 90       	pop	r6
 616:	5f 90       	pop	r5
 618:	08 95       	ret

0000061a <tmc4671_readInt>:
 61a:	4a cf       	rjmp	.-364    	; 0x4b0 <tmc40bit_readInt>
}

int32_t tmc4671_readInt(unsigned int motor, unsigned char address)
{
    return tmc40bit_readInt(motor, address);
}
 61c:	08 95       	ret

0000061e <initTMC4671_Openloop>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
 61e:	20 e0       	ldi	r18, 0x00	; 0
 620:	30 e0       	ldi	r19, 0x00	; 0
 622:	a9 01       	movw	r20, r18
 624:	67 e1       	ldi	r22, 0x17	; 23
 626:	80 e0       	ldi	r24, 0x00	; 0
 628:	90 e0       	ldi	r25, 0x00	; 0
 62a:	bb de       	rcall	.-650    	; 0x3a2 <tmc40bit_writeInt>
 62c:	23 e0       	ldi	r18, 0x03	; 3
 62e:	30 e0       	ldi	r19, 0x00	; 0
 630:	a9 01       	movw	r20, r18
 632:	6b e1       	ldi	r22, 0x1B	; 27
 634:	80 e0       	ldi	r24, 0x00	; 0
 636:	90 e0       	ldi	r25, 0x00	; 0
 638:	b4 de       	rcall	.-664    	; 0x3a2 <tmc40bit_writeInt>
 63a:	2f e9       	ldi	r18, 0x9F	; 159
 63c:	3f e0       	ldi	r19, 0x0F	; 15
 63e:	40 e0       	ldi	r20, 0x00	; 0
 640:	50 e0       	ldi	r21, 0x00	; 0
 642:	68 e1       	ldi	r22, 0x18	; 24
 644:	80 e0       	ldi	r24, 0x00	; 0
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	ac de       	rcall	.-680    	; 0x3a2 <tmc40bit_writeInt>
 64a:	29 e1       	ldi	r18, 0x19	; 25
 64c:	39 e1       	ldi	r19, 0x19	; 25
 64e:	40 e0       	ldi	r20, 0x00	; 0
 650:	50 e0       	ldi	r21, 0x00	; 0
 652:	69 e1       	ldi	r22, 0x19	; 25
 654:	80 e0       	ldi	r24, 0x00	; 0
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	a4 de       	rcall	.-696    	; 0x3a2 <tmc40bit_writeInt>
 65a:	27 e0       	ldi	r18, 0x07	; 7
 65c:	30 e0       	ldi	r19, 0x00	; 0
 65e:	40 e0       	ldi	r20, 0x00	; 0
 660:	50 e0       	ldi	r21, 0x00	; 0
 662:	6a e1       	ldi	r22, 0x1A	; 26
 664:	80 e0       	ldi	r24, 0x00	; 0
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	9c de       	rcall	.-712    	; 0x3a2 <tmc40bit_writeInt>
 66a:	20 e0       	ldi	r18, 0x00	; 0
 66c:	30 e0       	ldi	r19, 0x00	; 0
 66e:	a9 01       	movw	r20, r18
 670:	6f e1       	ldi	r22, 0x1F	; 31
 672:	80 e0       	ldi	r24, 0x00	; 0
 674:	90 e0       	ldi	r25, 0x00	; 0
 676:	95 de       	rcall	.-726    	; 0x3a2 <tmc40bit_writeInt>
 678:	2c e3       	ldi	r18, 0x3C	; 60
 67a:	30 e0       	ldi	r19, 0x00	; 0
 67c:	40 e0       	ldi	r20, 0x00	; 0
 67e:	50 e0       	ldi	r21, 0x00	; 0
 680:	60 e2       	ldi	r22, 0x20	; 32
 682:	80 e0       	ldi	r24, 0x00	; 0
 684:	90 e0       	ldi	r25, 0x00	; 0
 686:	8d de       	rcall	.-742    	; 0x3a2 <tmc40bit_writeInt>
 688:	26 ef       	ldi	r18, 0xF6	; 246
 68a:	3f ef       	ldi	r19, 0xFF	; 255
 68c:	4f ef       	ldi	r20, 0xFF	; 255
 68e:	5f ef       	ldi	r21, 0xFF	; 255
 690:	61 e2       	ldi	r22, 0x21	; 33
 692:	80 e0       	ldi	r24, 0x00	; 0
 694:	90 e0       	ldi	r25, 0x00	; 0
 696:	85 de       	rcall	.-758    	; 0x3a2 <tmc40bit_writeInt>
 698:	22 e0       	ldi	r18, 0x02	; 2
 69a:	30 e0       	ldi	r19, 0x00	; 0
 69c:	40 e0       	ldi	r20, 0x00	; 0
 69e:	50 e0       	ldi	r21, 0x00	; 0
 6a0:	62 e5       	ldi	r22, 0x52	; 82
 6a2:	80 e0       	ldi	r24, 0x00	; 0
 6a4:	90 e0       	ldi	r25, 0x00	; 0
 6a6:	7d de       	rcall	.-774    	; 0x3a2 <tmc40bit_writeInt>
 6a8:	20 ea       	ldi	r18, 0xA0	; 160
 6aa:	3f e0       	ldi	r19, 0x0F	; 15
 6ac:	40 e0       	ldi	r20, 0x00	; 0
 6ae:	50 e0       	ldi	r21, 0x00	; 0
 6b0:	64 e2       	ldi	r22, 0x24	; 36
 6b2:	80 e0       	ldi	r24, 0x00	; 0
 6b4:	90 e0       	ldi	r25, 0x00	; 0
 6b6:	75 de       	rcall	.-790    	; 0x3a2 <tmc40bit_writeInt>
 6b8:	28 e0       	ldi	r18, 0x08	; 8
 6ba:	30 e0       	ldi	r19, 0x00	; 0
 6bc:	40 e0       	ldi	r20, 0x00	; 0
 6be:	50 e0       	ldi	r21, 0x00	; 0
 6c0:	63 e6       	ldi	r22, 0x63	; 99
 6c2:	80 e0       	ldi	r24, 0x00	; 0
 6c4:	90 e0       	ldi	r25, 0x00	; 0
 6c6:	6d de       	rcall	.-806    	; 0x3a2 <tmc40bit_writeInt>
 6c8:	2c e3       	ldi	r18, 0x3C	; 60
 6ca:	30 e0       	ldi	r19, 0x00	; 0
 6cc:	40 e0       	ldi	r20, 0x00	; 0
 6ce:	50 e0       	ldi	r21, 0x00	; 0
 6d0:	61 e2       	ldi	r22, 0x21	; 33
 6d2:	80 e0       	ldi	r24, 0x00	; 0
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	65 de       	rcall	.-822    	; 0x3a2 <tmc40bit_writeInt>
 6d8:	2f ef       	ldi	r18, 0xFF	; 255
 6da:	87 ea       	ldi	r24, 0xA7	; 167
 6dc:	91 e6       	ldi	r25, 0x61	; 97
 6de:	21 50       	subi	r18, 0x01	; 1
 6e0:	80 40       	sbci	r24, 0x00	; 0
 6e2:	90 40       	sbci	r25, 0x00	; 0
 6e4:	e1 f7       	brne	.-8      	; 0x6de <initTMC4671_Openloop+0xc0>
 6e6:	00 c0       	rjmp	.+0      	; 0x6e8 <initTMC4671_Openloop+0xca>
 6e8:	00 00       	nop
 6ea:	24 ec       	ldi	r18, 0xC4	; 196
 6ec:	3f ef       	ldi	r19, 0xFF	; 255
 6ee:	4f ef       	ldi	r20, 0xFF	; 255
 6f0:	5f ef       	ldi	r21, 0xFF	; 255
 6f2:	61 e2       	ldi	r22, 0x21	; 33
 6f4:	80 e0       	ldi	r24, 0x00	; 0
 6f6:	90 e0       	ldi	r25, 0x00	; 0
 6f8:	54 de       	rcall	.-856    	; 0x3a2 <tmc40bit_writeInt>
 6fa:	2f ef       	ldi	r18, 0xFF	; 255
 6fc:	8f e4       	ldi	r24, 0x4F	; 79
 6fe:	93 ec       	ldi	r25, 0xC3	; 195
 700:	21 50       	subi	r18, 0x01	; 1
 702:	80 40       	sbci	r24, 0x00	; 0
 704:	90 40       	sbci	r25, 0x00	; 0
 706:	e1 f7       	brne	.-8      	; 0x700 <initTMC4671_Openloop+0xe2>
 708:	00 c0       	rjmp	.+0      	; 0x70a <initTMC4671_Openloop+0xec>
 70a:	00 00       	nop
 70c:	20 e0       	ldi	r18, 0x00	; 0
 70e:	30 e0       	ldi	r19, 0x00	; 0
 710:	a9 01       	movw	r20, r18
 712:	61 e2       	ldi	r22, 0x21	; 33
 714:	80 e0       	ldi	r24, 0x00	; 0
 716:	90 e0       	ldi	r25, 0x00	; 0
 718:	44 de       	rcall	.-888    	; 0x3a2 <tmc40bit_writeInt>
 71a:	2f ef       	ldi	r18, 0xFF	; 255
 71c:	87 ea       	ldi	r24, 0xA7	; 167
 71e:	91 e6       	ldi	r25, 0x61	; 97
 720:	21 50       	subi	r18, 0x01	; 1
 722:	80 40       	sbci	r24, 0x00	; 0
 724:	90 40       	sbci	r25, 0x00	; 0
 726:	e1 f7       	brne	.-8      	; 0x720 <initTMC4671_Openloop+0x102>
 728:	00 c0       	rjmp	.+0      	; 0x72a <initTMC4671_Openloop+0x10c>
 72a:	00 00       	nop
 72c:	20 e0       	ldi	r18, 0x00	; 0
 72e:	30 e0       	ldi	r19, 0x00	; 0
 730:	a9 01       	movw	r20, r18
 732:	64 e2       	ldi	r22, 0x24	; 36
 734:	80 e0       	ldi	r24, 0x00	; 0
 736:	90 e0       	ldi	r25, 0x00	; 0
 738:	34 ce       	rjmp	.-920    	; 0x3a2 <tmc40bit_writeInt>
 73a:	08 95       	ret

0000073c <read_registers_TMC4671>:
}

void read_registers_TMC4671(void)
{
	uint8_t deb = 1;
    tmc4671_readInt(deb, TMC4671_MOTOR_TYPE_N_POLE_PAIRS);
 73c:	6b e1       	ldi	r22, 0x1B	; 27
 73e:	81 e0       	ldi	r24, 0x01	; 1
 740:	90 e0       	ldi	r25, 0x00	; 0
 742:	6b df       	rcall	.-298    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_POLARITIES);
 744:	67 e1       	ldi	r22, 0x17	; 23
 746:	81 e0       	ldi	r24, 0x01	; 1
 748:	90 e0       	ldi	r25, 0x00	; 0
 74a:	67 df       	rcall	.-306    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_MAXCNT);
 74c:	68 e1       	ldi	r22, 0x18	; 24
 74e:	81 e0       	ldi	r24, 0x01	; 1
 750:	90 e0       	ldi	r25, 0x00	; 0
 752:	63 df       	rcall	.-314    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_BBM_H_BBM_L);
 754:	69 e1       	ldi	r22, 0x19	; 25
 756:	81 e0       	ldi	r24, 0x01	; 1
 758:	90 e0       	ldi	r25, 0x00	; 0
 75a:	5f df       	rcall	.-322    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_SV_CHOP);
 75c:	6a e1       	ldi	r22, 0x1A	; 26
 75e:	81 e0       	ldi	r24, 0x01	; 1
 760:	90 e0       	ldi	r25, 0x00	; 0
 762:	5b df       	rcall	.-330    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_OPENLOOP_MODE);
 764:	6f e1       	ldi	r22, 0x1F	; 31
 766:	81 e0       	ldi	r24, 0x01	; 1
 768:	90 e0       	ldi	r25, 0x00	; 0
 76a:	57 df       	rcall	.-338    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_OPENLOOP_ACCELERATION);
 76c:	60 e2       	ldi	r22, 0x20	; 32
 76e:	81 e0       	ldi	r24, 0x01	; 1
 770:	90 e0       	ldi	r25, 0x00	; 0
 772:	53 df       	rcall	.-346    	; 0x61a <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_OPENLOOP_VELOCITY_TARGET);
 774:	61 e2       	ldi	r22, 0x21	; 33
 776:	81 e0       	ldi	r24, 0x01	; 1
 778:	90 e0       	ldi	r25, 0x00	; 0
 77a:	4f cf       	rjmp	.-354    	; 0x61a <tmc4671_readInt>
 77c:	08 95       	ret

0000077e <tmc6200_readInt>:
 77e:	5f 92       	push	r5
#include "TMC6200.h"
#include <util/delay.h>

// spi access
int tmc6200_readInt(uint8_t debug_message, uint8_t address)
{	
 780:	6f 92       	push	r6
 782:	7f 92       	push	r7
 784:	8f 92       	push	r8
 786:	9f 92       	push	r9
 788:	af 92       	push	r10
 78a:	bf 92       	push	r11
 78c:	cf 92       	push	r12
 78e:	df 92       	push	r13
 790:	ef 92       	push	r14
 792:	ff 92       	push	r15
 794:	0f 93       	push	r16
 796:	1f 93       	push	r17
 798:	cf 93       	push	r28
 79a:	df 93       	push	r29
 79c:	cd b7       	in	r28, 0x3d	; 61
 79e:	de b7       	in	r29, 0x3e	; 62
 7a0:	2b 97       	sbiw	r28, 0x0b	; 11
 7a2:	0f b6       	in	r0, 0x3f	; 63
 7a4:	f8 94       	cli
 7a6:	de bf       	out	0x3e, r29	; 62
 7a8:	0f be       	out	0x3f, r0	; 63
 7aa:	cd bf       	out	0x3d, r28	; 61
 7ac:	18 2f       	mov	r17, r24
	// Read-Buffer (Array uint8_t)
	char rbuf[6] = {'\0'};
 7ae:	fe 01       	movw	r30, r28
 7b0:	31 96       	adiw	r30, 0x01	; 1
 7b2:	86 e0       	ldi	r24, 0x06	; 6
 7b4:	df 01       	movw	r26, r30
 7b6:	1d 92       	st	X+, r1
 7b8:	8a 95       	dec	r24
 7ba:	e9 f7       	brne	.-6      	; 0x7b6 <tmc6200_readInt+0x38>
	
	// Return-Value (uint32_t)
	int32_t value;
	
	// Read-Mode (First Bit = 0)
	address &= 0x7F;
 7bc:	06 2f       	mov	r16, r22
 7be:	0f 77       	andi	r16, 0x7F	; 127
	
	rbuf[0] = address;
 7c0:	09 83       	std	Y+1, r16	; 0x01
	
	// CS TMC6200 LOW
	enable_Slave(TMC6200);
 7c2:	81 e0       	ldi	r24, 0x01	; 1
 7c4:	cc dd       	rcall	.-1128   	; 0x35e <enable_Slave>

	// write address
	spi_transmit(address);
 7c6:	80 2f       	mov	r24, r16
 7c8:	bf dd       	rcall	.-1154   	; 0x348 <spi_transmit>
 7ca:	7e 01       	movw	r14, r28
 7cc:	b2 e0       	ldi	r27, 0x02	; 2
 7ce:	eb 0e       	add	r14, r27
 7d0:	f1 1c       	adc	r15, r1
 7d2:	6e 01       	movw	r12, r28
 7d4:	e6 e0       	ldi	r30, 0x06	; 6
 7d6:	ce 0e       	add	r12, r30

	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
	{
		rbuf[k] = spi_receive();
 7d8:	d1 1c       	adc	r13, r1
 7da:	bb dd       	rcall	.-1162   	; 0x352 <spi_receive>
 7dc:	d7 01       	movw	r26, r14
 7de:	8d 93       	st	X+, r24
 7e0:	7d 01       	movw	r14, r26

	// write address
	spi_transmit(address);

	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
 7e2:	ac 15       	cp	r26, r12
 7e4:	bd 05       	cpc	r27, r13
	{
		rbuf[k] = spi_receive();
	}
	
	// CS TMC600 HIGH
	disable_Slave(TMC6200);
 7e6:	c9 f7       	brne	.-14     	; 0x7da <tmc6200_readInt+0x5c>
 7e8:	81 e0       	ldi	r24, 0x01	; 1
 7ea:	c6 dd       	rcall	.-1140   	; 0x378 <disable_Slave>
	
	// Generate uint32_t return value
	value = rbuf[1];
 7ec:	8a 80       	ldd	r8, Y+2	; 0x02
 7ee:	91 2c       	mov	r9, r1
 7f0:	a1 2c       	mov	r10, r1
 7f2:	b1 2c       	mov	r11, r1
	value <<= 8;
 7f4:	ba 2c       	mov	r11, r10
 7f6:	a9 2c       	mov	r10, r9
 7f8:	98 2c       	mov	r9, r8
 7fa:	88 24       	eor	r8, r8
	value |= rbuf[2];
 7fc:	8b 81       	ldd	r24, Y+3	; 0x03
 7fe:	88 2a       	or	r8, r24
	value <<= 8;
 800:	ba 2c       	mov	r11, r10
 802:	a9 2c       	mov	r10, r9
 804:	98 2c       	mov	r9, r8
 806:	88 24       	eor	r8, r8
	value |= rbuf[3];
 808:	8c 81       	ldd	r24, Y+4	; 0x04
 80a:	88 2a       	or	r8, r24
	value <<= 8;
 80c:	ba 2c       	mov	r11, r10
 80e:	a9 2c       	mov	r10, r9
 810:	98 2c       	mov	r9, r8
 812:	88 24       	eor	r8, r8
	value |= rbuf[4];
 814:	8d 81       	ldd	r24, Y+5	; 0x05
 816:	88 2a       	or	r8, r24

	if (debug_message == 1)
 818:	11 30       	cpi	r17, 0x01	; 1
 81a:	09 f0       	breq	.+2      	; 0x81e <tmc6200_readInt+0xa0>
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
 81c:	4c c0       	rjmp	.+152    	; 0x8b6 <tmc6200_readInt+0x138>
 81e:	80 e3       	ldi	r24, 0x30	; 48
 820:	92 e0       	ldi	r25, 0x02	; 2
 822:	7c d1       	rcall	.+760    	; 0xb1c <Uart_Transmit_IT_PC>
 824:	fe 01       	movw	r30, r28
 826:	31 96       	adiw	r30, 0x01	; 1
 828:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
 82a:	00 e0       	ldi	r16, 0x00	; 0
 82c:	10 e0       	ldi	r17, 0x00	; 0
		{
			// itoa-Buffer (Debug)
			char buff[5] = {'0'};
 82e:	0f 2e       	mov	r0, r31
 830:	f5 e0       	ldi	r31, 0x05	; 5
 832:	5f 2e       	mov	r5, r31
 834:	f0 2d       	mov	r31, r0
 836:	7e 01       	movw	r14, r28
 838:	f7 e0       	ldi	r31, 0x07	; 7
 83a:	ef 0e       	add	r14, r31
 83c:	f1 1c       	adc	r15, r1
 83e:	0f 2e       	mov	r0, r31
 840:	f0 e3       	ldi	r31, 0x30	; 48
 842:	6f 2e       	mov	r6, r31
 844:	f0 2d       	mov	r31, r0
 846:	d7 01       	movw	r26, r14
 848:	e5 2d       	mov	r30, r5
 84a:	1d 92       	st	X+, r1
 84c:	ea 95       	dec	r30
 84e:	e9 f7       	brne	.-6      	; 0x84a <tmc6200_readInt+0xcc>
 850:	6f 82       	std	Y+7, r6	; 0x07
			
			if (rbuf[count] == 0)
 852:	d6 01       	movw	r26, r12
 854:	7d 90       	ld	r7, X+
 856:	6d 01       	movw	r12, r26
 858:	71 10       	cpse	r7, r1
			{
				Uart_Transmit_IT_PC("00");
 85a:	04 c0       	rjmp	.+8      	; 0x864 <tmc6200_readInt+0xe6>
 85c:	85 e1       	ldi	r24, 0x15	; 21
 85e:	92 e0       	ldi	r25, 0x02	; 2
 860:	5d d1       	rcall	.+698    	; 0xb1c <Uart_Transmit_IT_PC>
			}
			else if (rbuf[count] < 0x10)
 862:	15 c0       	rjmp	.+42     	; 0x88e <tmc6200_readInt+0x110>
 864:	bf e0       	ldi	r27, 0x0F	; 15
 866:	b7 15       	cp	r27, r7
			{
				Uart_Transmit_IT_PC("0");
 868:	58 f0       	brcs	.+22     	; 0x880 <tmc6200_readInt+0x102>
 86a:	86 e1       	ldi	r24, 0x16	; 22
 86c:	92 e0       	ldi	r25, 0x02	; 2
 86e:	56 d1       	rcall	.+684    	; 0xb1c <Uart_Transmit_IT_PC>
 870:	40 e1       	ldi	r20, 0x10	; 16
 872:	b7 01       	movw	r22, r14
 874:	87 2d       	mov	r24, r7
 876:	90 e0       	ldi	r25, 0x00	; 0
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 878:	dc d1       	rcall	.+952    	; 0xc32 <__itoa_ncheck>
 87a:	c7 01       	movw	r24, r14
 87c:	4f d1       	rcall	.+670    	; 0xb1c <Uart_Transmit_IT_PC>
 87e:	07 c0       	rjmp	.+14     	; 0x88e <tmc6200_readInt+0x110>
 880:	40 e1       	ldi	r20, 0x10	; 16
 882:	b7 01       	movw	r22, r14
 884:	87 2d       	mov	r24, r7
 886:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 888:	d4 d1       	rcall	.+936    	; 0xc32 <__itoa_ncheck>
 88a:	c7 01       	movw	r24, r14
 88c:	47 d1       	rcall	.+654    	; 0xb1c <Uart_Transmit_IT_PC>
			}
			if (count <4)
 88e:	04 30       	cpi	r16, 0x04	; 4
 890:	11 05       	cpc	r17, r1
 892:	1c f4       	brge	.+6      	; 0x89a <tmc6200_readInt+0x11c>
			{
				Uart_Transmit_IT_PC(",");
 894:	88 e1       	ldi	r24, 0x18	; 24
 896:	92 e0       	ldi	r25, 0x02	; 2
 898:	41 d1       	rcall	.+642    	; 0xb1c <Uart_Transmit_IT_PC>
 89a:	0f 5f       	subi	r16, 0xFF	; 255

	if (debug_message == 1)
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
 89c:	1f 4f       	sbci	r17, 0xFF	; 255
 89e:	05 30       	cpi	r16, 0x05	; 5
 8a0:	11 05       	cpc	r17, r1
 8a2:	89 f6       	brne	.-94     	; 0x846 <tmc6200_readInt+0xc8>
 8a4:	ef e3       	ldi	r30, 0x3F	; 63
 8a6:	fc e9       	ldi	r31, 0x9C	; 156
 8a8:	31 97       	sbiw	r30, 0x01	; 1
 8aa:	f1 f7       	brne	.-4      	; 0x8a8 <tmc6200_readInt+0x12a>
 8ac:	00 c0       	rjmp	.+0      	; 0x8ae <tmc6200_readInt+0x130>
 8ae:	00 00       	nop
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
 8b0:	8a e1       	ldi	r24, 0x1A	; 26
 8b2:	92 e0       	ldi	r25, 0x02	; 2
 8b4:	33 d1       	rcall	.+614    	; 0xb1c <Uart_Transmit_IT_PC>
 8b6:	c4 01       	movw	r24, r8
	}
	
	// Return int32_t value
	return value;
}
 8b8:	2b 96       	adiw	r28, 0x0b	; 11
 8ba:	0f b6       	in	r0, 0x3f	; 63
 8bc:	f8 94       	cli
 8be:	de bf       	out	0x3e, r29	; 62
 8c0:	0f be       	out	0x3f, r0	; 63
 8c2:	cd bf       	out	0x3d, r28	; 61
 8c4:	df 91       	pop	r29
 8c6:	cf 91       	pop	r28
 8c8:	1f 91       	pop	r17
 8ca:	0f 91       	pop	r16
 8cc:	ff 90       	pop	r15
 8ce:	ef 90       	pop	r14
 8d0:	df 90       	pop	r13
 8d2:	cf 90       	pop	r12
 8d4:	bf 90       	pop	r11
 8d6:	af 90       	pop	r10
 8d8:	9f 90       	pop	r9
 8da:	8f 90       	pop	r8
 8dc:	7f 90       	pop	r7
 8de:	6f 90       	pop	r6
 8e0:	5f 90       	pop	r5
 8e2:	08 95       	ret

000008e4 <tmc6200_writeInt>:
 8e4:	cf 92       	push	r12

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
 8e6:	df 92       	push	r13
 8e8:	ef 92       	push	r14
 8ea:	ff 92       	push	r15
 8ec:	0f 93       	push	r16
 8ee:	1f 93       	push	r17
 8f0:	cf 93       	push	r28
 8f2:	df 93       	push	r29
 8f4:	cd b7       	in	r28, 0x3d	; 61
 8f6:	de b7       	in	r29, 0x3e	; 62
 8f8:	2b 97       	sbiw	r28, 0x0b	; 11
 8fa:	0f b6       	in	r0, 0x3f	; 63
 8fc:	f8 94       	cli
 8fe:	de bf       	out	0x3e, r29	; 62
 900:	0f be       	out	0x3f, r0	; 63
 902:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
 904:	fe 01       	movw	r30, r28
 906:	31 96       	adiw	r30, 0x01	; 1
 908:	96 e0       	ldi	r25, 0x06	; 6
 90a:	df 01       	movw	r26, r30
 90c:	1d 92       	st	X+, r1
 90e:	9a 95       	dec	r25
 910:	e9 f7       	brne	.-6      	; 0x90c <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
 912:	60 68       	ori	r22, 0x80	; 128
 914:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
 916:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
 918:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
 91a:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
 91c:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
 91e:	81 30       	cpi	r24, 0x01	; 1
 920:	09 f0       	breq	.+2      	; 0x924 <tmc6200_writeInt+0x40>
 922:	46 c0       	rjmp	.+140    	; 0x9b0 <tmc6200_writeInt+0xcc>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
 924:	36 96       	adiw	r30, 0x06	; 6
 926:	85 e0       	ldi	r24, 0x05	; 5
 928:	df 01       	movw	r26, r30
 92a:	1d 92       	st	X+, r1
 92c:	8a 95       	dec	r24
 92e:	e9 f7       	brne	.-6      	; 0x92a <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
 930:	84 e4       	ldi	r24, 0x44	; 68
 932:	92 e0       	ldi	r25, 0x02	; 2
 934:	f3 d0       	rcall	.+486    	; 0xb1c <Uart_Transmit_IT_PC>
 936:	fe 01       	movw	r30, r28
 938:	31 96       	adiw	r30, 0x01	; 1
 93a:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
 93c:	00 e0       	ldi	r16, 0x00	; 0
 93e:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
 940:	d6 01       	movw	r26, r12
 942:	fd 90       	ld	r15, X+
 944:	6d 01       	movw	r12, r26
 946:	f1 10       	cpse	r15, r1
 948:	04 c0       	rjmp	.+8      	; 0x952 <tmc6200_writeInt+0x6e>
			{
				Uart_Transmit_IT_PC("00");
 94a:	85 e1       	ldi	r24, 0x15	; 21
 94c:	92 e0       	ldi	r25, 0x02	; 2
 94e:	e6 d0       	rcall	.+460    	; 0xb1c <Uart_Transmit_IT_PC>
 950:	1b c0       	rjmp	.+54     	; 0x988 <tmc6200_writeInt+0xa4>
			}
			else if (tbuf[count] < 0x10)
 952:	bf e0       	ldi	r27, 0x0F	; 15
 954:	bf 15       	cp	r27, r15
 956:	70 f0       	brcs	.+28     	; 0x974 <tmc6200_writeInt+0x90>
			{
				Uart_Transmit_IT_PC("0");
 958:	86 e1       	ldi	r24, 0x16	; 22
 95a:	92 e0       	ldi	r25, 0x02	; 2
 95c:	df d0       	rcall	.+446    	; 0xb1c <Uart_Transmit_IT_PC>
 95e:	40 e1       	ldi	r20, 0x10	; 16
 960:	be 01       	movw	r22, r28
 962:	69 5f       	subi	r22, 0xF9	; 249
 964:	7f 4f       	sbci	r23, 0xFF	; 255
 966:	8f 2d       	mov	r24, r15
 968:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 96a:	63 d1       	rcall	.+710    	; 0xc32 <__itoa_ncheck>
 96c:	ce 01       	movw	r24, r28
 96e:	07 96       	adiw	r24, 0x07	; 7
 970:	d5 d0       	rcall	.+426    	; 0xb1c <Uart_Transmit_IT_PC>
 972:	0a c0       	rjmp	.+20     	; 0x988 <tmc6200_writeInt+0xa4>
 974:	40 e1       	ldi	r20, 0x10	; 16
 976:	be 01       	movw	r22, r28
 978:	69 5f       	subi	r22, 0xF9	; 249
 97a:	7f 4f       	sbci	r23, 0xFF	; 255
 97c:	8f 2d       	mov	r24, r15
 97e:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 980:	58 d1       	rcall	.+688    	; 0xc32 <__itoa_ncheck>
 982:	ce 01       	movw	r24, r28
 984:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
 986:	ca d0       	rcall	.+404    	; 0xb1c <Uart_Transmit_IT_PC>
 988:	04 30       	cpi	r16, 0x04	; 4
 98a:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
 98c:	1c f4       	brge	.+6      	; 0x994 <tmc6200_writeInt+0xb0>
 98e:	88 e1       	ldi	r24, 0x18	; 24
 990:	92 e0       	ldi	r25, 0x02	; 2
 992:	c4 d0       	rcall	.+392    	; 0xb1c <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
 994:	0f 5f       	subi	r16, 0xFF	; 255
 996:	1f 4f       	sbci	r17, 0xFF	; 255
 998:	05 30       	cpi	r16, 0x05	; 5
 99a:	11 05       	cpc	r17, r1
 99c:	89 f6       	brne	.-94     	; 0x940 <tmc6200_writeInt+0x5c>
 99e:	ef e3       	ldi	r30, 0x3F	; 63
 9a0:	fc e9       	ldi	r31, 0x9C	; 156
 9a2:	31 97       	sbiw	r30, 0x01	; 1
 9a4:	f1 f7       	brne	.-4      	; 0x9a2 <tmc6200_writeInt+0xbe>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
 9a6:	00 c0       	rjmp	.+0      	; 0x9a8 <tmc6200_writeInt+0xc4>
 9a8:	00 00       	nop
 9aa:	8a e1       	ldi	r24, 0x1A	; 26
 9ac:	92 e0       	ldi	r25, 0x02	; 2
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
 9ae:	b6 d0       	rcall	.+364    	; 0xb1c <Uart_Transmit_IT_PC>
 9b0:	81 e0       	ldi	r24, 0x01	; 1
 9b2:	d5 dc       	rcall	.-1622   	; 0x35e <enable_Slave>
 9b4:	8e 01       	movw	r16, r28
 9b6:	0f 5f       	subi	r16, 0xFF	; 255
 9b8:	1f 4f       	sbci	r17, 0xFF	; 255
 9ba:	7e 01       	movw	r14, r28
 9bc:	f6 e0       	ldi	r31, 0x06	; 6
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
    {
//          softspi_write_uint8(tbuf[count]);
	    spi_transmit(tbuf[count]);
 9be:	ef 0e       	add	r14, r31
 9c0:	f1 1c       	adc	r15, r1
 9c2:	d8 01       	movw	r26, r16
 9c4:	8d 91       	ld	r24, X+
 9c6:	8d 01       	movw	r16, r26

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
 9c8:	bf dc       	rcall	.-1666   	; 0x348 <spi_transmit>
 9ca:	0e 15       	cp	r16, r14
 9cc:	1f 05       	cpc	r17, r15
//          softspi_write_uint8(tbuf[count]);
	    spi_transmit(tbuf[count]);
    }
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
 9ce:	c9 f7       	brne	.-14     	; 0x9c2 <tmc6200_writeInt+0xde>
 9d0:	81 e0       	ldi	r24, 0x01	; 1
 9d2:	d2 dc       	rcall	.-1628   	; 0x378 <disable_Slave>
}
 9d4:	2b 96       	adiw	r28, 0x0b	; 11
 9d6:	0f b6       	in	r0, 0x3f	; 63
 9d8:	f8 94       	cli
 9da:	de bf       	out	0x3e, r29	; 62
 9dc:	0f be       	out	0x3f, r0	; 63
 9de:	cd bf       	out	0x3d, r28	; 61
 9e0:	df 91       	pop	r29
 9e2:	cf 91       	pop	r28
 9e4:	1f 91       	pop	r17
 9e6:	0f 91       	pop	r16
 9e8:	ff 90       	pop	r15
 9ea:	ef 90       	pop	r14
 9ec:	df 90       	pop	r13
 9ee:	cf 90       	pop	r12
 9f0:	08 95       	ret

000009f2 <initTMC6200>:

void initTMC6200(void)
{
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 9f2:	e8 e0       	ldi	r30, 0x08	; 8
 9f4:	f1 e0       	ldi	r31, 0x01	; 1
 9f6:	80 81       	ld	r24, Z
 9f8:	80 61       	ori	r24, 0x10	; 16
 9fa:	80 83       	st	Z, r24
 9fc:	2f ef       	ldi	r18, 0xFF	; 255
 9fe:	81 ee       	ldi	r24, 0xE1	; 225
 a00:	94 e0       	ldi	r25, 0x04	; 4
 a02:	21 50       	subi	r18, 0x01	; 1
 a04:	80 40       	sbci	r24, 0x00	; 0
 a06:	90 40       	sbci	r25, 0x00	; 0
 a08:	e1 f7       	brne	.-8      	; 0xa02 <initTMC6200+0x10>
 a0a:	00 c0       	rjmp	.+0      	; 0xa0c <initTMC6200+0x1a>
 a0c:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 a0e:	80 81       	ld	r24, Z
 a10:	8f 7e       	andi	r24, 0xEF	; 239
 a12:	80 83       	st	Z, r24
 a14:	2f ef       	ldi	r18, 0xFF	; 255
 a16:	81 ee       	ldi	r24, 0xE1	; 225
 a18:	94 e0       	ldi	r25, 0x04	; 4
 a1a:	21 50       	subi	r18, 0x01	; 1
 a1c:	80 40       	sbci	r24, 0x00	; 0
 a1e:	90 40       	sbci	r25, 0x00	; 0
 a20:	e1 f7       	brne	.-8      	; 0xa1a <initTMC6200+0x28>
 a22:	00 c0       	rjmp	.+0      	; 0xa24 <initTMC6200+0x32>
 a24:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 a26:	80 81       	ld	r24, Z
 a28:	80 61       	ori	r24, 0x10	; 16
 a2a:	80 83       	st	Z, r24
 a2c:	2f ef       	ldi	r18, 0xFF	; 255
 a2e:	83 ed       	ldi	r24, 0xD3	; 211
 a30:	90 e3       	ldi	r25, 0x30	; 48
 a32:	21 50       	subi	r18, 0x01	; 1
 a34:	80 40       	sbci	r24, 0x00	; 0
 a36:	90 40       	sbci	r25, 0x00	; 0
 a38:	e1 f7       	brne	.-8      	; 0xa32 <initTMC6200+0x40>
 a3a:	00 c0       	rjmp	.+0      	; 0xa3c <initTMC6200+0x4a>
 a3c:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(1, TMC6200_GCONF, 0x00000010);		// current amplification: 10
 a3e:	20 e1       	ldi	r18, 0x10	; 16
 a40:	30 e0       	ldi	r19, 0x00	; 0
 a42:	40 e0       	ldi	r20, 0x00	; 0
 a44:	50 e0       	ldi	r21, 0x00	; 0
 a46:	60 e0       	ldi	r22, 0x00	; 0
 a48:	81 e0       	ldi	r24, 0x01	; 1
 a4a:	4c df       	rcall	.-360    	; 0x8e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_GSTAT, 0x00000000);
 a4c:	20 e0       	ldi	r18, 0x00	; 0
 a4e:	30 e0       	ldi	r19, 0x00	; 0
 a50:	a9 01       	movw	r20, r18
 a52:	61 e0       	ldi	r22, 0x01	; 1
 a54:	81 e0       	ldi	r24, 0x01	; 1
 a56:	46 df       	rcall	.-372    	; 0x8e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_OTP_PROG, 0x00000000);     //
 a58:	20 e0       	ldi	r18, 0x00	; 0
 a5a:	30 e0       	ldi	r19, 0x00	; 0
 a5c:	a9 01       	movw	r20, r18
 a5e:	66 e0       	ldi	r22, 0x06	; 6
 a60:	81 e0       	ldi	r24, 0x01	; 1
 a62:	40 df       	rcall	.-384    	; 0x8e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
 a64:	2f e0       	ldi	r18, 0x0F	; 15
 a66:	30 e0       	ldi	r19, 0x00	; 0
 a68:	40 e0       	ldi	r20, 0x00	; 0
 a6a:	50 e0       	ldi	r21, 0x00	; 0
 a6c:	68 e0       	ldi	r22, 0x08	; 8
 a6e:	81 e0       	ldi	r24, 0x01	; 1
 a70:	39 df       	rcall	.-398    	; 0x8e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_SHORT_CONF, 0x13010606);	// default
 a72:	26 e0       	ldi	r18, 0x06	; 6
 a74:	36 e0       	ldi	r19, 0x06	; 6
 a76:	41 e0       	ldi	r20, 0x01	; 1
 a78:	53 e1       	ldi	r21, 0x13	; 19
 a7a:	69 e0       	ldi	r22, 0x09	; 9
 a7c:	81 e0       	ldi	r24, 0x01	; 1
 a7e:	32 df       	rcall	.-412    	; 0x8e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
 a80:	24 e0       	ldi	r18, 0x04	; 4
 a82:	30 e0       	ldi	r19, 0x00	; 0
 a84:	48 e0       	ldi	r20, 0x08	; 8
 a86:	50 e0       	ldi	r21, 0x00	; 0
 a88:	6a e0       	ldi	r22, 0x0A	; 10
 a8a:	81 e0       	ldi	r24, 0x01	; 1
 a8c:	2b cf       	rjmp	.-426    	; 0x8e4 <tmc6200_writeInt>
 a8e:	08 95       	ret

00000a90 <read_registers_TMC6200>:
}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(1, TMC6200_GCONF);
 a90:	60 e0       	ldi	r22, 0x00	; 0
 a92:	81 e0       	ldi	r24, 0x01	; 1
 a94:	74 de       	rcall	.-792    	; 0x77e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_GSTAT);
 a96:	61 e0       	ldi	r22, 0x01	; 1
 a98:	81 e0       	ldi	r24, 0x01	; 1
 a9a:	71 de       	rcall	.-798    	; 0x77e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_IOIN_OUTPUT);
 a9c:	64 e0       	ldi	r22, 0x04	; 4
 a9e:	81 e0       	ldi	r24, 0x01	; 1
 aa0:	6e de       	rcall	.-804    	; 0x77e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_PROG);
 aa2:	66 e0       	ldi	r22, 0x06	; 6
 aa4:	81 e0       	ldi	r24, 0x01	; 1
 aa6:	6b de       	rcall	.-810    	; 0x77e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_READ);
 aa8:	67 e0       	ldi	r22, 0x07	; 7
 aaa:	81 e0       	ldi	r24, 0x01	; 1
 aac:	68 de       	rcall	.-816    	; 0x77e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_FACTORY_CONF);
 aae:	68 e0       	ldi	r22, 0x08	; 8
 ab0:	81 e0       	ldi	r24, 0x01	; 1
 ab2:	65 de       	rcall	.-822    	; 0x77e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_SHORT_CONF);
 ab4:	69 e0       	ldi	r22, 0x09	; 9
 ab6:	81 e0       	ldi	r24, 0x01	; 1
 ab8:	62 de       	rcall	.-828    	; 0x77e <tmc6200_readInt>
 aba:	6a e0       	ldi	r22, 0x0A	; 10
	tmc6200_readInt(1, TMC6200_DRV_CONF);
 abc:	81 e0       	ldi	r24, 0x01	; 1
 abe:	5f de       	rcall	.-834    	; 0x77e <tmc6200_readInt>
 ac0:	2f ef       	ldi	r18, 0xFF	; 255
 ac2:	81 ee       	ldi	r24, 0xE1	; 225
 ac4:	94 e0       	ldi	r25, 0x04	; 4
 ac6:	21 50       	subi	r18, 0x01	; 1
 ac8:	80 40       	sbci	r24, 0x00	; 0
 aca:	90 40       	sbci	r25, 0x00	; 0
 acc:	e1 f7       	brne	.-8      	; 0xac6 <read_registers_TMC6200+0x36>
 ace:	00 c0       	rjmp	.+0      	; 0xad0 <read_registers_TMC6200+0x40>
 ad0:	00 00       	nop
 ad2:	08 95       	ret

00000ad4 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
 ad4:	00 00       	nop
	asm("nop");
 ad6:	00 00       	nop
 ad8:	08 95       	ret

00000ada <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
 ada:	cf 93       	push	r28
 adc:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
 ade:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
 ae2:	80 e1       	ldi	r24, 0x10	; 16
 ae4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
 ae8:	c1 ec       	ldi	r28, 0xC1	; 193
 aea:	d0 e0       	ldi	r29, 0x00	; 0
 aec:	88 e1       	ldi	r24, 0x18	; 24
 aee:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
 af0:	86 e0       	ldi	r24, 0x06	; 6
 af2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 af6:	8a e5       	ldi	r24, 0x5A	; 90
 af8:	92 e0       	ldi	r25, 0x02	; 2
 afa:	1f db       	rcall	.-2498   	; 0x13a <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 afc:	8e e5       	ldi	r24, 0x5E	; 94
 afe:	9a e0       	ldi	r25, 0x0A	; 10
 b00:	1c db       	rcall	.-2504   	; 0x13a <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
 b02:	88 81       	ld	r24, Y
 b04:	80 68       	ori	r24, 0x80	; 128
 b06:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
 b08:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 b0a:	8a e6       	ldi	r24, 0x6A	; 106
 b0c:	95 e0       	ldi	r25, 0x05	; 5
 b0e:	90 93 62 10 	sts	0x1062, r25	; 0x801062 <ptr_tx_completed_0+0x1>
 b12:	80 93 61 10 	sts	0x1061, r24	; 0x801061 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
 b16:	df 91       	pop	r29
 b18:	cf 91       	pop	r28
 b1a:	08 95       	ret

00000b1c <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
 b1c:	fc 01       	movw	r30, r24
 b1e:	01 90       	ld	r0, Z+
 b20:	00 20       	and	r0, r0
 b22:	e9 f7       	brne	.-6      	; 0xb1e <Uart_Transmit_IT_PC+0x2>
 b24:	31 97       	sbiw	r30, 0x01	; 1
 b26:	af 01       	movw	r20, r30
 b28:	48 1b       	sub	r20, r24
 b2a:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
 b2c:	bc 01       	movw	r22, r24
 b2e:	8a e5       	ldi	r24, 0x5A	; 90
 b30:	92 e0       	ldi	r25, 0x02	; 2
 b32:	47 db       	rcall	.-2418   	; 0x1c2 <RB_write>
	Uart_EnableTransmitIT_0();
 b34:	e1 ec       	ldi	r30, 0xC1	; 193
 b36:	f0 e0       	ldi	r31, 0x00	; 0
 b38:	80 81       	ld	r24, Z
 b3a:	80 62       	ori	r24, 0x20	; 32
 b3c:	80 83       	st	Z, r24
 b3e:	08 95       	ret

00000b40 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
 b40:	1f 92       	push	r1
 b42:	0f 92       	push	r0
 b44:	0f b6       	in	r0, 0x3f	; 63
 b46:	0f 92       	push	r0
 b48:	11 24       	eor	r1, r1
 b4a:	0b b6       	in	r0, 0x3b	; 59
 b4c:	0f 92       	push	r0
 b4e:	2f 93       	push	r18
 b50:	3f 93       	push	r19
 b52:	4f 93       	push	r20
 b54:	5f 93       	push	r21
 b56:	6f 93       	push	r22
 b58:	7f 93       	push	r23
 b5a:	8f 93       	push	r24
 b5c:	9f 93       	push	r25
 b5e:	af 93       	push	r26
 b60:	bf 93       	push	r27
 b62:	ef 93       	push	r30
 b64:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
 b66:	8a e5       	ldi	r24, 0x5A	; 90
 b68:	92 e0       	ldi	r25, 0x02	; 2
 b6a:	f6 da       	rcall	.-2580   	; 0x158 <RB_length>
 b6c:	88 23       	and	r24, r24
 b6e:	31 f0       	breq	.+12     	; 0xb7c <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
 b70:	8a e5       	ldi	r24, 0x5A	; 90
 b72:	92 e0       	ldi	r25, 0x02	; 2
 b74:	fd da       	rcall	.-2566   	; 0x170 <RB_readByte>
 b76:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 b7a:	0c c0       	rjmp	.+24     	; 0xb94 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
 b7c:	e1 ec       	ldi	r30, 0xC1	; 193
 b7e:	f0 e0       	ldi	r31, 0x00	; 0
 b80:	80 81       	ld	r24, Z
 b82:	8f 7d       	andi	r24, 0xDF	; 223
 b84:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
 b86:	e0 91 61 10 	lds	r30, 0x1061	; 0x801061 <ptr_tx_completed_0>
 b8a:	f0 91 62 10 	lds	r31, 0x1062	; 0x801062 <ptr_tx_completed_0+0x1>
 b8e:	30 97       	sbiw	r30, 0x00	; 0
 b90:	09 f0       	breq	.+2      	; 0xb94 <__vector_26+0x54>
			ptr_tx_completed_0();
 b92:	19 95       	eicall
	}
}
 b94:	ff 91       	pop	r31
 b96:	ef 91       	pop	r30
 b98:	bf 91       	pop	r27
 b9a:	af 91       	pop	r26
 b9c:	9f 91       	pop	r25
 b9e:	8f 91       	pop	r24
 ba0:	7f 91       	pop	r23
 ba2:	6f 91       	pop	r22
 ba4:	5f 91       	pop	r21
 ba6:	4f 91       	pop	r20
 ba8:	3f 91       	pop	r19
 baa:	2f 91       	pop	r18
 bac:	0f 90       	pop	r0
 bae:	0b be       	out	0x3b, r0	; 59
 bb0:	0f 90       	pop	r0
 bb2:	0f be       	out	0x3f, r0	; 63
 bb4:	0f 90       	pop	r0
 bb6:	1f 90       	pop	r1
 bb8:	18 95       	reti

00000bba <__vector_25>:

ISR(USART0_RX_vect)
{	
 bba:	1f 92       	push	r1
 bbc:	0f 92       	push	r0
 bbe:	0f b6       	in	r0, 0x3f	; 63
 bc0:	0f 92       	push	r0
 bc2:	11 24       	eor	r1, r1
 bc4:	0b b6       	in	r0, 0x3b	; 59
 bc6:	0f 92       	push	r0
 bc8:	2f 93       	push	r18
 bca:	3f 93       	push	r19
 bcc:	4f 93       	push	r20
 bce:	5f 93       	push	r21
 bd0:	6f 93       	push	r22
 bd2:	7f 93       	push	r23
 bd4:	8f 93       	push	r24
 bd6:	9f 93       	push	r25
 bd8:	af 93       	push	r26
 bda:	bf 93       	push	r27
 bdc:	ef 93       	push	r30
 bde:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
 be0:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
 be4:	8e e5       	ldi	r24, 0x5E	; 94
 be6:	9a e0       	ldi	r25, 0x0A	; 10
 be8:	d3 da       	rcall	.-2650   	; 0x190 <RB_writeByte>
 bea:	ff 91       	pop	r31
 bec:	ef 91       	pop	r30
 bee:	bf 91       	pop	r27
 bf0:	af 91       	pop	r26
 bf2:	9f 91       	pop	r25
 bf4:	8f 91       	pop	r24
 bf6:	7f 91       	pop	r23
 bf8:	6f 91       	pop	r22
 bfa:	5f 91       	pop	r21
 bfc:	4f 91       	pop	r20
 bfe:	3f 91       	pop	r19
 c00:	2f 91       	pop	r18
 c02:	0f 90       	pop	r0
 c04:	0b be       	out	0x3b, r0	; 59
 c06:	0f 90       	pop	r0
 c08:	0f be       	out	0x3f, r0	; 63
 c0a:	0f 90       	pop	r0
 c0c:	1f 90       	pop	r1
 c0e:	18 95       	reti

00000c10 <main>:
#include "libraries/TMC6200/TMC6200.h"
#include "libraries/TMC4671/TMC4671.h"

int main(void)
{
	IO_init();												// Ein-/Ausgangspins initialisieren
 c10:	89 da       	rcall	.-2798   	; 0x124 <IO_init>
	SPI_init();												// SPI-Schnittstelle initialisieren
 c12:	bf db       	rcall	.-2178   	; 0x392 <SPI_init>
	UART_init();											// UART-Schnittstelle initialisieren
 c14:	62 df       	rcall	.-316    	; 0xada <UART_init>
	initTMC6200();											// Gate-Treiber initialisieren
 c16:	ed de       	rcall	.-550    	; 0x9f2 <initTMC6200>
	initTMC4671_Openloop();											// FOC-Treiber initialisieren
 c18:	02 dd       	rcall	.-1532   	; 0x61e <initTMC4671_Openloop>
 c1a:	90 dd       	rcall	.-1248   	; 0x73c <read_registers_TMC4671>

    while (1) 
    {
		read_registers_TMC4671();
 c1c:	39 df       	rcall	.-398    	; 0xa90 <read_registers_TMC6200>
 c1e:	2f ef       	ldi	r18, 0xFF	; 255
		read_registers_TMC6200();
 c20:	83 e2       	ldi	r24, 0x23	; 35
 c22:	94 ef       	ldi	r25, 0xF4	; 244
 c24:	21 50       	subi	r18, 0x01	; 1
 c26:	80 40       	sbci	r24, 0x00	; 0
 c28:	90 40       	sbci	r25, 0x00	; 0
 c2a:	e1 f7       	brne	.-8      	; 0xc24 <main+0x14>
 c2c:	00 c0       	rjmp	.+0      	; 0xc2e <main+0x1e>
 c2e:	00 00       	nop
 c30:	f4 cf       	rjmp	.-24     	; 0xc1a <main+0xa>

00000c32 <__itoa_ncheck>:
 c32:	bb 27       	eor	r27, r27
 c34:	4a 30       	cpi	r20, 0x0A	; 10
 c36:	31 f4       	brne	.+12     	; 0xc44 <__itoa_ncheck+0x12>
 c38:	99 23       	and	r25, r25
 c3a:	22 f4       	brpl	.+8      	; 0xc44 <__itoa_ncheck+0x12>
 c3c:	bd e2       	ldi	r27, 0x2D	; 45
 c3e:	90 95       	com	r25
 c40:	81 95       	neg	r24
 c42:	9f 4f       	sbci	r25, 0xFF	; 255
 c44:	01 c0       	rjmp	.+2      	; 0xc48 <__utoa_common>

00000c46 <__utoa_ncheck>:
 c46:	bb 27       	eor	r27, r27

00000c48 <__utoa_common>:
 c48:	fb 01       	movw	r30, r22
 c4a:	55 27       	eor	r21, r21
 c4c:	aa 27       	eor	r26, r26
 c4e:	88 0f       	add	r24, r24
 c50:	99 1f       	adc	r25, r25
 c52:	aa 1f       	adc	r26, r26
 c54:	a4 17       	cp	r26, r20
 c56:	10 f0       	brcs	.+4      	; 0xc5c <__utoa_common+0x14>
 c58:	a4 1b       	sub	r26, r20
 c5a:	83 95       	inc	r24
 c5c:	50 51       	subi	r21, 0x10	; 16
 c5e:	b9 f7       	brne	.-18     	; 0xc4e <__utoa_common+0x6>
 c60:	a0 5d       	subi	r26, 0xD0	; 208
 c62:	aa 33       	cpi	r26, 0x3A	; 58
 c64:	08 f0       	brcs	.+2      	; 0xc68 <__utoa_common+0x20>
 c66:	a9 5d       	subi	r26, 0xD9	; 217
 c68:	a1 93       	st	Z+, r26
 c6a:	00 97       	sbiw	r24, 0x00	; 0
 c6c:	79 f7       	brne	.-34     	; 0xc4c <__utoa_common+0x4>
 c6e:	b1 11       	cpse	r27, r1
 c70:	b1 93       	st	Z+, r27
 c72:	11 92       	st	Z+, r1
 c74:	cb 01       	movw	r24, r22
 c76:	00 c0       	rjmp	.+0      	; 0xc78 <strrev>

00000c78 <strrev>:
 c78:	dc 01       	movw	r26, r24
 c7a:	fc 01       	movw	r30, r24
 c7c:	67 2f       	mov	r22, r23
 c7e:	71 91       	ld	r23, Z+
 c80:	77 23       	and	r23, r23
 c82:	e1 f7       	brne	.-8      	; 0xc7c <strrev+0x4>
 c84:	32 97       	sbiw	r30, 0x02	; 2
 c86:	04 c0       	rjmp	.+8      	; 0xc90 <strrev+0x18>
 c88:	7c 91       	ld	r23, X
 c8a:	6d 93       	st	X+, r22
 c8c:	70 83       	st	Z, r23
 c8e:	62 91       	ld	r22, -Z
 c90:	ae 17       	cp	r26, r30
 c92:	bf 07       	cpc	r27, r31
 c94:	c8 f3       	brcs	.-14     	; 0xc88 <strrev+0x10>
 c96:	08 95       	ret

00000c98 <_exit>:
 c98:	f8 94       	cli

00000c9a <__stop_program>:
 c9a:	ff cf       	rjmp	.-2      	; 0xc9a <__stop_program>
