

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Tue Dec 31 13:49:09 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     4.247|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  150561|  150561|  150561|  150561|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  150560|  150560|      9410|          -|          -|    16|    no    |
        | + Loop 1.1      |    9408|    9408|        12|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |       7|       7|         8|          1|          0|     1|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 13 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 19 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'add' 'add_ln24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 21 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 23 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 25 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.06ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 1542, i16 -1048, i16 -333, i16 783, i16 -788, i16 -804, i16 758, i16 -342, i16 1083, i16 2512, i16 441, i16 0, i16 -963, i16 103, i16 -697, i16 -852, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 26 'mux' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_1 to i19" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 27 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 28 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.06ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -1770, i16 6639, i16 8093, i16 -628, i16 4920, i16 9618, i16 -9253, i16 1545, i16 -10856, i16 2733, i16 1194, i16 6035, i16 3956, i16 -6935, i16 5414, i16 6639, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 30 'mux' 'tmp_3' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 31 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_2)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 32 'specregionend' 'empty_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 33 'store' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 34 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %add_ln31, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 37 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %hls_label_0 ]"   --->   Operation 38 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 41 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln39_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 42 'bitconcatenate' 'shl_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i7 %shl_ln39_1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 43 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39_2, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 44 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %indvar_flatten, -240" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 45 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln31 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 46 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 48 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 50 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 51 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 52 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 53 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 54 'select' 'select_ln32' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 56 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 57 'zext' 'zext_ln39' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln39_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 58 'bitconcatenate' 'shl_ln39_1_mid1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln39_16 = zext i7 %shl_ln39_1_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 59 'zext' 'zext_ln39_16' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln39_5 = sub i11 %zext_ln39, %zext_ln39_16" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 60 'sub' 'sub_ln39_5' <Predicate = (icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%select_ln32_12 = select i1 %icmp_ln33, i11 %sub_ln39_5, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 61 'select' 'select_ln32_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%zext_ln36 = zext i5 %select_ln32 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 62 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln39 = add i11 %zext_ln36, %select_ln32_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 63 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i11 %add_ln39 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 64 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i32 %sext_ln39_1 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 65 'zext' 'zext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 66 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_0 = phi i19 [ %buffer, %hls_label_2 ], [ %sext_ln34, %.preheader5 ]"   --->   Operation 68 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%in_d_0 = phi i1 [ true, %hls_label_2 ], [ false, %.preheader5 ]"   --->   Operation 69 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 70 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %in_d_0, label %1, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 72 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 73 'br' <Predicate = (!in_d_0)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 74 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1_l = load i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 75 'load' 'kernel_buffer_0_1_l' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 76 'sext' 'sext_ln39' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 77 [5/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 77 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 78 [4/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 78 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 79 [3/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 79 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 80 [2/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 80 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 81 [1/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 81 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!in_d_0)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.16>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 83 'specregionbegin' 'tmp_5' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 84 'specpipeline' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i18 %trunc_ln to i19" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 85 'sext' 'sext_ln39_2' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.16ns)   --->   "%buffer = add i19 %sext_ln39_2, %buffer_0" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 86 'add' 'buffer' <Predicate = (!in_d_0)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 87 'specregionend' 'empty_33' <Predicate = (!in_d_0)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 1.81>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln39 to i15" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 88 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (1.81ns)   --->   "%add_ln47_1 = add i15 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 89 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 90 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.24>
ST_14 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %buffer_0, i32 18)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 91 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i19 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 92 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 93 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 94 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 95 'and' 'and_ln47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i15 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 96 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_1 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 97 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 98 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 99 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_0_1   (alloca           ) [ 001111111111111]
br_ln24             (br               ) [ 011111111111111]
out_d_0             (phi              ) [ 001000000000000]
phi_mul             (phi              ) [ 001000000000000]
zext_ln24           (zext             ) [ 000111111111111]
add_ln24            (add              ) [ 011111111111111]
icmp_ln24           (icmp             ) [ 001111111111111]
empty               (speclooptripcount) [ 000000000000000]
out_d               (add              ) [ 011111111111111]
br_ln24             (br               ) [ 000000000000000]
trunc_ln25          (trunc            ) [ 000000000000000]
tmp_1               (mux              ) [ 000000000000000]
sext_ln34           (sext             ) [ 000111111111111]
tmp_2               (specregionbegin  ) [ 000000000000000]
specpipeline_ln27   (specpipeline     ) [ 000000000000000]
tmp_3               (mux              ) [ 000000000000000]
kernel_buffer_0     (sext             ) [ 000000000000000]
empty_31            (specregionend    ) [ 000000000000000]
store_ln26          (store            ) [ 000000000000000]
br_ln32             (br               ) [ 001111111111111]
ret_ln0             (ret              ) [ 000000000000000]
indvar_flatten      (phi              ) [ 000100000000000]
out_h_0             (phi              ) [ 000100000000000]
out_w_0             (phi              ) [ 000110000000000]
specpipeline_ln32   (specpipeline     ) [ 000000000000000]
shl_ln              (bitconcatenate   ) [ 000000000000000]
zext_ln39_2         (zext             ) [ 000000000000000]
shl_ln39_1          (bitconcatenate   ) [ 000000000000000]
zext_ln39_4         (zext             ) [ 000000000000000]
sub_ln39            (sub              ) [ 000010000000000]
icmp_ln31           (icmp             ) [ 001111111111111]
add_ln31            (add              ) [ 001111111111111]
br_ln31             (br               ) [ 000000000000000]
out_h               (add              ) [ 000010000000000]
icmp_ln33           (icmp             ) [ 000010000000000]
select_ln31         (select           ) [ 001111111111111]
br_ln0              (br               ) [ 011111111111111]
specpipeline_ln32   (specpipeline     ) [ 000000000000000]
empty_34            (speclooptripcount) [ 000000000000000]
select_ln32         (select           ) [ 000001111111110]
specpipeline_ln32   (specpipeline     ) [ 000000000000000]
shl_ln39_mid1       (bitconcatenate   ) [ 000000000000000]
zext_ln39           (zext             ) [ 000000000000000]
shl_ln39_1_mid1     (bitconcatenate   ) [ 000000000000000]
zext_ln39_16        (zext             ) [ 000000000000000]
sub_ln39_5          (sub              ) [ 000000000000000]
select_ln32_12      (select           ) [ 000000000000000]
zext_ln36           (zext             ) [ 000000000000000]
add_ln39            (add              ) [ 000001111111110]
sext_ln39_1         (sext             ) [ 000000000000000]
zext_ln39_3         (zext             ) [ 000000000000000]
input_addr          (getelementptr    ) [ 000001111111100]
br_ln36             (br               ) [ 001111111111111]
buffer_0            (phi              ) [ 000001111111111]
in_d_0              (phi              ) [ 000001111111100]
empty_32            (speclooptripcount) [ 000000000000000]
br_ln36             (br               ) [ 000000000000000]
br_ln36             (br               ) [ 001111111111111]
input_load          (load             ) [ 000001010000000]
kernel_buffer_0_1_l (load             ) [ 000001001111000]
sext_ln39           (sext             ) [ 000001001111000]
mul_ln39            (mul              ) [ 000000000000000]
trunc_ln            (partselect       ) [ 000001000000100]
tmp_5               (specregionbegin  ) [ 000000000000000]
specpipeline_ln38   (specpipeline     ) [ 000000000000000]
sext_ln39_2         (sext             ) [ 000000000000000]
buffer              (add              ) [ 001111000000011]
empty_33            (specregionend    ) [ 000000000000000]
sext_ln47           (sext             ) [ 000000000000000]
add_ln47_1          (add              ) [ 000000000000001]
out_w               (add              ) [ 001100000000001]
tmp                 (bitselect        ) [ 000000000000000]
trunc_ln46          (trunc            ) [ 000000000000000]
xor_ln46            (xor              ) [ 000000000000000]
select_ln46         (select           ) [ 000000000000000]
and_ln47            (and              ) [ 000000000000000]
sext_ln47_1         (sext             ) [ 000000000000000]
zext_ln47           (zext             ) [ 000000000000000]
output_addr         (getelementptr    ) [ 000000000000000]
store_ln47          (store            ) [ 000000000000000]
br_ln33             (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_buffer_0_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_0_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="1"/>
<pin id="149" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/14 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln47_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/14 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_d_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_d_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="phi_mul_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="1"/>
<pin id="178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_mul_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="out_h_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_h_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="out_w_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="out_w_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="buffer_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="19" slack="2"/>
<pin id="223" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="buffer_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="19" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="16" slack="3"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="in_d_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="in_d_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln24_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln24_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln24_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_d_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln25_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="0" index="2" bw="12" slack="0"/>
<pin id="274" dir="0" index="3" bw="10" slack="0"/>
<pin id="275" dir="0" index="4" bw="11" slack="0"/>
<pin id="276" dir="0" index="5" bw="11" slack="0"/>
<pin id="277" dir="0" index="6" bw="11" slack="0"/>
<pin id="278" dir="0" index="7" bw="11" slack="0"/>
<pin id="279" dir="0" index="8" bw="10" slack="0"/>
<pin id="280" dir="0" index="9" bw="12" slack="0"/>
<pin id="281" dir="0" index="10" bw="13" slack="0"/>
<pin id="282" dir="0" index="11" bw="10" slack="0"/>
<pin id="283" dir="0" index="12" bw="1" slack="0"/>
<pin id="284" dir="0" index="13" bw="11" slack="0"/>
<pin id="285" dir="0" index="14" bw="8" slack="0"/>
<pin id="286" dir="0" index="15" bw="11" slack="0"/>
<pin id="287" dir="0" index="16" bw="11" slack="0"/>
<pin id="288" dir="0" index="17" bw="4" slack="0"/>
<pin id="289" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln34_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="12" slack="0"/>
<pin id="315" dir="0" index="2" bw="14" slack="0"/>
<pin id="316" dir="0" index="3" bw="14" slack="0"/>
<pin id="317" dir="0" index="4" bw="11" slack="0"/>
<pin id="318" dir="0" index="5" bw="14" slack="0"/>
<pin id="319" dir="0" index="6" bw="15" slack="0"/>
<pin id="320" dir="0" index="7" bw="15" slack="0"/>
<pin id="321" dir="0" index="8" bw="12" slack="0"/>
<pin id="322" dir="0" index="9" bw="15" slack="0"/>
<pin id="323" dir="0" index="10" bw="13" slack="0"/>
<pin id="324" dir="0" index="11" bw="12" slack="0"/>
<pin id="325" dir="0" index="12" bw="14" slack="0"/>
<pin id="326" dir="0" index="13" bw="13" slack="0"/>
<pin id="327" dir="0" index="14" bw="14" slack="0"/>
<pin id="328" dir="0" index="15" bw="14" slack="0"/>
<pin id="329" dir="0" index="16" bw="14" slack="0"/>
<pin id="330" dir="0" index="17" bw="4" slack="0"/>
<pin id="331" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="kernel_buffer_0_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln26_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln39_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="shl_ln39_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln39_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln39_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln31_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln31_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="out_h_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln33_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln31_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln32_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="1"/>
<pin id="425" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="shl_ln39_mid1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="1"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln39_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="shl_ln39_1_mid1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="1"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1_mid1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln39_16_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_16/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln39_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="7" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_5/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln32_12_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="0" index="2" bw="11" slack="1"/>
<pin id="460" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_12/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln36_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln39_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="11" slack="0"/>
<pin id="469" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln39_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln39_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="kernel_buffer_0_1_l_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="6"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_0_1_l/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln39_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="18" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln39_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="1"/>
<pin id="505" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="buffer_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="18" slack="0"/>
<pin id="508" dir="0" index="1" bw="19" slack="7"/>
<pin id="509" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln47_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="2"/>
<pin id="514" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln47_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="4"/>
<pin id="517" dir="0" index="1" bw="11" slack="0"/>
<pin id="518" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/13 "/>
</bind>
</comp>

<comp id="520" class="1004" name="out_w_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="2"/>
<pin id="523" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="19" slack="2"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln46_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="19" slack="2"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xor_ln46_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln46_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln47_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln47_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="15" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln47_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/14 "/>
</bind>
</comp>

<comp id="566" class="1005" name="kernel_buffer_0_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_0_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="zext_ln24_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="15" slack="4"/>
<pin id="574" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln24_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="585" class="1005" name="out_d_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="590" class="1005" name="sext_ln34_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="19" slack="3"/>
<pin id="592" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="595" class="1005" name="sub_ln39_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="1"/>
<pin id="597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln39 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln31_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="608" class="1005" name="out_h_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln33_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="620" class="1005" name="select_ln31_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln32_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="2"/>
<pin id="627" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln39_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="2"/>
<pin id="632" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="635" class="1005" name="input_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="1"/>
<pin id="637" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="input_load_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="645" class="1005" name="kernel_buffer_0_1_l_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_0_1_l "/>
</bind>
</comp>

<comp id="650" class="1005" name="sext_ln39_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="1"/>
<pin id="657" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="660" class="1005" name="buffer_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="19" slack="1"/>
<pin id="662" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln47_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="15" slack="1"/>
<pin id="667" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="out_w_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="1"/>
<pin id="672" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="114" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="114" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="230"><net_src comp="224" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="234"><net_src comp="118" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="116" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="247"><net_src comp="180" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="180" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="169" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="169" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="169" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="270" pin=4"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="270" pin=7"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="270" pin=8"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="270" pin=9"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="270" pin=10"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="270" pin=11"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="270" pin=12"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="270" pin=13"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="270" pin=14"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="270" pin=15"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="270" pin=16"/></net>

<net id="307"><net_src comp="266" pin="1"/><net_sink comp="270" pin=17"/></net>

<net id="311"><net_src comp="270" pin="18"/><net_sink comp="308" pin=0"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="338"><net_src comp="76" pin="0"/><net_sink comp="312" pin=6"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="312" pin=7"/></net>

<net id="340"><net_src comp="80" pin="0"/><net_sink comp="312" pin=8"/></net>

<net id="341"><net_src comp="82" pin="0"/><net_sink comp="312" pin=9"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="312" pin=10"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="312" pin=11"/></net>

<net id="344"><net_src comp="88" pin="0"/><net_sink comp="312" pin=12"/></net>

<net id="345"><net_src comp="90" pin="0"/><net_sink comp="312" pin=13"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="312" pin=14"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="312" pin=15"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="312" pin=16"/></net>

<net id="349"><net_src comp="266" pin="1"/><net_sink comp="312" pin=17"/></net>

<net id="353"><net_src comp="312" pin="18"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="100" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="202" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="6" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="102" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="202" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="104" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="367" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="191" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="106" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="191" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="108" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="202" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="18" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="213" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="110" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="202" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="6" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="209" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="100" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="6" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="102" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="104" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="435" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="421" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="456" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="122" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="124" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="126" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="221" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="18" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="130" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="221" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="132" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="221" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="525" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="116" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="134" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="44" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="533" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="569"><net_src comp="136" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="575"><net_src comp="244" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="580"><net_src comp="248" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="588"><net_src comp="260" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="593"><net_src comp="308" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="598"><net_src comp="383" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="606"><net_src comp="395" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="611"><net_src comp="401" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="617"><net_src comp="407" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="623"><net_src comp="413" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="628"><net_src comp="421" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="633"><net_src comp="466" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="638"><net_src comp="140" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="643"><net_src comp="147" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="648"><net_src comp="481" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="653"><net_src comp="484" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="658"><net_src comp="493" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="663"><net_src comp="506" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="668"><net_src comp="515" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="673"><net_src comp="520" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
 - Input state : 
	Port: pointwise_conv2d_fix : input_r | {5 6 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		trunc_ln25 : 1
		tmp_1 : 2
		sext_ln34 : 3
		tmp_3 : 2
		kernel_buffer_0 : 3
		empty_31 : 1
		store_ln26 : 4
	State 3
		shl_ln : 1
		zext_ln39_2 : 2
		shl_ln39_1 : 1
		zext_ln39_4 : 2
		sub_ln39 : 3
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln31 : 2
	State 4
		zext_ln39 : 1
		zext_ln39_16 : 1
		sub_ln39_5 : 2
		select_ln32_12 : 3
		zext_ln36 : 1
		add_ln39 : 4
		sext_ln39_1 : 5
		zext_ln39_3 : 6
		input_addr : 7
	State 5
		br_ln36 : 1
	State 6
	State 7
		mul_ln39 : 1
	State 8
	State 9
	State 10
	State 11
		trunc_ln : 1
	State 12
		buffer : 1
		empty_33 : 1
	State 13
		add_ln47_1 : 1
	State 14
		xor_ln46 : 1
		select_ln46 : 1
		and_ln47 : 2
		zext_ln47 : 1
		output_addr : 2
		store_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_487       |    2    |   215   |    1    |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_248    |    0    |    0    |    19   |
|          |      out_d_fu_260      |    0    |    0    |    15   |
|          |     add_ln31_fu_395    |    0    |    0    |    14   |
|    add   |      out_h_fu_401      |    0    |    0    |    15   |
|          |     add_ln39_fu_466    |    0    |    0    |    13   |
|          |      buffer_fu_506     |    0    |    0    |    26   |
|          |    add_ln47_1_fu_515   |    0    |    0    |    19   |
|          |      out_w_fu_520      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_1_fu_270      |    0    |    0    |    65   |
|          |      tmp_3_fu_312      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_254    |    0    |    0    |    11   |
|   icmp   |    icmp_ln31_fu_389    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_407    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_383    |    0    |    0    |    14   |
|          |    sub_ln39_5_fu_450   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln31_fu_413   |    0    |    0    |    5    |
|  select  |   select_ln32_fu_421   |    0    |    0    |    5    |
|          |  select_ln32_12_fu_456 |    0    |    0    |    11   |
|          |   select_ln46_fu_543   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln47_fu_551    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln46_fu_537    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_244    |    0    |    0    |    0    |
|          |   zext_ln39_2_fu_367   |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_379   |    0    |    0    |    0    |
|   zext   |    zext_ln39_fu_435    |    0    |    0    |    0    |
|          |   zext_ln39_16_fu_446  |    0    |    0    |    0    |
|          |    zext_ln36_fu_462    |    0    |    0    |    0    |
|          |   zext_ln39_3_fu_476   |    0    |    0    |    0    |
|          |    zext_ln47_fu_561    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln25_fu_266   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_533   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_308    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_350 |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_472   |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_484    |    0    |    0    |    0    |
|          |   sext_ln39_2_fu_503   |    0    |    0    |    0    |
|          |    sext_ln47_fu_512    |    0    |    0    |    0    |
|          |   sext_ln47_1_fu_558   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_359     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_1_fu_371   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_428  |    0    |    0    |    0    |
|          | shl_ln39_1_mid1_fu_439 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_493    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_525       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   215   |   371   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln24_reg_577     |   14   |
|      add_ln31_reg_603     |   10   |
|      add_ln39_reg_630     |   11   |
|     add_ln47_1_reg_665    |   15   |
|      buffer_0_reg_221     |   19   |
|       buffer_reg_660      |   19   |
|     icmp_ln33_reg_614     |    1   |
|       in_d_0_reg_231      |    1   |
|   indvar_flatten_reg_187  |   10   |
|     input_addr_reg_635    |   14   |
|     input_load_reg_640    |   16   |
|kernel_buffer_0_1_l_reg_645|   32   |
| kernel_buffer_0_1_reg_566 |   32   |
|      out_d_0_reg_165      |    5   |
|       out_d_reg_585       |    5   |
|      out_h_0_reg_198      |    5   |
|       out_h_reg_608       |    5   |
|      out_w_0_reg_209      |    5   |
|       out_w_reg_670       |    5   |
|      phi_mul_reg_176      |   14   |
|    select_ln31_reg_620    |    5   |
|    select_ln32_reg_625    |    5   |
|     sext_ln34_reg_590     |   19   |
|     sext_ln39_reg_650     |   32   |
|      sub_ln39_reg_595     |   11   |
|      trunc_ln_reg_655     |   18   |
|     zext_ln24_reg_572     |   15   |
+---------------------------+--------+
|           Total           |   343  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| out_w_0_reg_209 |  p0  |   2  |   5  |   10   ||    9    |
|  in_d_0_reg_231 |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_487   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_487   |  p1  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   108  ||  7.076  ||    36   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   215  |   371  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   558  |   407  |
+-----------+--------+--------+--------+--------+
