Release 8.1.03i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.42 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.42 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: HD_Gen_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HD_Gen_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HD_Gen_Module"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : HD_Gen_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 30
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : HD_Gen_Module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/crc.vhd" in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/rocketio.vhd" in Library work.
Architecture behavioral of Entity rocketio is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/sinu_data.VHD" in Library work.
Architecture sinu_data of Entity sinu_data is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/system_parameters.vhd" in Library work.
Architecture behavioral of Entity system_parameters is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/crc_inserter.vhd" in Library work.
Architecture behavioral of Entity crc_inserter is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/luma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_fir_12bit is up to date.
ERROR:HDLParsers:3466 - The reference file "xst/work/hdllib.ref" of the library work  is not writable.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/colorbar_generator.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/colorbar_generator.vhd" Line 67. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/colorbar_generator.vhd" Line 73. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity colorbar_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/color_generator.vhd" in Library work.
Architecture behavioral of Entity color_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/luma_chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/checkfield_generator.vhd" in Library work.
Architecture behavioral of Entity checkfield_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/system_generator.vhd" in Library work.
Architecture behavioral of Entity system_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/os_controller_v2.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/audio_generator.vhd" in Library work.
Architecture behavioral of Entity audio_generator is up to date.
ERROR:HDLParsers:3466 - The reference file "xst/work/hdllib.ref" of the library work  is not writable.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/rocket_io_top.vhd" in Library work.
Architecture behavioral of Entity rocket_io_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/video_generator.vhd" in Library work.
Architecture behavioral of Entity video_generator is up to date.
ERROR:HDLParsers:3466 - The reference file "xst/work/hdllib.ref" of the library work  is not writable.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <HD_Gen_Module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 390: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 399: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 447: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 454: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 464: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 464: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 464: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 482: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 482: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 482: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 500: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 500: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 500: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Module.vhd" line 577: Unconnected output port 'debug_o' of component 'HD_Gen_Channel'.
Entity <HD_Gen_Module> analyzed. Unit <HD_Gen_Module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250

	count_val2 = 2750

	bits1 = 12

	bits2 = 12

Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375

	count_val2 = 3600

	bits1 = 12

	bits2 = 12

Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750

	count_val2 = 3600

	bits1 = 12

	bits2 = 12

Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 2750

	count_val2 = 3600

	bits1 = 12

	bits2 = 12

	tick_val1 = 183

	tick_val2 = 1

Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3146

	count_val2 = 3150

	bits1 = 12

	bits2 = 12

Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.4> (Architecture <behavioral>).
	count_val1 = 3146

	count_val2 = 3150

	bits1 = 12

	bits2 = 12

	tick_val1 = 183

	tick_val2 = 1

Entity <period_dual_count.4> analyzed. Unit <period_dual_count.4> generated.

Analyzing generic Entity <sync_genlock_regen.2> (Architecture <behavioral>).
	count_val1 = 3375

	count_val2 = 7040

	bits1 = 12

	bits2 = 13

Entity <sync_genlock_regen.2> analyzed. Unit <sync_genlock_regen.2> generated.

Analyzing generic Entity <period_dual_count.5> (Architecture <behavioral>).
	count_val1 = 3375

	count_val2 = 7040

	bits1 = 12

	bits2 = 13

	tick_val1 = 183

	tick_val2 = 1

Entity <period_dual_count.5> analyzed. Unit <period_dual_count.5> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Channel.vhd" line 161: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/HD_Gen_Channel.vhd" line 173: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/channel_controller.vhd" line 162: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/channel_controller.vhd" line 263: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/channel_controller.vhd" line 286: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <video_generator> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/video_generator.vhd" line 318: Unconnected output port 'color_system_o' of component 'colorbar_generator'.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_out> in unit <os_controller>.
Entity <video_generator> analyzed. Unit <video_generator> generated.

Analyzing Entity <colorbar_generator> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <end_color_index> in unit <colorbar_generator> never changes during circuit operation. The register is replaced by logic.
Entity <colorbar_generator> analyzed. Unit <colorbar_generator> generated.

Analyzing Entity <color_generator> (Architecture <behavioral>).
Entity <color_generator> analyzed. Unit <color_generator> generated.

Analyzing Entity <luma_chroma_fir_12bit> (Architecture <behavioral>).
Entity <luma_chroma_fir_12bit> analyzed. Unit <luma_chroma_fir_12bit> generated.

Analyzing Entity <luma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/luma_fir_12bit.vhd" line 127: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/luma_fir_12bit.vhd" line 137: Generating a Black Box for component <MULT18X18>.
Entity <luma_fir_12bit> analyzed. Unit <luma_fir_12bit> generated.

Analyzing Entity <chroma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/chroma_fir_12bit.vhd" line 168: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/chroma_fir_12bit.vhd" line 177: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/chroma_fir_12bit.vhd" line 186: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/chroma_fir_12bit.vhd" line 195: Generating a Black Box for component <MULT18X18>.
Entity <chroma_fir_12bit> analyzed. Unit <chroma_fir_12bit> generated.

Analyzing Entity <checkfield_generator> (Architecture <behavioral>).
Entity <checkfield_generator> analyzed. Unit <checkfield_generator> generated.

Analyzing Entity <system_generator> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/system_generator.vhd" line 205: The following signals are missing in the process sensitivity list:
   hb2s.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/system_generator.vhd" line 340: The following signals are missing in the process sensitivity list:
   f_start.
INFO:Xst:1304 - Contents of register <XYZ<1>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<0>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
Entity <system_generator> analyzed. Unit <system_generator> generated.

Analyzing Entity <system_parameters> (Architecture <behavioral>).
Entity <system_parameters> analyzed. Unit <system_parameters> generated.

Analyzing Entity <crc_inserter> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/crc_inserter.vhd" line 127: The following signals are missing in the process sensitivity list:
   luma_i, chroma_i.
Entity <crc_inserter> analyzed. Unit <crc_inserter> generated.

Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <enable_out> in unit <os_controller>.
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <audio_generator> (Architecture <behavioral>).
ERROR:Xst:787 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test2/pack_even_parity_bit.vhd" line 33: Index value <0> is not in Range of array <val0>.
--> 

Total memory usage is 123240 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    3 (   0 filtered)

