

================================================================
== Vivado HLS Report for 'count_toggle'
================================================================
* Date:           Fri Apr 30 21:20:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pjt_hlsIBUFDS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.794 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.79>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %toggle) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @count_toggle_str) nounwind"   --->   Operation 3 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pjt_hlsIBUFDS/src/counter.cpp:6]   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%count_load = load i32* @count, align 4" [pjt_hlsIBUFDS/src/counter.cpp:10]   --->   Operation 5 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.55ns)   --->   "%add_ln10 = add nsw i32 %count_load, 1" [pjt_hlsIBUFDS/src/counter.cpp:10]   --->   Operation 6 'add' 'add_ln10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "store i32 %add_ln10, i32* @count, align 4" [pjt_hlsIBUFDS/src/counter.cpp:10]   --->   Operation 7 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp eq i32 %add_ln10, -1" [pjt_hlsIBUFDS/src/counter.cpp:11]   --->   Operation 8 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%toggle_max_load = load i1* @toggle_max, align 1" [pjt_hlsIBUFDS/src/counter.cpp:13]   --->   Operation 9 'load' 'toggle_max_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br i1 %icmp_ln11, label %1, label %._crit_edge" [pjt_hlsIBUFDS/src/counter.cpp:11]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.97ns)   --->   "%xor_ln13 = xor i1 %toggle_max_load, true" [pjt_hlsIBUFDS/src/counter.cpp:13]   --->   Operation 11 'xor' 'xor_ln13' <Predicate = (icmp_ln11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 %xor_ln13, i1* @toggle_max, align 1" [pjt_hlsIBUFDS/src/counter.cpp:13]   --->   Operation 12 'store' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %._crit_edge" [pjt_hlsIBUFDS/src/counter.cpp:14]   --->   Operation 13 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%toggle_max_loc_0 = phi i1 [ %xor_ln13, %1 ], [ %toggle_max_load, %0 ]" [pjt_hlsIBUFDS/src/counter.cpp:13]   --->   Operation 14 'phi' 'toggle_max_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %toggle, i1 %toggle_max_loc_0) nounwind" [pjt_hlsIBUFDS/src/counter.cpp:15]   --->   Operation 15 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [pjt_hlsIBUFDS/src/counter.cpp:16]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.79ns
The critical path consists of the following:
	'load' operation ('count_load', pjt_hlsIBUFDS/src/counter.cpp:10) on static variable 'count' [9]  (0 ns)
	'add' operation ('add_ln10', pjt_hlsIBUFDS/src/counter.cpp:10) [10]  (2.55 ns)
	'icmp' operation ('icmp_ln11', pjt_hlsIBUFDS/src/counter.cpp:11) [12]  (2.47 ns)
	multiplexor before 'phi' operation ('toggle_max_loc_0', pjt_hlsIBUFDS/src/counter.cpp:13) with incoming values : ('toggle_max_load', pjt_hlsIBUFDS/src/counter.cpp:13) ('xor_ln13', pjt_hlsIBUFDS/src/counter.cpp:13) [20]  (1.77 ns)
	'phi' operation ('toggle_max_loc_0', pjt_hlsIBUFDS/src/counter.cpp:13) with incoming values : ('toggle_max_load', pjt_hlsIBUFDS/src/counter.cpp:13) ('xor_ln13', pjt_hlsIBUFDS/src/counter.cpp:13) [20]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
