ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCC_DeInit:
  27              	.LFB132:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @file    stm32l4xx_hal_rcc.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       After reset the device is running from Multiple Speed Internal oscillator
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) busses:
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at MSI speed.
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           derived from the System clock (SAIx, RTC, ADC, USB OTG FS/SDMMC1/RNG)
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @attention
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * All rights reserved.
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * the root directory of this software component.
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #include "stm32l4xx_hal.h"
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup STM32L4xx_HAL_Driver
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC RCC
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  * @{
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          17U   /* 17 ms (16 ms starting time + 1) */
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        2U    /* 2 ms (minimum Tick + 1) */
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s    */
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__)))
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange);
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static uint32_t          RCC_GetSysClockFreqFromPLLSource(void);
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (HSE, HSI, LSE, MSI, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        and APB2).
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the PLL as System clock source.
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MSI (Multiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MH
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              It can be used to generate the clock for the USB OTG FS (48 MHz).
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The number of flash wait states is automatically adjusted when MSI range is updated wi
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HAL_RCC_OscConfig() and the MSI is used as System clock source.
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              clock source.
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 4


 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 80MHz).
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC1 clock.
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI2 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate an accurate clock to achieve
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate either SAR ADC2 clock if ADC2 is present
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 or LCD clock if LTDC is present.
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate DSI clock if DSI is present.
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt)
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              exception vector.
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output MSI, LSI, HSI, LSE, HSE or
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              main PLL clock (through a configurable prescaler) on PA8 pin.
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HSE and main PLL.
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSAI2)
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 from an external clock mapped on the SAI_CKIN pin.
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 divided by 2 to 31.
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to configure this clock.
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) USB OTG FS, SDMMC1 and RNG: USB OTG FS requires a frequency equal to 48 MHz
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to work correctly, while the SDMMC1 and RNG peripherals require a frequency
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 through PLLQ divider. You have to enable the peripheral clock and use
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 5


 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 80 MHz.
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The clock source frequency should be adapted depending on the device voltage range
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              as listed in the Reference Manual "Clock source frequency versus voltage scaling" chap
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 1. HCLK clock frequency for other STM32L4 devices
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |    HCLK clock frequency (MHz)       |
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |-------------------------------------|
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 | voltage range 1  | voltage range 2  |
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |      1.2 V       |     1.0 V        |
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|  0 < HCLK <= 16  |  0 < HCLK <= 6   |
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)| 16 < HCLK <= 32  |  6 < HCLK <= 12  |
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)| 32 < HCLK <= 48  | 12 < HCLK <= 18  |
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)| 48 < HCLK <= 64  | 18 < HCLK <= 26  |
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)| 64 < HCLK <= 80  | 18 < HCLK <= 26  |
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 2. HCLK clock frequency for STM32L4+ devices
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |     HCLK clock frequency (MHz)       |
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |--------------------------------------|
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |  voltage range 1  | voltage range 2  |
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |       1.2 V       |     1.0 V        |
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|   0 < HCLK <= 20  |  0 < HCLK <= 8   |
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)|  20 < HCLK <= 40  |  8 < HCLK <= 16  |
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)|  40 < HCLK <= 60  | 16 < HCLK <= 26  |
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)|  60 < HCLK <= 80  | 16 < HCLK <= 26  |
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)|  80 < HCLK <= 100 | 16 < HCLK <= 26  |
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26  |
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - HSE, HSI, PLL, PLLSAI1 and PLLSAI2 OFF
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescalers set to 1.
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupts disabled
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 6


 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupt and reset flags cleared
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - Peripheral clock sources
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks (Backup domain)
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
  29              		.loc 1 266 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset to default System clock */
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSION bit */
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
  41              		.loc 1 271 3
  42 0006 4A4B     		ldr	r3, .L10
  43 0008 1B68     		ldr	r3, [r3]
  44 000a 494A     		ldr	r2, .L10
  45 000c 43F00103 		orr	r3, r3, #1
  46 0010 1360     		str	r3, [r2]
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSIRDY bit is set before writing default MSIRANGE value */
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  47              		.loc 1 275 15
  48 0012 FFF7FEFF 		bl	HAL_GetTick
  49 0016 7860     		str	r0, [r7, #4]
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till MSI is ready */
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
  50              		.loc 1 278 8
  51 0018 08E0     		b	.L2
  52              	.L4:
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
  53              		.loc 1 280 9
  54 001a FFF7FEFF 		bl	HAL_GetTick
  55 001e 0246     		mov	r2, r0
  56              		.loc 1 280 23
  57 0020 7B68     		ldr	r3, [r7, #4]
  58 0022 D31A     		subs	r3, r2, r3
  59              		.loc 1 280 7
  60 0024 022B     		cmp	r3, #2
  61 0026 01D9     		bls	.L2
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 7


  62              		.loc 1 282 14
  63 0028 0323     		movs	r3, #3
  64 002a 7CE0     		b	.L3
  65              	.L2:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  66              		.loc 1 278 9
  67 002c 404B     		ldr	r3, .L10
  68 002e 1B68     		ldr	r3, [r3]
  69 0030 03F00203 		and	r3, r3, #2
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  70              		.loc 1 278 8
  71 0034 002B     		cmp	r3, #0
  72 0036 F0D0     		beq	.L4
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSIRANGE default value */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
  73              		.loc 1 287 3
  74 0038 3D4B     		ldr	r3, .L10
  75 003a 1B68     		ldr	r3, [r3]
  76 003c 23F0F003 		bic	r3, r3, #240
  77 0040 3B4A     		ldr	r2, .L10
  78 0042 43F06003 		orr	r3, r3, #96
  79 0046 1360     		str	r3, [r2]
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset CFGR register (MSI is selected as system clock source) */
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  80              		.loc 1 290 3
  81 0048 394B     		ldr	r3, .L10
  82 004a 0022     		movs	r2, #0
  83 004c 9A60     		str	r2, [r3, #8]
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for MSI as system clock source */
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
  84              		.loc 1 293 19
  85 004e 394B     		ldr	r3, .L10+4
  86 0050 394A     		ldr	r2, .L10+8
  87 0052 1A60     		str	r2, [r3]
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
  88              		.loc 1 296 6
  89 0054 394B     		ldr	r3, .L10+12
  90 0056 1B68     		ldr	r3, [r3]
  91 0058 1846     		mov	r0, r3
  92 005a FFF7FEFF 		bl	HAL_InitTick
  93 005e 0346     		mov	r3, r0
  94              		.loc 1 296 5
  95 0060 002B     		cmp	r3, #0
  96 0062 01D0     		beq	.L5
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
  97              		.loc 1 298 12
  98 0064 0123     		movs	r3, #1
  99 0066 5EE0     		b	.L3
 100              	.L5:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 8


 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSI selected as system clock source */
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 101              		.loc 1 303 15
 102 0068 FFF7FEFF 		bl	HAL_GetTick
 103 006c 7860     		str	r0, [r7, #4]
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 104              		.loc 1 306 8
 105 006e 0AE0     		b	.L6
 106              	.L7:
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 107              		.loc 1 308 9
 108 0070 FFF7FEFF 		bl	HAL_GetTick
 109 0074 0246     		mov	r2, r0
 110              		.loc 1 308 23
 111 0076 7B68     		ldr	r3, [r7, #4]
 112 0078 D31A     		subs	r3, r2, r3
 113              		.loc 1 308 7
 114 007a 41F28832 		movw	r2, #5000
 115 007e 9342     		cmp	r3, r2
 116 0080 01D9     		bls	.L6
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 117              		.loc 1 310 14
 118 0082 0323     		movs	r3, #3
 119 0084 4FE0     		b	.L3
 120              	.L6:
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 121              		.loc 1 306 9
 122 0086 2A4B     		ldr	r3, .L10
 123 0088 9B68     		ldr	r3, [r3, #8]
 124 008a 03F00C03 		and	r3, r3, #12
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 125              		.loc 1 306 8
 126 008e 002B     		cmp	r3, #0
 127 0090 EED1     		bne	.L7
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON, PLLSAIxON bits */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 128              		.loc 1 317 3
 129 0092 274B     		ldr	r3, .L10
 130 0094 1A68     		ldr	r2, [r3]
 131 0096 2649     		ldr	r1, .L10
 132 0098 294B     		ldr	r3, .L10+16
 133 009a 1340     		ands	r3, r3, r2
 134 009c 0B60     		str	r3, [r1]
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 9


 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON);
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 135              		.loc 1 331 15
 136 009e FFF7FEFF 		bl	HAL_GetTick
 137 00a2 7860     		str	r0, [r7, #4]
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 138              		.loc 1 335 8
 139 00a4 08E0     		b	.L8
 140              	.L9:
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 141              		.loc 1 347 9
 142 00a6 FFF7FEFF 		bl	HAL_GetTick
 143 00aa 0246     		mov	r2, r0
 144              		.loc 1 347 23
 145 00ac 7B68     		ldr	r3, [r7, #4]
 146 00ae D31A     		subs	r3, r2, r3
 147              		.loc 1 347 7
 148 00b0 022B     		cmp	r3, #2
 149 00b2 01D9     		bls	.L8
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 150              		.loc 1 349 14
 151 00b4 0323     		movs	r3, #3
 152 00b6 36E0     		b	.L3
 153              	.L8:
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 154              		.loc 1 335 9
 155 00b8 1D4B     		ldr	r3, .L10
 156 00ba 1B68     		ldr	r3, [r3]
 157 00bc 03F02853 		and	r3, r3, #704643072
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 158              		.loc 1 335 8
 159 00c0 002B     		cmp	r3, #0
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 10


 160 00c2 F0D1     		bne	.L9
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLCFGR register */
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLCFGR);
 161              		.loc 1 354 3
 162 00c4 1A4B     		ldr	r3, .L10
 163 00c6 0022     		movs	r2, #0
 164 00c8 DA60     		str	r2, [r3, #12]
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 165              		.loc 1 355 3
 166 00ca 194B     		ldr	r3, .L10
 167 00cc DB68     		ldr	r3, [r3, #12]
 168 00ce 184A     		ldr	r2, .L10
 169 00d0 43F48053 		orr	r3, r3, #4096
 170 00d4 D360     		str	r3, [r2, #12]
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI1CFGR register */
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI1CFGR);
 171              		.loc 1 360 3
 172 00d6 164B     		ldr	r3, .L10
 173 00d8 0022     		movs	r2, #0
 174 00da 1A61     		str	r2, [r3, #16]
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 175              		.loc 1 361 3
 176 00dc 144B     		ldr	r3, .L10
 177 00de 1B69     		ldr	r3, [r3, #16]
 178 00e0 134A     		ldr	r2, .L10
 179 00e2 43F48053 		orr	r3, r3, #4096
 180 00e6 1361     		str	r3, [r2, #16]
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI2CFGR register */
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI2CFGR);
 181              		.loc 1 368 3
 182 00e8 114B     		ldr	r3, .L10
 183 00ea 0022     		movs	r2, #0
 184 00ec 5A61     		str	r2, [r3, #20]
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 185              		.loc 1 369 3
 186 00ee 104B     		ldr	r3, .L10
 187 00f0 5B69     		ldr	r3, [r3, #20]
 188 00f2 0F4A     		ldr	r2, .L10
 189 00f4 43F48053 		orr	r3, r3, #4096
 190 00f8 5361     		str	r3, [r2, #20]
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 191              		.loc 1 374 3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 11


 192 00fa 0D4B     		ldr	r3, .L10
 193 00fc 1B68     		ldr	r3, [r3]
 194 00fe 0C4A     		ldr	r2, .L10
 195 0100 23F48023 		bic	r3, r3, #262144
 196 0104 1360     		str	r3, [r2]
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Disable all interrupts */
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 197              		.loc 1 377 3
 198 0106 0A4B     		ldr	r3, .L10
 199 0108 0022     		movs	r2, #0
 200 010a 9A61     		str	r2, [r3, #24]
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all interrupt flags */
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 201              		.loc 1 380 3
 202 010c 084B     		ldr	r3, .L10
 203 010e 4FF0FF32 		mov	r2, #-1
 204 0112 1A62     		str	r2, [r3, #32]
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all reset flags */
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 205              		.loc 1 383 3
 206 0114 064B     		ldr	r3, .L10
 207 0116 D3F89430 		ldr	r3, [r3, #148]
 208 011a 054A     		ldr	r2, .L10
 209 011c 43F40003 		orr	r3, r3, #8388608
 210 0120 C2F89430 		str	r3, [r2, #148]
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 211              		.loc 1 385 10
 212 0124 0023     		movs	r3, #0
 213              	.L3:
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 214              		.loc 1 386 1
 215 0126 1846     		mov	r0, r3
 216 0128 0837     		adds	r7, r7, #8
 217              		.cfi_def_cfa_offset 8
 218 012a BD46     		mov	sp, r7
 219              		.cfi_def_cfa_register 13
 220              		@ sp needed
 221 012c 80BD     		pop	{r7, pc}
 222              	.L11:
 223 012e 00BF     		.align	2
 224              	.L10:
 225 0130 00100240 		.word	1073876992
 226 0134 00000000 		.word	SystemCoreClock
 227 0138 00093D00 		.word	4000000
 228 013c 00000000 		.word	uwTickPrio
 229 0140 FFF4FEEA 		.word	-352389889
 230              		.cfi_endproc
 231              	.LFE132:
 233              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 234              		.align	1
 235              		.global	HAL_RCC_OscConfig
 236              		.syntax unified
 237              		.thumb
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 12


 238              		.thumb_func
 240              	HAL_RCC_OscConfig:
 241              	.LFB133:
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL source is not updated when used as PLLSAI(s) clock source.
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 242              		.loc 1 404 1
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 32
 245              		@ frame_needed = 1, uses_anonymous_args = 0
 246 0000 80B5     		push	{r7, lr}
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 7, -8
 249              		.cfi_offset 14, -4
 250 0002 88B0     		sub	sp, sp, #32
 251              		.cfi_def_cfa_offset 40
 252 0004 00AF     		add	r7, sp, #0
 253              		.cfi_def_cfa_register 7
 254 0006 7860     		str	r0, [r7, #4]
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_config;
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 255              		.loc 1 410 5
 256 0008 7B68     		ldr	r3, [r7, #4]
 257 000a 002B     		cmp	r3, #0
 258 000c 02D1     		bne	.L13
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 259              		.loc 1 412 12
 260 000e 0123     		movs	r3, #1
 261 0010 00F008BC 		b	.L14
 262              	.L13:
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 263              		.loc 1 418 19
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 13


 264 0014 964B     		ldr	r3, .L97
 265 0016 9B68     		ldr	r3, [r3, #8]
 266              		.loc 1 418 17
 267 0018 03F00C03 		and	r3, r3, #12
 268 001c BB61     		str	r3, [r7, #24]
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 269              		.loc 1 419 16
 270 001e 944B     		ldr	r3, .L97
 271 0020 DB68     		ldr	r3, [r3, #12]
 272              		.loc 1 419 14
 273 0022 03F00303 		and	r3, r3, #3
 274 0026 7B61     		str	r3, [r7, #20]
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 275              		.loc 1 422 25
 276 0028 7B68     		ldr	r3, [r7, #4]
 277 002a 1B68     		ldr	r3, [r3]
 278              		.loc 1 422 43
 279 002c 03F01003 		and	r3, r3, #16
 280              		.loc 1 422 5
 281 0030 002B     		cmp	r3, #0
 282 0032 00F0E480 		beq	.L15
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock *
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 283              		.loc 1 430 7
 284 0036 BB69     		ldr	r3, [r7, #24]
 285 0038 002B     		cmp	r3, #0
 286 003a 07D0     		beq	.L16
 287              		.loc 1 430 44 discriminator 1
 288 003c BB69     		ldr	r3, [r7, #24]
 289 003e 0C2B     		cmp	r3, #12
 290 0040 40F08B80 		bne	.L17
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 291              		.loc 1 431 45
 292 0044 7B69     		ldr	r3, [r7, #20]
 293 0046 012B     		cmp	r3, #1
 294 0048 40F08780 		bne	.L17
 295              	.L16:
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 296              		.loc 1 433 11
 297 004c 884B     		ldr	r3, .L97
 298 004e 1B68     		ldr	r3, [r3]
 299 0050 03F00203 		and	r3, r3, #2
 300              		.loc 1 433 9
 301 0054 002B     		cmp	r3, #0
 302 0056 05D0     		beq	.L18
 303              		.loc 1 433 72 discriminator 1
 304 0058 7B68     		ldr	r3, [r7, #4]
 305 005a 9B69     		ldr	r3, [r3, #24]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 14


 306              		.loc 1 433 51 discriminator 1
 307 005c 002B     		cmp	r3, #0
 308 005e 01D1     		bne	.L18
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 309              		.loc 1 435 16
 310 0060 0123     		movs	r3, #1
 311 0062 DFE3     		b	.L14
 312              	.L18:
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        /* Otherwise, just the calibration and MSI range change are allowed */
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 313              		.loc 1 444 29
 314 0064 7B68     		ldr	r3, [r7, #4]
 315 0066 1A6A     		ldr	r2, [r3, #32]
 316              		.loc 1 444 47
 317 0068 814B     		ldr	r3, .L97
 318 006a 1B68     		ldr	r3, [r3]
 319 006c 03F00803 		and	r3, r3, #8
 320 0070 002B     		cmp	r3, #0
 321 0072 04D0     		beq	.L19
 322              		.loc 1 444 47 is_stmt 0 discriminator 1
 323 0074 7E4B     		ldr	r3, .L97
 324 0076 1B68     		ldr	r3, [r3]
 325 0078 03F0F003 		and	r3, r3, #240
 326 007c 05E0     		b	.L20
 327              	.L19:
 328              		.loc 1 444 47 discriminator 2
 329 007e 7C4B     		ldr	r3, .L97
 330 0080 D3F89430 		ldr	r3, [r3, #148]
 331 0084 1B09     		lsrs	r3, r3, #4
 332 0086 03F0F003 		and	r3, r3, #240
 333              	.L20:
 334              		.loc 1 444 11 is_stmt 1 discriminator 4
 335 008a 9342     		cmp	r3, r2
 336 008c 23D2     		bcs	.L21
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 337              		.loc 1 447 14
 338 008e 7B68     		ldr	r3, [r7, #4]
 339 0090 1B6A     		ldr	r3, [r3, #32]
 340 0092 1846     		mov	r0, r3
 341 0094 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 342 0098 0346     		mov	r3, r0
 343              		.loc 1 447 13
 344 009a 002B     		cmp	r3, #0
 345 009c 01D0     		beq	.L22
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 346              		.loc 1 449 20
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 15


 347 009e 0123     		movs	r3, #1
 348 00a0 C0E3     		b	.L14
 349              	.L22:
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 350              		.loc 1 453 11
 351 00a2 734B     		ldr	r3, .L97
 352 00a4 1B68     		ldr	r3, [r3]
 353 00a6 724A     		ldr	r2, .L97
 354 00a8 43F00803 		orr	r3, r3, #8
 355 00ac 1360     		str	r3, [r2]
 356 00ae 704B     		ldr	r3, .L97
 357 00b0 1B68     		ldr	r3, [r3]
 358 00b2 23F0F002 		bic	r2, r3, #240
 359 00b6 7B68     		ldr	r3, [r7, #4]
 360 00b8 1B6A     		ldr	r3, [r3, #32]
 361 00ba 6D49     		ldr	r1, .L97
 362 00bc 1343     		orrs	r3, r3, r2
 363 00be 0B60     		str	r3, [r1]
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 364              		.loc 1 455 11
 365 00c0 6B4B     		ldr	r3, .L97
 366 00c2 5B68     		ldr	r3, [r3, #4]
 367 00c4 23F47F42 		bic	r2, r3, #65280
 368 00c8 7B68     		ldr	r3, [r7, #4]
 369 00ca DB69     		ldr	r3, [r3, #28]
 370 00cc 1B02     		lsls	r3, r3, #8
 371 00ce 6849     		ldr	r1, .L97
 372 00d0 1343     		orrs	r3, r3, r2
 373 00d2 4B60     		str	r3, [r1, #4]
 374 00d4 25E0     		b	.L23
 375              	.L21:
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 376              		.loc 1 461 11
 377 00d6 664B     		ldr	r3, .L97
 378 00d8 1B68     		ldr	r3, [r3]
 379 00da 654A     		ldr	r2, .L97
 380 00dc 43F00803 		orr	r3, r3, #8
 381 00e0 1360     		str	r3, [r2]
 382 00e2 634B     		ldr	r3, .L97
 383 00e4 1B68     		ldr	r3, [r3]
 384 00e6 23F0F002 		bic	r2, r3, #240
 385 00ea 7B68     		ldr	r3, [r7, #4]
 386 00ec 1B6A     		ldr	r3, [r3, #32]
 387 00ee 6049     		ldr	r1, .L97
 388 00f0 1343     		orrs	r3, r3, r2
 389 00f2 0B60     		str	r3, [r1]
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 16


 390              		.loc 1 463 11
 391 00f4 5E4B     		ldr	r3, .L97
 392 00f6 5B68     		ldr	r3, [r3, #4]
 393 00f8 23F47F42 		bic	r2, r3, #65280
 394 00fc 7B68     		ldr	r3, [r7, #4]
 395 00fe DB69     		ldr	r3, [r3, #28]
 396 0100 1B02     		lsls	r3, r3, #8
 397 0102 5B49     		ldr	r1, .L97
 398 0104 1343     		orrs	r3, r3, r2
 399 0106 4B60     		str	r3, [r1, #4]
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Only possible when MSI is the System clock source  */
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(sysclk_source == RCC_CFGR_SWS_MSI)
 400              		.loc 1 467 13
 401 0108 BB69     		ldr	r3, [r7, #24]
 402 010a 002B     		cmp	r3, #0
 403 010c 09D1     		bne	.L23
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 404              		.loc 1 469 16
 405 010e 7B68     		ldr	r3, [r7, #4]
 406 0110 1B6A     		ldr	r3, [r3, #32]
 407 0112 1846     		mov	r0, r3
 408 0114 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 409 0118 0346     		mov	r3, r0
 410              		.loc 1 469 15
 411 011a 002B     		cmp	r3, #0
 412 011c 01D0     		beq	.L23
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_ERROR;
 413              		.loc 1 471 22
 414 011e 0123     		movs	r3, #1
 415 0120 80E3     		b	.L14
 416              	.L23:
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_
 417              		.loc 1 477 27
 418 0122 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 419 0126 0246     		mov	r2, r0
 420              		.loc 1 477 71
 421 0128 514B     		ldr	r3, .L97
 422 012a 9B68     		ldr	r3, [r3, #8]
 423              		.loc 1 477 106
 424 012c 1B09     		lsrs	r3, r3, #4
 425 012e 03F00F03 		and	r3, r3, #15
 426              		.loc 1 477 70
 427 0132 5049     		ldr	r1, .L97+4
 428 0134 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 429              		.loc 1 477 128
 430 0136 03F01F03 		and	r3, r3, #31
 431              		.loc 1 477 53
 432 013a 22FA03F3 		lsr	r3, r2, r3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 17


 433              		.loc 1 477 25
 434 013e 4E4A     		ldr	r2, .L97+8
 435 0140 1360     		str	r3, [r2]
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         status = HAL_InitTick(uwTickPrio);
 436              		.loc 1 480 18
 437 0142 4E4B     		ldr	r3, .L97+12
 438 0144 1B68     		ldr	r3, [r3]
 439 0146 1846     		mov	r0, r3
 440 0148 FFF7FEFF 		bl	HAL_InitTick
 441 014c 0346     		mov	r3, r0
 442 014e FB73     		strb	r3, [r7, #15]
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(status != HAL_OK)
 443              		.loc 1 481 11
 444 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 445 0152 002B     		cmp	r3, #0
 446 0154 52D0     		beq	.L95
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return status;
 447              		.loc 1 483 18
 448 0156 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 449 0158 64E3     		b	.L14
 450              	.L17:
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the MSI State */
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 451              		.loc 1 490 27
 452 015a 7B68     		ldr	r3, [r7, #4]
 453 015c 9B69     		ldr	r3, [r3, #24]
 454              		.loc 1 490 9
 455 015e 002B     		cmp	r3, #0
 456 0160 32D0     		beq	.L25
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (MSI). */
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 457              		.loc 1 493 9
 458 0162 434B     		ldr	r3, .L97
 459 0164 1B68     		ldr	r3, [r3]
 460 0166 424A     		ldr	r2, .L97
 461 0168 43F00103 		orr	r3, r3, #1
 462 016c 1360     		str	r3, [r2]
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 463              		.loc 1 496 21
 464 016e FFF7FEFF 		bl	HAL_GetTick
 465 0172 3861     		str	r0, [r7, #16]
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 466              		.loc 1 499 14
 467 0174 08E0     		b	.L26
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 18


 468              	.L27:
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 469              		.loc 1 501 15
 470 0176 FFF7FEFF 		bl	HAL_GetTick
 471 017a 0246     		mov	r2, r0
 472              		.loc 1 501 29
 473 017c 3B69     		ldr	r3, [r7, #16]
 474 017e D31A     		subs	r3, r2, r3
 475              		.loc 1 501 13
 476 0180 022B     		cmp	r3, #2
 477 0182 01D9     		bls	.L26
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 478              		.loc 1 503 20
 479 0184 0323     		movs	r3, #3
 480 0186 4DE3     		b	.L14
 481              	.L26:
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 482              		.loc 1 499 15
 483 0188 394B     		ldr	r3, .L97
 484 018a 1B68     		ldr	r3, [r3]
 485 018c 03F00203 		and	r3, r3, #2
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 486              		.loc 1 499 14
 487 0190 002B     		cmp	r3, #0
 488 0192 F0D0     		beq	.L27
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 489              		.loc 1 507 9
 490 0194 364B     		ldr	r3, .L97
 491 0196 1B68     		ldr	r3, [r3]
 492 0198 354A     		ldr	r2, .L97
 493 019a 43F00803 		orr	r3, r3, #8
 494 019e 1360     		str	r3, [r2]
 495 01a0 334B     		ldr	r3, .L97
 496 01a2 1B68     		ldr	r3, [r3]
 497 01a4 23F0F002 		bic	r2, r3, #240
 498 01a8 7B68     		ldr	r3, [r7, #4]
 499 01aa 1B6A     		ldr	r3, [r3, #32]
 500 01ac 3049     		ldr	r1, .L97
 501 01ae 1343     		orrs	r3, r3, r2
 502 01b0 0B60     		str	r3, [r1]
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 503              		.loc 1 509 9
 504 01b2 2F4B     		ldr	r3, .L97
 505 01b4 5B68     		ldr	r3, [r3, #4]
 506 01b6 23F47F42 		bic	r2, r3, #65280
 507 01ba 7B68     		ldr	r3, [r7, #4]
 508 01bc DB69     		ldr	r3, [r3, #28]
 509 01be 1B02     		lsls	r3, r3, #8
 510 01c0 2B49     		ldr	r1, .L97
 511 01c2 1343     		orrs	r3, r3, r2
 512 01c4 4B60     		str	r3, [r1, #4]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 19


 513 01c6 1AE0     		b	.L15
 514              	.L25:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (MSI). */
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 515              		.loc 1 515 9
 516 01c8 294B     		ldr	r3, .L97
 517 01ca 1B68     		ldr	r3, [r3]
 518 01cc 284A     		ldr	r2, .L97
 519 01ce 23F00103 		bic	r3, r3, #1
 520 01d2 1360     		str	r3, [r2]
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 521              		.loc 1 518 21
 522 01d4 FFF7FEFF 		bl	HAL_GetTick
 523 01d8 3861     		str	r0, [r7, #16]
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 524              		.loc 1 521 14
 525 01da 08E0     		b	.L28
 526              	.L29:
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 527              		.loc 1 523 15
 528 01dc FFF7FEFF 		bl	HAL_GetTick
 529 01e0 0246     		mov	r2, r0
 530              		.loc 1 523 29
 531 01e2 3B69     		ldr	r3, [r7, #16]
 532 01e4 D31A     		subs	r3, r2, r3
 533              		.loc 1 523 13
 534 01e6 022B     		cmp	r3, #2
 535 01e8 01D9     		bls	.L28
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 536              		.loc 1 525 20
 537 01ea 0323     		movs	r3, #3
 538 01ec 1AE3     		b	.L14
 539              	.L28:
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 540              		.loc 1 521 15
 541 01ee 204B     		ldr	r3, .L97
 542 01f0 1B68     		ldr	r3, [r3]
 543 01f2 03F00203 		and	r3, r3, #2
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 544              		.loc 1 521 14
 545 01f6 002B     		cmp	r3, #0
 546 01f8 F0D1     		bne	.L29
 547 01fa 00E0     		b	.L15
 548              	.L95:
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 549              		.loc 1 433 9
 550 01fc 00BF     		nop
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 20


 551              	.L15:
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 552              		.loc 1 532 25
 553 01fe 7B68     		ldr	r3, [r7, #4]
 554 0200 1B68     		ldr	r3, [r3]
 555              		.loc 1 532 43
 556 0202 03F00103 		and	r3, r3, #1
 557              		.loc 1 532 5
 558 0206 002B     		cmp	r3, #0
 559 0208 73D0     		beq	.L30
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 560              		.loc 1 538 7
 561 020a BB69     		ldr	r3, [r7, #24]
 562 020c 082B     		cmp	r3, #8
 563 020e 05D0     		beq	.L31
 564              		.loc 1 538 44 discriminator 1
 565 0210 BB69     		ldr	r3, [r7, #24]
 566 0212 0C2B     		cmp	r3, #12
 567 0214 0ED1     		bne	.L32
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 568              		.loc 1 539 45
 569 0216 7B69     		ldr	r3, [r7, #20]
 570 0218 032B     		cmp	r3, #3
 571 021a 0BD1     		bne	.L32
 572              	.L31:
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 573              		.loc 1 541 11
 574 021c 144B     		ldr	r3, .L97
 575 021e 1B68     		ldr	r3, [r3]
 576 0220 03F40033 		and	r3, r3, #131072
 577              		.loc 1 541 9
 578 0224 002B     		cmp	r3, #0
 579 0226 63D0     		beq	.L96
 580              		.loc 1 541 72 discriminator 1
 581 0228 7B68     		ldr	r3, [r7, #4]
 582 022a 5B68     		ldr	r3, [r3, #4]
 583              		.loc 1 541 51 discriminator 1
 584 022c 002B     		cmp	r3, #0
 585 022e 5FD1     		bne	.L96
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 586              		.loc 1 543 16
 587 0230 0123     		movs	r3, #1
 588 0232 F7E2     		b	.L14
 589              	.L32:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 21


 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 590              		.loc 1 549 7
 591 0234 7B68     		ldr	r3, [r7, #4]
 592 0236 5B68     		ldr	r3, [r3, #4]
 593 0238 B3F5803F 		cmp	r3, #65536
 594 023c 06D1     		bne	.L34
 595              		.loc 1 549 7 is_stmt 0 discriminator 1
 596 023e 0C4B     		ldr	r3, .L97
 597 0240 1B68     		ldr	r3, [r3]
 598 0242 0B4A     		ldr	r2, .L97
 599 0244 43F48033 		orr	r3, r3, #65536
 600 0248 1360     		str	r3, [r2]
 601 024a 25E0     		b	.L35
 602              	.L34:
 603              		.loc 1 549 7 discriminator 2
 604 024c 7B68     		ldr	r3, [r7, #4]
 605 024e 5B68     		ldr	r3, [r3, #4]
 606 0250 B3F5A02F 		cmp	r3, #327680
 607 0254 14D1     		bne	.L36
 608              		.loc 1 549 7 discriminator 3
 609 0256 064B     		ldr	r3, .L97
 610 0258 1B68     		ldr	r3, [r3]
 611 025a 054A     		ldr	r2, .L97
 612 025c 43F48023 		orr	r3, r3, #262144
 613 0260 1360     		str	r3, [r2]
 614 0262 034B     		ldr	r3, .L97
 615 0264 1B68     		ldr	r3, [r3]
 616 0266 024A     		ldr	r2, .L97
 617 0268 43F48033 		orr	r3, r3, #65536
 618 026c 1360     		str	r3, [r2]
 619 026e 13E0     		b	.L35
 620              	.L98:
 621              		.align	2
 622              	.L97:
 623 0270 00100240 		.word	1073876992
 624 0274 00000000 		.word	AHBPrescTable
 625 0278 00000000 		.word	SystemCoreClock
 626 027c 00000000 		.word	uwTickPrio
 627              	.L36:
 628              		.loc 1 549 7 discriminator 4
 629 0280 A04B     		ldr	r3, .L99
 630 0282 1B68     		ldr	r3, [r3]
 631 0284 9F4A     		ldr	r2, .L99
 632 0286 23F48033 		bic	r3, r3, #65536
 633 028a 1360     		str	r3, [r2]
 634 028c 9D4B     		ldr	r3, .L99
 635 028e 1B68     		ldr	r3, [r3]
 636 0290 9C4A     		ldr	r2, .L99
 637 0292 23F48023 		bic	r3, r3, #262144
 638 0296 1360     		str	r3, [r2]
 639              	.L35:
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 22


 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSE State */
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 640              		.loc 1 552 27 is_stmt 1
 641 0298 7B68     		ldr	r3, [r7, #4]
 642 029a 5B68     		ldr	r3, [r3, #4]
 643              		.loc 1 552 9
 644 029c 002B     		cmp	r3, #0
 645 029e 13D0     		beq	.L37
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 646              		.loc 1 555 21
 647 02a0 FFF7FEFF 		bl	HAL_GetTick
 648 02a4 3861     		str	r0, [r7, #16]
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 649              		.loc 1 558 14
 650 02a6 08E0     		b	.L38
 651              	.L39:
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 652              		.loc 1 560 15
 653 02a8 FFF7FEFF 		bl	HAL_GetTick
 654 02ac 0246     		mov	r2, r0
 655              		.loc 1 560 29
 656 02ae 3B69     		ldr	r3, [r7, #16]
 657 02b0 D31A     		subs	r3, r2, r3
 658              		.loc 1 560 13
 659 02b2 642B     		cmp	r3, #100
 660 02b4 01D9     		bls	.L38
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 661              		.loc 1 562 20
 662 02b6 0323     		movs	r3, #3
 663 02b8 B4E2     		b	.L14
 664              	.L38:
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 665              		.loc 1 558 15
 666 02ba 924B     		ldr	r3, .L99
 667 02bc 1B68     		ldr	r3, [r3]
 668 02be 03F40033 		and	r3, r3, #131072
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 669              		.loc 1 558 14
 670 02c2 002B     		cmp	r3, #0
 671 02c4 F0D0     		beq	.L39
 672 02c6 14E0     		b	.L30
 673              	.L37:
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 674              		.loc 1 569 21
 675 02c8 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 23


 676 02cc 3861     		str	r0, [r7, #16]
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 677              		.loc 1 572 14
 678 02ce 08E0     		b	.L40
 679              	.L41:
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 680              		.loc 1 574 15
 681 02d0 FFF7FEFF 		bl	HAL_GetTick
 682 02d4 0246     		mov	r2, r0
 683              		.loc 1 574 29
 684 02d6 3B69     		ldr	r3, [r7, #16]
 685 02d8 D31A     		subs	r3, r2, r3
 686              		.loc 1 574 13
 687 02da 642B     		cmp	r3, #100
 688 02dc 01D9     		bls	.L40
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 689              		.loc 1 576 20
 690 02de 0323     		movs	r3, #3
 691 02e0 A0E2     		b	.L14
 692              	.L40:
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 693              		.loc 1 572 15
 694 02e2 884B     		ldr	r3, .L99
 695 02e4 1B68     		ldr	r3, [r3]
 696 02e6 03F40033 		and	r3, r3, #131072
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 697              		.loc 1 572 14
 698 02ea 002B     		cmp	r3, #0
 699 02ec F0D1     		bne	.L41
 700 02ee 00E0     		b	.L30
 701              	.L96:
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 702              		.loc 1 541 9
 703 02f0 00BF     		nop
 704              	.L30:
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 705              		.loc 1 583 25
 706 02f2 7B68     		ldr	r3, [r7, #4]
 707 02f4 1B68     		ldr	r3, [r3]
 708              		.loc 1 583 43
 709 02f6 03F00203 		and	r3, r3, #2
 710              		.loc 1 583 5
 711 02fa 002B     		cmp	r3, #0
 712 02fc 60D0     		beq	.L42
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 24


 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 713              		.loc 1 590 7
 714 02fe BB69     		ldr	r3, [r7, #24]
 715 0300 042B     		cmp	r3, #4
 716 0302 05D0     		beq	.L43
 717              		.loc 1 590 44 discriminator 1
 718 0304 BB69     		ldr	r3, [r7, #24]
 719 0306 0C2B     		cmp	r3, #12
 720 0308 19D1     		bne	.L44
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 721              		.loc 1 591 45
 722 030a 7B69     		ldr	r3, [r7, #20]
 723 030c 022B     		cmp	r3, #2
 724 030e 16D1     		bne	.L44
 725              	.L43:
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 726              		.loc 1 594 11
 727 0310 7C4B     		ldr	r3, .L99
 728 0312 1B68     		ldr	r3, [r3]
 729 0314 03F48063 		and	r3, r3, #1024
 730              		.loc 1 594 9
 731 0318 002B     		cmp	r3, #0
 732 031a 05D0     		beq	.L45
 733              		.loc 1 594 72 discriminator 1
 734 031c 7B68     		ldr	r3, [r7, #4]
 735 031e DB68     		ldr	r3, [r3, #12]
 736              		.loc 1 594 51 discriminator 1
 737 0320 002B     		cmp	r3, #0
 738 0322 01D1     		bne	.L45
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 739              		.loc 1 596 16
 740 0324 0123     		movs	r3, #1
 741 0326 7DE2     		b	.L14
 742              	.L45:
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 743              		.loc 1 602 9
 744 0328 764B     		ldr	r3, .L99
 745 032a 5B68     		ldr	r3, [r3, #4]
 746 032c 23F0FE42 		bic	r2, r3, #2130706432
 747 0330 7B68     		ldr	r3, [r7, #4]
 748 0332 1B69     		ldr	r3, [r3, #16]
 749 0334 1B06     		lsls	r3, r3, #24
 750 0336 7349     		ldr	r1, .L99
 751 0338 1343     		orrs	r3, r3, r2
 752 033a 4B60     		str	r3, [r1, #4]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 25


 753              		.loc 1 594 9
 754 033c 40E0     		b	.L42
 755              	.L44:
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSI State */
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 756              		.loc 1 608 27
 757 033e 7B68     		ldr	r3, [r7, #4]
 758 0340 DB68     		ldr	r3, [r3, #12]
 759              		.loc 1 608 9
 760 0342 002B     		cmp	r3, #0
 761 0344 23D0     		beq	.L46
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 762              		.loc 1 611 9
 763 0346 6F4B     		ldr	r3, .L99
 764 0348 1B68     		ldr	r3, [r3]
 765 034a 6E4A     		ldr	r2, .L99
 766 034c 43F48073 		orr	r3, r3, #256
 767 0350 1360     		str	r3, [r2]
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 768              		.loc 1 614 21
 769 0352 FFF7FEFF 		bl	HAL_GetTick
 770 0356 3861     		str	r0, [r7, #16]
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 771              		.loc 1 617 14
 772 0358 08E0     		b	.L47
 773              	.L48:
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 774              		.loc 1 619 15
 775 035a FFF7FEFF 		bl	HAL_GetTick
 776 035e 0246     		mov	r2, r0
 777              		.loc 1 619 29
 778 0360 3B69     		ldr	r3, [r7, #16]
 779 0362 D31A     		subs	r3, r2, r3
 780              		.loc 1 619 13
 781 0364 022B     		cmp	r3, #2
 782 0366 01D9     		bls	.L47
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 783              		.loc 1 621 20
 784 0368 0323     		movs	r3, #3
 785 036a 5BE2     		b	.L14
 786              	.L47:
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 787              		.loc 1 617 15
 788 036c 654B     		ldr	r3, .L99
 789 036e 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 26


 790 0370 03F48063 		and	r3, r3, #1024
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 791              		.loc 1 617 14
 792 0374 002B     		cmp	r3, #0
 793 0376 F0D0     		beq	.L48
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 794              		.loc 1 626 9
 795 0378 624B     		ldr	r3, .L99
 796 037a 5B68     		ldr	r3, [r3, #4]
 797 037c 23F0FE42 		bic	r2, r3, #2130706432
 798 0380 7B68     		ldr	r3, [r7, #4]
 799 0382 1B69     		ldr	r3, [r3, #16]
 800 0384 1B06     		lsls	r3, r3, #24
 801 0386 5F49     		ldr	r1, .L99
 802 0388 1343     		orrs	r3, r3, r2
 803 038a 4B60     		str	r3, [r1, #4]
 804 038c 18E0     		b	.L42
 805              	.L46:
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 806              		.loc 1 631 9
 807 038e 5D4B     		ldr	r3, .L99
 808 0390 1B68     		ldr	r3, [r3]
 809 0392 5C4A     		ldr	r2, .L99
 810 0394 23F48073 		bic	r3, r3, #256
 811 0398 1360     		str	r3, [r2]
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 812              		.loc 1 634 21
 813 039a FFF7FEFF 		bl	HAL_GetTick
 814 039e 3861     		str	r0, [r7, #16]
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 815              		.loc 1 637 14
 816 03a0 08E0     		b	.L49
 817              	.L50:
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 818              		.loc 1 639 15
 819 03a2 FFF7FEFF 		bl	HAL_GetTick
 820 03a6 0246     		mov	r2, r0
 821              		.loc 1 639 29
 822 03a8 3B69     		ldr	r3, [r7, #16]
 823 03aa D31A     		subs	r3, r2, r3
 824              		.loc 1 639 13
 825 03ac 022B     		cmp	r3, #2
 826 03ae 01D9     		bls	.L49
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 27


 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 827              		.loc 1 641 20
 828 03b0 0323     		movs	r3, #3
 829 03b2 37E2     		b	.L14
 830              	.L49:
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 831              		.loc 1 637 15
 832 03b4 534B     		ldr	r3, .L99
 833 03b6 1B68     		ldr	r3, [r3]
 834 03b8 03F48063 		and	r3, r3, #1024
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 835              		.loc 1 637 14
 836 03bc 002B     		cmp	r3, #0
 837 03be F0D1     		bne	.L50
 838              	.L42:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 839              		.loc 1 648 25
 840 03c0 7B68     		ldr	r3, [r7, #4]
 841 03c2 1B68     		ldr	r3, [r3]
 842              		.loc 1 648 43
 843 03c4 03F00803 		and	r3, r3, #8
 844              		.loc 1 648 5
 845 03c8 002B     		cmp	r3, #0
 846 03ca 3CD0     		beq	.L51
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 847              		.loc 1 654 25
 848 03cc 7B68     		ldr	r3, [r7, #4]
 849 03ce 5B69     		ldr	r3, [r3, #20]
 850              		.loc 1 654 7
 851 03d0 002B     		cmp	r3, #0
 852 03d2 1CD0     		beq	.L52
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       uint32_t csr_temp = RCC->CSR;
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check LSI division factor */
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            /* If LSIRDY is set while LSION is not enabled,
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               LSIPREDIV can't be updated  */
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 28


 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_LSI_DISABLE();
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till LSI is disabled */
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Set LSI division factor */
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 853              		.loc 1 696 7
 854 03d4 4B4B     		ldr	r3, .L99
 855 03d6 D3F89430 		ldr	r3, [r3, #148]
 856 03da 4A4A     		ldr	r2, .L99
 857 03dc 43F00103 		orr	r3, r3, #1
 858 03e0 C2F89430 		str	r3, [r2, #148]
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 859              		.loc 1 699 19
 860 03e4 FFF7FEFF 		bl	HAL_GetTick
 861 03e8 3861     		str	r0, [r7, #16]
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 862              		.loc 1 702 12
 863 03ea 08E0     		b	.L53
 864              	.L54:
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 865              		.loc 1 704 13
 866 03ec FFF7FEFF 		bl	HAL_GetTick
 867 03f0 0246     		mov	r2, r0
 868              		.loc 1 704 27
 869 03f2 3B69     		ldr	r3, [r7, #16]
 870 03f4 D31A     		subs	r3, r2, r3
 871              		.loc 1 704 11
 872 03f6 022B     		cmp	r3, #2
 873 03f8 01D9     		bls	.L53
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 29


 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 874              		.loc 1 706 18
 875 03fa 0323     		movs	r3, #3
 876 03fc 12E2     		b	.L14
 877              	.L53:
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 878              		.loc 1 702 13
 879 03fe 414B     		ldr	r3, .L99
 880 0400 D3F89430 		ldr	r3, [r3, #148]
 881 0404 03F00203 		and	r3, r3, #2
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 882              		.loc 1 702 12
 883 0408 002B     		cmp	r3, #0
 884 040a EFD0     		beq	.L54
 885 040c 1BE0     		b	.L51
 886              	.L52:
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 887              		.loc 1 713 7
 888 040e 3D4B     		ldr	r3, .L99
 889 0410 D3F89430 		ldr	r3, [r3, #148]
 890 0414 3B4A     		ldr	r2, .L99
 891 0416 23F00103 		bic	r3, r3, #1
 892 041a C2F89430 		str	r3, [r2, #148]
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 893              		.loc 1 716 19
 894 041e FFF7FEFF 		bl	HAL_GetTick
 895 0422 3861     		str	r0, [r7, #16]
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 896              		.loc 1 719 12
 897 0424 08E0     		b	.L55
 898              	.L56:
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 899              		.loc 1 721 13
 900 0426 FFF7FEFF 		bl	HAL_GetTick
 901 042a 0246     		mov	r2, r0
 902              		.loc 1 721 27
 903 042c 3B69     		ldr	r3, [r7, #16]
 904 042e D31A     		subs	r3, r2, r3
 905              		.loc 1 721 11
 906 0430 022B     		cmp	r3, #2
 907 0432 01D9     		bls	.L55
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 908              		.loc 1 723 18
 909 0434 0323     		movs	r3, #3
 910 0436 F5E1     		b	.L14
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 30


 911              	.L55:
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 912              		.loc 1 719 13
 913 0438 324B     		ldr	r3, .L99
 914 043a D3F89430 		ldr	r3, [r3, #148]
 915 043e 03F00203 		and	r3, r3, #2
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 916              		.loc 1 719 12
 917 0442 002B     		cmp	r3, #0
 918 0444 EFD1     		bne	.L56
 919              	.L51:
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 920              		.loc 1 729 25
 921 0446 7B68     		ldr	r3, [r7, #4]
 922 0448 1B68     		ldr	r3, [r3]
 923              		.loc 1 729 43
 924 044a 03F00403 		and	r3, r3, #4
 925              		.loc 1 729 5
 926 044e 002B     		cmp	r3, #0
 927 0450 00F0A680 		beq	.L57
 928              	.LBB2:
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 929              		.loc 1 731 22
 930 0454 0023     		movs	r3, #0
 931 0456 FB77     		strb	r3, [r7, #31]
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 932              		.loc 1 738 8
 933 0458 2A4B     		ldr	r3, .L99
 934 045a 9B6D     		ldr	r3, [r3, #88]
 935 045c 03F08053 		and	r3, r3, #268435456
 936              		.loc 1 738 7
 937 0460 002B     		cmp	r3, #0
 938 0462 0DD1     		bne	.L58
 939              	.LBB3:
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 940              		.loc 1 740 7
 941 0464 274B     		ldr	r3, .L99
 942 0466 9B6D     		ldr	r3, [r3, #88]
 943 0468 264A     		ldr	r2, .L99
 944 046a 43F08053 		orr	r3, r3, #268435456
 945 046e 9365     		str	r3, [r2, #88]
 946 0470 244B     		ldr	r3, .L99
 947 0472 9B6D     		ldr	r3, [r3, #88]
 948 0474 03F08053 		and	r3, r3, #268435456
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 31


 949 0478 BB60     		str	r3, [r7, #8]
 950 047a BB68     		ldr	r3, [r7, #8]
 951              	.LBE3:
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pwrclkchanged = SET;
 952              		.loc 1 741 21
 953 047c 0123     		movs	r3, #1
 954 047e FB77     		strb	r3, [r7, #31]
 955              	.L58:
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 956              		.loc 1 744 8
 957 0480 214B     		ldr	r3, .L99+4
 958 0482 1B68     		ldr	r3, [r3]
 959 0484 03F48073 		and	r3, r3, #256
 960              		.loc 1 744 7
 961 0488 002B     		cmp	r3, #0
 962 048a 18D1     		bne	.L59
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SET_BIT(PWR->CR1, PWR_CR1_DBP);
 963              		.loc 1 747 7
 964 048c 1E4B     		ldr	r3, .L99+4
 965 048e 1B68     		ldr	r3, [r3]
 966 0490 1D4A     		ldr	r2, .L99+4
 967 0492 43F48073 		orr	r3, r3, #256
 968 0496 1360     		str	r3, [r2]
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 969              		.loc 1 750 19
 970 0498 FFF7FEFF 		bl	HAL_GetTick
 971 049c 3861     		str	r0, [r7, #16]
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 972              		.loc 1 752 12
 973 049e 08E0     		b	.L60
 974              	.L61:
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 975              		.loc 1 754 13
 976 04a0 FFF7FEFF 		bl	HAL_GetTick
 977 04a4 0246     		mov	r2, r0
 978              		.loc 1 754 27
 979 04a6 3B69     		ldr	r3, [r7, #16]
 980 04a8 D31A     		subs	r3, r2, r3
 981              		.loc 1 754 11
 982 04aa 022B     		cmp	r3, #2
 983 04ac 01D9     		bls	.L60
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 984              		.loc 1 756 18
 985 04ae 0323     		movs	r3, #3
 986 04b0 B8E1     		b	.L14
 987              	.L60:
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 988              		.loc 1 752 13
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 32


 989 04b2 154B     		ldr	r3, .L99+4
 990 04b4 1B68     		ldr	r3, [r3]
 991 04b6 03F48073 		and	r3, r3, #256
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 992              		.loc 1 752 12
 993 04ba 002B     		cmp	r3, #0
 994 04bc F0D0     		beq	.L61
 995              	.L59:
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS))
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator bypass enable */
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator enable */
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 996              		.loc 1 786 5
 997 04be 7B68     		ldr	r3, [r7, #4]
 998 04c0 9B68     		ldr	r3, [r3, #8]
 999 04c2 012B     		cmp	r3, #1
 1000 04c4 08D1     		bne	.L62
 1001              		.loc 1 786 5 is_stmt 0 discriminator 1
 1002 04c6 0F4B     		ldr	r3, .L99
 1003 04c8 D3F89030 		ldr	r3, [r3, #144]
 1004 04cc 0D4A     		ldr	r2, .L99
 1005 04ce 43F00103 		orr	r3, r3, #1
 1006 04d2 C2F89030 		str	r3, [r2, #144]
 1007 04d6 29E0     		b	.L63
 1008              	.L62:
 1009              		.loc 1 786 5 discriminator 2
 1010 04d8 7B68     		ldr	r3, [r7, #4]
 1011 04da 9B68     		ldr	r3, [r3, #8]
 1012 04dc 052B     		cmp	r3, #5
 1013 04de 15D1     		bne	.L64
 1014              		.loc 1 786 5 discriminator 3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 33


 1015 04e0 084B     		ldr	r3, .L99
 1016 04e2 D3F89030 		ldr	r3, [r3, #144]
 1017 04e6 074A     		ldr	r2, .L99
 1018 04e8 43F00403 		orr	r3, r3, #4
 1019 04ec C2F89030 		str	r3, [r2, #144]
 1020 04f0 044B     		ldr	r3, .L99
 1021 04f2 D3F89030 		ldr	r3, [r3, #144]
 1022 04f6 034A     		ldr	r2, .L99
 1023 04f8 43F00103 		orr	r3, r3, #1
 1024 04fc C2F89030 		str	r3, [r2, #144]
 1025 0500 14E0     		b	.L63
 1026              	.L100:
 1027 0502 00BF     		.align	2
 1028              	.L99:
 1029 0504 00100240 		.word	1073876992
 1030 0508 00700040 		.word	1073770496
 1031              	.L64:
 1032              		.loc 1 786 5 discriminator 4
 1033 050c 9D4B     		ldr	r3, .L101
 1034 050e D3F89030 		ldr	r3, [r3, #144]
 1035 0512 9C4A     		ldr	r2, .L101
 1036 0514 23F00103 		bic	r3, r3, #1
 1037 0518 C2F89030 		str	r3, [r2, #144]
 1038 051c 994B     		ldr	r3, .L101
 1039 051e D3F89030 		ldr	r3, [r3, #144]
 1040 0522 984A     		ldr	r2, .L101
 1041 0524 23F00403 		bic	r3, r3, #4
 1042 0528 C2F89030 		str	r3, [r2, #144]
 1043              	.L63:
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSE State */
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1044              		.loc 1 790 25 is_stmt 1
 1045 052c 7B68     		ldr	r3, [r7, #4]
 1046 052e 9B68     		ldr	r3, [r3, #8]
 1047              		.loc 1 790 7
 1048 0530 002B     		cmp	r3, #0
 1049 0532 16D0     		beq	.L65
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1050              		.loc 1 793 19
 1051 0534 FFF7FEFF 		bl	HAL_GetTick
 1052 0538 3861     		str	r0, [r7, #16]
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 1053              		.loc 1 796 12
 1054 053a 0AE0     		b	.L66
 1055              	.L67:
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1056              		.loc 1 798 13
 1057 053c FFF7FEFF 		bl	HAL_GetTick
 1058 0540 0246     		mov	r2, r0
 1059              		.loc 1 798 27
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 34


 1060 0542 3B69     		ldr	r3, [r7, #16]
 1061 0544 D31A     		subs	r3, r2, r3
 1062              		.loc 1 798 11
 1063 0546 41F28832 		movw	r2, #5000
 1064 054a 9342     		cmp	r3, r2
 1065 054c 01D9     		bls	.L66
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1066              		.loc 1 800 18
 1067 054e 0323     		movs	r3, #3
 1068 0550 68E1     		b	.L14
 1069              	.L66:
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1070              		.loc 1 796 13
 1071 0552 8C4B     		ldr	r3, .L101
 1072 0554 D3F89030 		ldr	r3, [r3, #144]
 1073 0558 03F00203 		and	r3, r3, #2
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1074              		.loc 1 796 12
 1075 055c 002B     		cmp	r3, #0
 1076 055e EDD0     		beq	.L67
 1077 0560 15E0     		b	.L68
 1078              	.L65:
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1079              		.loc 1 807 19
 1080 0562 FFF7FEFF 		bl	HAL_GetTick
 1081 0566 3861     		str	r0, [r7, #16]
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 1082              		.loc 1 810 12
 1083 0568 0AE0     		b	.L69
 1084              	.L70:
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1085              		.loc 1 812 13
 1086 056a FFF7FEFF 		bl	HAL_GetTick
 1087 056e 0246     		mov	r2, r0
 1088              		.loc 1 812 27
 1089 0570 3B69     		ldr	r3, [r7, #16]
 1090 0572 D31A     		subs	r3, r2, r3
 1091              		.loc 1 812 11
 1092 0574 41F28832 		movw	r2, #5000
 1093 0578 9342     		cmp	r3, r2
 1094 057a 01D9     		bls	.L69
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1095              		.loc 1 814 18
 1096 057c 0323     		movs	r3, #3
 1097 057e 51E1     		b	.L14
 1098              	.L69:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 35


 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1099              		.loc 1 810 13
 1100 0580 804B     		ldr	r3, .L101
 1101 0582 D3F89030 		ldr	r3, [r3, #144]
 1102 0586 03F00203 		and	r3, r3, #2
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1103              		.loc 1 810 12
 1104 058a 002B     		cmp	r3, #0
 1105 058c EDD1     		bne	.L70
 1106              	.L68:
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* By default, stop disabling LSE propagation */
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1107              		.loc 1 825 7
 1108 058e FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1109 0590 012B     		cmp	r3, #1
 1110 0592 05D1     		bne	.L57
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1111              		.loc 1 827 7
 1112 0594 7B4B     		ldr	r3, .L101
 1113 0596 9B6D     		ldr	r3, [r3, #88]
 1114 0598 7A4A     		ldr	r2, .L101
 1115 059a 23F08053 		bic	r3, r3, #268435456
 1116 059e 9365     		str	r3, [r2, #88]
 1117              	.L57:
 1118              	.LBE2:
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 1119              		.loc 1 832 25
 1120 05a0 7B68     		ldr	r3, [r7, #4]
 1121 05a2 1B68     		ldr	r3, [r3]
 1122              		.loc 1 832 43
 1123 05a4 03F02003 		and	r3, r3, #32
 1124              		.loc 1 832 5
 1125 05a8 002B     		cmp	r3, #0
 1126 05aa 3CD0     		beq	.L71
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 1127              		.loc 1 838 25
 1128 05ac 7B68     		ldr	r3, [r7, #4]
 1129 05ae 5B6A     		ldr	r3, [r3, #36]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 36


 1130              		.loc 1 838 7
 1131 05b0 002B     		cmp	r3, #0
 1132 05b2 1CD0     		beq	.L72
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 1133              		.loc 1 841 7
 1134 05b4 734B     		ldr	r3, .L101
 1135 05b6 D3F89830 		ldr	r3, [r3, #152]
 1136 05ba 724A     		ldr	r2, .L101
 1137 05bc 43F00103 		orr	r3, r3, #1
 1138 05c0 C2F89830 		str	r3, [r2, #152]
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1139              		.loc 1 844 19
 1140 05c4 FFF7FEFF 		bl	HAL_GetTick
 1141 05c8 3861     		str	r0, [r7, #16]
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 1142              		.loc 1 847 12
 1143 05ca 08E0     		b	.L73
 1144              	.L74:
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1145              		.loc 1 849 13
 1146 05cc FFF7FEFF 		bl	HAL_GetTick
 1147 05d0 0246     		mov	r2, r0
 1148              		.loc 1 849 27
 1149 05d2 3B69     		ldr	r3, [r7, #16]
 1150 05d4 D31A     		subs	r3, r2, r3
 1151              		.loc 1 849 11
 1152 05d6 022B     		cmp	r3, #2
 1153 05d8 01D9     		bls	.L73
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1154              		.loc 1 851 18
 1155 05da 0323     		movs	r3, #3
 1156 05dc 22E1     		b	.L14
 1157              	.L73:
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1158              		.loc 1 847 13
 1159 05de 694B     		ldr	r3, .L101
 1160 05e0 D3F89830 		ldr	r3, [r3, #152]
 1161 05e4 03F00203 		and	r3, r3, #2
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1162              		.loc 1 847 12
 1163 05e8 002B     		cmp	r3, #0
 1164 05ea EFD0     		beq	.L74
 1165 05ec 1BE0     		b	.L71
 1166              	.L72:
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 37


 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 1167              		.loc 1 858 7
 1168 05ee 654B     		ldr	r3, .L101
 1169 05f0 D3F89830 		ldr	r3, [r3, #152]
 1170 05f4 634A     		ldr	r2, .L101
 1171 05f6 23F00103 		bic	r3, r3, #1
 1172 05fa C2F89830 		str	r3, [r2, #152]
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1173              		.loc 1 861 19
 1174 05fe FFF7FEFF 		bl	HAL_GetTick
 1175 0602 3861     		str	r0, [r7, #16]
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 1176              		.loc 1 864 12
 1177 0604 08E0     		b	.L75
 1178              	.L76:
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1179              		.loc 1 866 13
 1180 0606 FFF7FEFF 		bl	HAL_GetTick
 1181 060a 0246     		mov	r2, r0
 1182              		.loc 1 866 27
 1183 060c 3B69     		ldr	r3, [r7, #16]
 1184 060e D31A     		subs	r3, r2, r3
 1185              		.loc 1 866 11
 1186 0610 022B     		cmp	r3, #2
 1187 0612 01D9     		bls	.L75
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1188              		.loc 1 868 18
 1189 0614 0323     		movs	r3, #3
 1190 0616 05E1     		b	.L14
 1191              	.L75:
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1192              		.loc 1 864 13
 1193 0618 5A4B     		ldr	r3, .L101
 1194 061a D3F89830 		ldr	r3, [r3, #152]
 1195 061e 03F00203 		and	r3, r3, #2
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1196              		.loc 1 864 12
 1197 0622 002B     		cmp	r3, #0
 1198 0624 EFD1     		bne	.L76
 1199              	.L71:
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 38


 1200              		.loc 1 878 28
 1201 0626 7B68     		ldr	r3, [r7, #4]
 1202 0628 9B6A     		ldr	r3, [r3, #40]
 1203              		.loc 1 878 5
 1204 062a 002B     		cmp	r3, #0
 1205 062c 00F0F980 		beq	.L77
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL On ? */
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 1206              		.loc 1 881 30
 1207 0630 7B68     		ldr	r3, [r7, #4]
 1208 0632 9B6A     		ldr	r3, [r3, #40]
 1209              		.loc 1 881 7
 1210 0634 022B     		cmp	r3, #2
 1211 0636 40F0CF80 		bne	.L78
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the parameters */
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Do nothing if PLL configuration is the unchanged */
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pll_config = RCC->PLLCFGR;
 1212              		.loc 1 894 23
 1213 063a 524B     		ldr	r3, .L101
 1214              		.loc 1 894 18
 1215 063c DB68     		ldr	r3, [r3, #12]
 1216 063e 7B61     		str	r3, [r7, #20]
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1217              		.loc 1 895 11
 1218 0640 7B69     		ldr	r3, [r7, #20]
 1219 0642 03F00302 		and	r2, r3, #3
 1220              		.loc 1 895 78
 1221 0646 7B68     		ldr	r3, [r7, #4]
 1222 0648 DB6A     		ldr	r3, [r3, #44]
 1223              		.loc 1 895 9
 1224 064a 9A42     		cmp	r2, r3
 1225 064c 2CD1     		bne	.L79
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_P
 1226              		.loc 1 896 11 discriminator 1
 1227 064e 7B69     		ldr	r3, [r7, #20]
 1228 0650 03F0F002 		and	r2, r3, #240
 1229              		.loc 1 896 80 discriminator 1
 1230 0654 7B68     		ldr	r3, [r7, #4]
 1231 0656 1B6B     		ldr	r3, [r3, #48]
 1232              		.loc 1 896 86 discriminator 1
 1233 0658 013B     		subs	r3, r3, #1
 1234              		.loc 1 896 92 discriminator 1
 1235 065a 1B01     		lsls	r3, r3, #4
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1236              		.loc 1 895 90 discriminator 1
 1237 065c 9A42     		cmp	r2, r3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 39


 1238 065e 23D1     		bne	.L79
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_
 1239              		.loc 1 897 11
 1240 0660 7B69     		ldr	r3, [r7, #20]
 1241 0662 03F4FE42 		and	r2, r3, #32512
 1242              		.loc 1 897 79
 1243 0666 7B68     		ldr	r3, [r7, #4]
 1244 0668 5B6B     		ldr	r3, [r3, #52]
 1245              		.loc 1 897 85
 1246 066a 1B02     		lsls	r3, r3, #8
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_P
 1247              		.loc 1 896 118
 1248 066c 9A42     		cmp	r2, r3
 1249 066e 1BD1     		bne	.L79
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_
 1250              		.loc 1 900 11
 1251 0670 7B69     		ldr	r3, [r7, #20]
 1252 0672 03F07842 		and	r2, r3, #-134217728
 1253              		.loc 1 900 79
 1254 0676 7B68     		ldr	r3, [r7, #4]
 1255 0678 9B6B     		ldr	r3, [r3, #56]
 1256              		.loc 1 900 85
 1257 067a DB06     		lsls	r3, r3, #27
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_
 1258              		.loc 1 897 111
 1259 067c 9A42     		cmp	r2, r3
 1260 067e 13D1     		bne	.L79
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DI
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U
 1261              		.loc 1 905 11
 1262 0680 7B69     		ldr	r3, [r7, #20]
 1263 0682 03F4C002 		and	r2, r3, #6291456
 1264              		.loc 1 905 82
 1265 0686 7B68     		ldr	r3, [r7, #4]
 1266 0688 DB6B     		ldr	r3, [r3, #60]
 1267              		.loc 1 905 89
 1268 068a 5B08     		lsrs	r3, r3, #1
 1269              		.loc 1 905 96
 1270 068c 013B     		subs	r3, r3, #1
 1271              		.loc 1 905 102
 1272 068e 5B05     		lsls	r3, r3, #21
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 1273              		.loc 1 900 114
 1274 0690 9A42     		cmp	r2, r3
 1275 0692 09D1     		bne	.L79
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U
 1276              		.loc 1 906 11
 1277 0694 7B69     		ldr	r3, [r7, #20]
 1278 0696 03F0C062 		and	r2, r3, #100663296
 1279              		.loc 1 906 82
 1280 069a 7B68     		ldr	r3, [r7, #4]
 1281 069c 1B6C     		ldr	r3, [r3, #64]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 40


 1282              		.loc 1 906 89
 1283 069e 5B08     		lsrs	r3, r3, #1
 1284              		.loc 1 906 96
 1285 06a0 013B     		subs	r3, r3, #1
 1286              		.loc 1 906 102
 1287 06a2 5B06     		lsls	r3, r3, #25
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U
 1288              		.loc 1 905 128
 1289 06a4 9A42     		cmp	r2, r3
 1290 06a6 71D0     		beq	.L80
 1291              	.L79:
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check if the PLL is used as system clock or not */
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(sysclk_source != RCC_CFGR_SWS_PLL)
 1292              		.loc 1 909 11
 1293 06a8 BB69     		ldr	r3, [r7, #24]
 1294 06aa 0C2B     		cmp	r3, #12
 1295 06ac 68D0     		beq	.L81
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Check if main PLL can be updated */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Not possible if the source is shared by other enabled PLLSAIx */
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 1296              		.loc 1 914 15
 1297 06ae 354B     		ldr	r3, .L101
 1298 06b0 1B68     		ldr	r3, [r3]
 1299 06b2 03F08063 		and	r3, r3, #67108864
 1300              		.loc 1 914 13
 1301 06b6 002B     		cmp	r3, #0
 1302 06b8 05D1     		bne	.L82
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 1303              		.loc 1 916 18
 1304 06ba 324B     		ldr	r3, .L101
 1305 06bc 1B68     		ldr	r3, [r3]
 1306 06be 03F08053 		and	r3, r3, #268435456
 1307              		.loc 1 916 14
 1308 06c2 002B     		cmp	r3, #0
 1309 06c4 01D0     		beq	.L83
 1310              	.L82:
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             )
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 1311              		.loc 1 920 20
 1312 06c6 0123     		movs	r3, #1
 1313 06c8 ACE0     		b	.L14
 1314              	.L83:
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           else
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Disable the main PLL. */
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_DISABLE();
 1315              		.loc 1 926 13
 1316 06ca 2E4B     		ldr	r3, .L101
 1317 06cc 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 41


 1318 06ce 2D4A     		ldr	r2, .L101
 1319 06d0 23F08073 		bic	r3, r3, #16777216
 1320 06d4 1360     		str	r3, [r2]
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Get Start Tick*/
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             tickstart = HAL_GetTick();
 1321              		.loc 1 929 25
 1322 06d6 FFF7FEFF 		bl	HAL_GetTick
 1323 06da 3861     		str	r0, [r7, #16]
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Wait till PLL is ready */
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1324              		.loc 1 932 18
 1325 06dc 08E0     		b	.L84
 1326              	.L85:
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1327              		.loc 1 934 19
 1328 06de FFF7FEFF 		bl	HAL_GetTick
 1329 06e2 0246     		mov	r2, r0
 1330              		.loc 1 934 33
 1331 06e4 3B69     		ldr	r3, [r7, #16]
 1332 06e6 D31A     		subs	r3, r2, r3
 1333              		.loc 1 934 17
 1334 06e8 022B     		cmp	r3, #2
 1335 06ea 01D9     		bls	.L84
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               {
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 return HAL_TIMEOUT;
 1336              		.loc 1 936 24
 1337 06ec 0323     		movs	r3, #3
 1338 06ee 99E0     		b	.L14
 1339              	.L84:
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1340              		.loc 1 932 19
 1341 06f0 244B     		ldr	r3, .L101
 1342 06f2 1B68     		ldr	r3, [r3]
 1343 06f4 03F00073 		and	r3, r3, #33554432
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1344              		.loc 1 932 18
 1345 06f8 002B     		cmp	r3, #0
 1346 06fa F0D1     		bne	.L85
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               }
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Configure the main PLL clock source, multiplication and division factors. */
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1347              		.loc 1 942 13
 1348 06fc 214B     		ldr	r3, .L101
 1349 06fe DA68     		ldr	r2, [r3, #12]
 1350 0700 214B     		ldr	r3, .L101+4
 1351 0702 1340     		ands	r3, r3, r2
 1352 0704 7A68     		ldr	r2, [r7, #4]
 1353 0706 D16A     		ldr	r1, [r2, #44]
 1354 0708 7A68     		ldr	r2, [r7, #4]
 1355 070a 126B     		ldr	r2, [r2, #48]
 1356 070c 013A     		subs	r2, r2, #1
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 42


 1357 070e 1201     		lsls	r2, r2, #4
 1358 0710 1143     		orrs	r1, r1, r2
 1359 0712 7A68     		ldr	r2, [r7, #4]
 1360 0714 526B     		ldr	r2, [r2, #52]
 1361 0716 1202     		lsls	r2, r2, #8
 1362 0718 1143     		orrs	r1, r1, r2
 1363 071a 7A68     		ldr	r2, [r7, #4]
 1364 071c D26B     		ldr	r2, [r2, #60]
 1365 071e 5208     		lsrs	r2, r2, #1
 1366 0720 013A     		subs	r2, r2, #1
 1367 0722 5205     		lsls	r2, r2, #21
 1368 0724 1143     		orrs	r1, r1, r2
 1369 0726 7A68     		ldr	r2, [r7, #4]
 1370 0728 126C     		ldr	r2, [r2, #64]
 1371 072a 5208     		lsrs	r2, r2, #1
 1372 072c 013A     		subs	r2, r2, #1
 1373 072e 5206     		lsls	r2, r2, #25
 1374 0730 1143     		orrs	r1, r1, r2
 1375 0732 7A68     		ldr	r2, [r7, #4]
 1376 0734 926B     		ldr	r2, [r2, #56]
 1377 0736 D206     		lsls	r2, r2, #27
 1378 0738 0A43     		orrs	r2, r2, r1
 1379 073a 1249     		ldr	r1, .L101
 1380 073c 1343     		orrs	r3, r3, r2
 1381 073e CB60     		str	r3, [r1, #12]
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLP,
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Enable the main PLL. */
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_ENABLE();
 1382              		.loc 1 957 13
 1383 0740 104B     		ldr	r3, .L101
 1384 0742 1B68     		ldr	r3, [r3]
 1385 0744 0F4A     		ldr	r2, .L101
 1386 0746 43F08073 		orr	r3, r3, #16777216
 1387 074a 1360     		str	r3, [r2]
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Enable PLL System Clock output. */
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1388              		.loc 1 960 13
 1389 074c 0D4B     		ldr	r3, .L101
 1390 074e DB68     		ldr	r3, [r3, #12]
 1391 0750 0C4A     		ldr	r2, .L101
 1392 0752 43F08073 		orr	r3, r3, #16777216
 1393 0756 D360     		str	r3, [r2, #12]
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Get Start Tick*/
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 43


 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             tickstart = HAL_GetTick();
 1394              		.loc 1 963 25
 1395 0758 FFF7FEFF 		bl	HAL_GetTick
 1396 075c 3861     		str	r0, [r7, #16]
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Wait till PLL is ready */
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1397              		.loc 1 966 18
 1398 075e 08E0     		b	.L86
 1399              	.L87:
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1400              		.loc 1 968 19
 1401 0760 FFF7FEFF 		bl	HAL_GetTick
 1402 0764 0246     		mov	r2, r0
 1403              		.loc 1 968 33
 1404 0766 3B69     		ldr	r3, [r7, #16]
 1405 0768 D31A     		subs	r3, r2, r3
 1406              		.loc 1 968 17
 1407 076a 022B     		cmp	r3, #2
 1408 076c 01D9     		bls	.L86
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               {
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 return HAL_TIMEOUT;
 1409              		.loc 1 970 24
 1410 076e 0323     		movs	r3, #3
 1411 0770 58E0     		b	.L14
 1412              	.L86:
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1413              		.loc 1 966 19
 1414 0772 044B     		ldr	r3, .L101
 1415 0774 1B68     		ldr	r3, [r3]
 1416 0776 03F00073 		and	r3, r3, #33554432
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1417              		.loc 1 966 18
 1418 077a 002B     		cmp	r3, #0
 1419 077c F0D0     		beq	.L87
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1420              		.loc 1 909 11
 1421 077e 50E0     		b	.L77
 1422              	.L81:
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               }
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* PLL is already used as System core clock */
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1423              		.loc 1 978 18
 1424 0780 0123     		movs	r3, #1
 1425 0782 4FE0     		b	.L14
 1426              	.L102:
 1427              		.align	2
 1428              	.L101:
 1429 0784 00100240 		.word	1073876992
 1430 0788 0C809D01 		.word	27099148
 1431              	.L80:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 44


 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* PLL configuration is unchanged */
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Re-enable PLL if it was disabled (ie. low power mode) */
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1432              		.loc 1 985 12
 1433 078c 274B     		ldr	r3, .L103
 1434 078e 1B68     		ldr	r3, [r3]
 1435 0790 03F00073 		and	r3, r3, #33554432
 1436              		.loc 1 985 11
 1437 0794 002B     		cmp	r3, #0
 1438 0796 44D1     		bne	.L77
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Enable the main PLL. */
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_PLL_ENABLE();
 1439              		.loc 1 988 11
 1440 0798 244B     		ldr	r3, .L103
 1441 079a 1B68     		ldr	r3, [r3]
 1442 079c 234A     		ldr	r2, .L103
 1443 079e 43F08073 		orr	r3, r3, #16777216
 1444 07a2 1360     		str	r3, [r2]
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Enable PLL System Clock output. */
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1445              		.loc 1 991 11
 1446 07a4 214B     		ldr	r3, .L103
 1447 07a6 DB68     		ldr	r3, [r3, #12]
 1448 07a8 204A     		ldr	r2, .L103
 1449 07aa 43F08073 		orr	r3, r3, #16777216
 1450 07ae D360     		str	r3, [r2, #12]
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 1451              		.loc 1 994 23
 1452 07b0 FFF7FEFF 		bl	HAL_GetTick
 1453 07b4 3861     		str	r0, [r7, #16]
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till PLL is ready */
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1454              		.loc 1 997 16
 1455 07b6 08E0     		b	.L90
 1456              	.L91:
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1457              		.loc 1 999 17
 1458 07b8 FFF7FEFF 		bl	HAL_GetTick
 1459 07bc 0246     		mov	r2, r0
 1460              		.loc 1 999 31
 1461 07be 3B69     		ldr	r3, [r7, #16]
 1462 07c0 D31A     		subs	r3, r2, r3
 1463              		.loc 1 999 15
 1464 07c2 022B     		cmp	r3, #2
 1465 07c4 01D9     		bls	.L90
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 45


 1466              		.loc 1 1001 22
 1467 07c6 0323     		movs	r3, #3
 1468 07c8 2CE0     		b	.L14
 1469              	.L90:
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1470              		.loc 1 997 17
 1471 07ca 184B     		ldr	r3, .L103
 1472 07cc 1B68     		ldr	r3, [r3]
 1473 07ce 03F00073 		and	r3, r3, #33554432
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1474              		.loc 1 997 16
 1475 07d2 002B     		cmp	r3, #0
 1476 07d4 F0D0     		beq	.L91
 1477 07d6 24E0     		b	.L77
 1478              	.L78:
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check that PLL is not used as system clock or not */
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(sysclk_source != RCC_CFGR_SWS_PLL)
 1479              		.loc 1 1010 9
 1480 07d8 BB69     		ldr	r3, [r7, #24]
 1481 07da 0C2B     		cmp	r3, #12
 1482 07dc 1FD0     		beq	.L92
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1483              		.loc 1 1013 9
 1484 07de 134B     		ldr	r3, .L103
 1485 07e0 1B68     		ldr	r3, [r3]
 1486 07e2 124A     		ldr	r2, .L103
 1487 07e4 23F08073 		bic	r3, r3, #16777216
 1488 07e8 1360     		str	r3, [r2]
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1489              		.loc 1 1016 21
 1490 07ea FFF7FEFF 		bl	HAL_GetTick
 1491 07ee 3861     		str	r0, [r7, #16]
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1492              		.loc 1 1019 14
 1493 07f0 08E0     		b	.L93
 1494              	.L94:
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1495              		.loc 1 1021 15
 1496 07f2 FFF7FEFF 		bl	HAL_GetTick
 1497 07f6 0246     		mov	r2, r0
 1498              		.loc 1 1021 29
 1499 07f8 3B69     		ldr	r3, [r7, #16]
 1500 07fa D31A     		subs	r3, r2, r3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 46


 1501              		.loc 1 1021 13
 1502 07fc 022B     		cmp	r3, #2
 1503 07fe 01D9     		bls	.L93
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1504              		.loc 1 1023 20
 1505 0800 0323     		movs	r3, #3
 1506 0802 0FE0     		b	.L14
 1507              	.L93:
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1508              		.loc 1 1019 15
 1509 0804 094B     		ldr	r3, .L103
 1510 0806 1B68     		ldr	r3, [r3]
 1511 0808 03F00073 		and	r3, r3, #33554432
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1512              		.loc 1 1019 14
 1513 080c 002B     		cmp	r3, #0
 1514 080e F0D1     		bne	.L94
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Unselect main PLL clock source and disable main PLL outputs to save power */
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 1515              		.loc 1 1028 22
 1516 0810 064B     		ldr	r3, .L103
 1517 0812 DA68     		ldr	r2, [r3, #12]
 1518 0814 0549     		ldr	r1, .L103
 1519 0816 064B     		ldr	r3, .L103+4
 1520 0818 1340     		ands	r3, r3, r2
 1521 081a CB60     		str	r3, [r1, #12]
 1522 081c 01E0     		b	.L77
 1523              	.L92:
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* PLL is already used as System core clock */
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1524              		.loc 1 1038 16
 1525 081e 0123     		movs	r3, #1
 1526 0820 00E0     		b	.L14
 1527              	.L77:
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 1528              		.loc 1 1042 10
 1529 0822 0023     		movs	r3, #0
 1530              	.L14:
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1531              		.loc 1 1043 1
 1532 0824 1846     		mov	r0, r3
 1533 0826 2037     		adds	r7, r7, #32
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 47


 1534              		.cfi_def_cfa_offset 8
 1535 0828 BD46     		mov	sp, r7
 1536              		.cfi_def_cfa_register 13
 1537              		@ sp needed
 1538 082a 80BD     		pop	{r7, pc}
 1539              	.L104:
 1540              		.align	2
 1541              	.L103:
 1542 082c 00100240 		.word	1073876992
 1543 0830 FCFFEEFE 		.word	-17891332
 1544              		.cfi_endproc
 1545              	.LFE133:
 1547              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1548              		.align	1
 1549              		.global	HAL_RCC_ClockConfig
 1550              		.syntax unified
 1551              		.thumb
 1552              		.thumb_func
 1554              	HAL_RCC_ClockConfig:
 1555              	.LFB134:
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB busses clocks according to the specified
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_OscInitTypeDef structure that
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycles
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycles
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_4   FLASH 4 Latency cycles
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L4S9xx
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_5   FLASH 5 Latency cycles
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_6   FLASH 6 Latency cycles
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_7   FLASH 7 Latency cycles
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_8   FLASH 8 Latency cycles
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_9   FLASH 9 Latency cycles
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_10  FLASH 10 Latency cycles
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_11  FLASH 11 Latency cycles
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_12  FLASH 12 Latency cycles
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_13  FLASH 13 Latency cycles
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_14  FLASH 14 Latency cycles
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_15  FLASH 15 Latency cycles
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The MSI is used by default as system clock source after
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the MSI frequency is set to its default value 4 MHz.
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 48


1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         occur when the clock source is ready.
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         currently used as system clock source.
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1556              		.loc 1 1096 1
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 24
 1559              		@ frame_needed = 1, uses_anonymous_args = 0
 1560 0000 80B5     		push	{r7, lr}
 1561              		.cfi_def_cfa_offset 8
 1562              		.cfi_offset 7, -8
 1563              		.cfi_offset 14, -4
 1564 0002 86B0     		sub	sp, sp, #24
 1565              		.cfi_def_cfa_offset 32
 1566 0004 00AF     		add	r7, sp, #0
 1567              		.cfi_def_cfa_register 7
 1568 0006 7860     		str	r0, [r7, #4]
 1569 0008 3960     		str	r1, [r7]
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t hpre = RCC_SYSCLK_DIV1;
 1570              		.loc 1 1100 12
 1571 000a 0023     		movs	r3, #0
 1572 000c 7B61     		str	r3, [r7, #20]
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 1573              		.loc 1 1105 5
 1574 000e 7B68     		ldr	r3, [r7, #4]
 1575 0010 002B     		cmp	r3, #0
 1576 0012 01D1     		bne	.L106
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 1577              		.loc 1 1107 12
 1578 0014 0123     		movs	r3, #1
 1579 0016 1DE1     		b	.L107
 1580              	.L106:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 49


1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 1581              		.loc 1 1119 17
 1582 0018 904B     		ldr	r3, .L124
 1583 001a 1B68     		ldr	r3, [r3]
 1584 001c 03F00F03 		and	r3, r3, #15
 1585              		.loc 1 1119 5
 1586 0020 3A68     		ldr	r2, [r7]
 1587 0022 9A42     		cmp	r2, r3
 1588 0024 10D9     		bls	.L108
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1589              		.loc 1 1122 5
 1590 0026 8D4B     		ldr	r3, .L124
 1591 0028 1B68     		ldr	r3, [r3]
 1592 002a 23F00F02 		bic	r2, r3, #15
 1593 002e 8B49     		ldr	r1, .L124
 1594 0030 3B68     		ldr	r3, [r7]
 1595 0032 1343     		orrs	r3, r3, r2
 1596 0034 0B60     		str	r3, [r1]
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1597              		.loc 1 1126 8
 1598 0036 894B     		ldr	r3, .L124
 1599 0038 1B68     		ldr	r3, [r3]
 1600 003a 03F00F03 		and	r3, r3, #15
 1601              		.loc 1 1126 7
 1602 003e 3A68     		ldr	r2, [r7]
 1603 0040 9A42     		cmp	r2, r3
 1604 0042 01D0     		beq	.L108
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1605              		.loc 1 1128 14
 1606 0044 0123     		movs	r3, #1
 1607 0046 05E1     		b	.L107
 1608              	.L108:
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is 
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1609              		.loc 1 1134 25
 1610 0048 7B68     		ldr	r3, [r7, #4]
 1611 004a 1B68     		ldr	r3, [r3]
 1612              		.loc 1 1134 38
 1613 004c 03F00203 		and	r3, r3, #2
 1614              		.loc 1 1134 5
 1615 0050 002B     		cmp	r3, #0
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 50


 1616 0052 10D0     		beq	.L109
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 1617              		.loc 1 1138 25
 1618 0054 7B68     		ldr	r3, [r7, #4]
 1619 0056 9A68     		ldr	r2, [r3, #8]
 1620              		.loc 1 1138 43
 1621 0058 814B     		ldr	r3, .L124+4
 1622 005a 9B68     		ldr	r3, [r3, #8]
 1623 005c 03F0F003 		and	r3, r3, #240
 1624              		.loc 1 1138 7
 1625 0060 9A42     		cmp	r2, r3
 1626 0062 08D9     		bls	.L109
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1627              		.loc 1 1140 7
 1628 0064 7E4B     		ldr	r3, .L124+4
 1629 0066 9B68     		ldr	r3, [r3, #8]
 1630 0068 23F0F002 		bic	r2, r3, #240
 1631 006c 7B68     		ldr	r3, [r7, #4]
 1632 006e 9B68     		ldr	r3, [r3, #8]
 1633 0070 7B49     		ldr	r1, .L124+4
 1634 0072 1343     		orrs	r3, r3, r2
 1635 0074 8B60     		str	r3, [r1, #8]
 1636              	.L109:
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1637              		.loc 1 1145 25
 1638 0076 7B68     		ldr	r3, [r7, #4]
 1639 0078 1B68     		ldr	r3, [r3]
 1640              		.loc 1 1145 38
 1641 007a 03F00103 		and	r3, r3, #1
 1642              		.loc 1 1145 5
 1643 007e 002B     		cmp	r3, #0
 1644 0080 79D0     		beq	.L110
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1645              		.loc 1 1150 25
 1646 0082 7B68     		ldr	r3, [r7, #4]
 1647 0084 5B68     		ldr	r3, [r3, #4]
 1648              		.loc 1 1150 7
 1649 0086 032B     		cmp	r3, #3
 1650 0088 1ED1     		bne	.L111
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the PLL ready flag */
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1651              		.loc 1 1153 10
 1652 008a 754B     		ldr	r3, .L124+4
 1653 008c 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 51


 1654 008e 03F00073 		and	r3, r3, #33554432
 1655              		.loc 1 1153 9
 1656 0092 002B     		cmp	r3, #0
 1657 0094 01D1     		bne	.L112
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1658              		.loc 1 1155 16
 1659 0096 0123     		movs	r3, #1
 1660 0098 DCE0     		b	.L107
 1661              	.L112:
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Compute target PLL output frequency */
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 1662              		.loc 1 1161 10
 1663 009a FFF7FEFF 		bl	RCC_GetSysClockFreqFromPLLSource
 1664 009e 0346     		mov	r3, r0
 1665              		.loc 1 1161 9
 1666 00a0 704A     		ldr	r2, .L124+8
 1667 00a2 9342     		cmp	r3, r2
 1668 00a4 46D9     		bls	.L113
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 1669              		.loc 1 1164 12
 1670 00a6 6E4B     		ldr	r3, .L124+4
 1671 00a8 9B68     		ldr	r3, [r3, #8]
 1672 00aa 03F0F003 		and	r3, r3, #240
 1673              		.loc 1 1164 11
 1674 00ae 002B     		cmp	r3, #0
 1675 00b0 40D1     		bne	.L113
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 1676              		.loc 1 1166 11
 1677 00b2 6B4B     		ldr	r3, .L124+4
 1678 00b4 9B68     		ldr	r3, [r3, #8]
 1679 00b6 23F0F003 		bic	r3, r3, #240
 1680 00ba 694A     		ldr	r2, .L124+4
 1681 00bc 43F08003 		orr	r3, r3, #128
 1682 00c0 9360     		str	r3, [r2, #8]
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
 1683              		.loc 1 1167 16
 1684 00c2 8023     		movs	r3, #128
 1685 00c4 7B61     		str	r3, [r7, #20]
 1686 00c6 35E0     		b	.L113
 1687              	.L111:
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSE is selected as System Clock Source */
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1688              		.loc 1 1175 27
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 52


 1689 00c8 7B68     		ldr	r3, [r7, #4]
 1690 00ca 5B68     		ldr	r3, [r3, #4]
 1691              		.loc 1 1175 9
 1692 00cc 022B     		cmp	r3, #2
 1693 00ce 07D1     		bne	.L114
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSE ready flag */
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 1694              		.loc 1 1178 12
 1695 00d0 634B     		ldr	r3, .L124+4
 1696 00d2 1B68     		ldr	r3, [r3]
 1697 00d4 03F40033 		and	r3, r3, #131072
 1698              		.loc 1 1178 11
 1699 00d8 002B     		cmp	r3, #0
 1700 00da 15D1     		bne	.L115
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1701              		.loc 1 1180 18
 1702 00dc 0123     		movs	r3, #1
 1703 00de B9E0     		b	.L107
 1704              	.L114:
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI is selected as System Clock Source */
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 1705              		.loc 1 1184 32
 1706 00e0 7B68     		ldr	r3, [r7, #4]
 1707 00e2 5B68     		ldr	r3, [r3, #4]
 1708              		.loc 1 1184 14
 1709 00e4 002B     		cmp	r3, #0
 1710 00e6 07D1     		bne	.L116
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the MSI ready flag */
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 1711              		.loc 1 1187 12
 1712 00e8 5D4B     		ldr	r3, .L124+4
 1713 00ea 1B68     		ldr	r3, [r3]
 1714 00ec 03F00203 		and	r3, r3, #2
 1715              		.loc 1 1187 11
 1716 00f0 002B     		cmp	r3, #0
 1717 00f2 09D1     		bne	.L115
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1718              		.loc 1 1189 18
 1719 00f4 0123     		movs	r3, #1
 1720 00f6 ADE0     		b	.L107
 1721              	.L116:
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSI is selected as System Clock Source */
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSI ready flag */
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 1722              		.loc 1 1196 12
 1723 00f8 594B     		ldr	r3, .L124+4
 1724 00fa 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 53


 1725 00fc 03F48063 		and	r3, r3, #1024
 1726              		.loc 1 1196 11
 1727 0100 002B     		cmp	r3, #0
 1728 0102 01D1     		bne	.L115
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1729              		.loc 1 1198 18
 1730 0104 0123     		movs	r3, #1
 1731 0106 A5E0     		b	.L107
 1732              	.L115:
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz *
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(HAL_RCC_GetSysClockFreq() > 80000000U)
 1733              		.loc 1 1204 10
 1734 0108 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1735 010c 0346     		mov	r3, r0
 1736              		.loc 1 1204 9
 1737 010e 554A     		ldr	r2, .L124+8
 1738 0110 9342     		cmp	r3, r2
 1739 0112 0FD9     		bls	.L113
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 1740              		.loc 1 1207 12
 1741 0114 524B     		ldr	r3, .L124+4
 1742 0116 9B68     		ldr	r3, [r3, #8]
 1743 0118 03F0F003 		and	r3, r3, #240
 1744              		.loc 1 1207 11
 1745 011c 002B     		cmp	r3, #0
 1746 011e 09D1     		bne	.L113
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 1747              		.loc 1 1209 11
 1748 0120 4F4B     		ldr	r3, .L124+4
 1749 0122 9B68     		ldr	r3, [r3, #8]
 1750 0124 23F0F003 		bic	r3, r3, #240
 1751 0128 4D4A     		ldr	r2, .L124+4
 1752 012a 43F08003 		orr	r3, r3, #128
 1753 012e 9360     		str	r3, [r2, #8]
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
 1754              		.loc 1 1210 16
 1755 0130 8023     		movs	r3, #128
 1756 0132 7B61     		str	r3, [r7, #20]
 1757              	.L113:
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 1758              		.loc 1 1217 5
 1759 0134 4A4B     		ldr	r3, .L124+4
 1760 0136 9B68     		ldr	r3, [r3, #8]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 54


 1761 0138 23F00302 		bic	r2, r3, #3
 1762 013c 7B68     		ldr	r3, [r7, #4]
 1763 013e 5B68     		ldr	r3, [r3, #4]
 1764 0140 4749     		ldr	r1, .L124+4
 1765 0142 1343     		orrs	r3, r3, r2
 1766 0144 8B60     		str	r3, [r1, #8]
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get Start Tick*/
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1767              		.loc 1 1220 17
 1768 0146 FFF7FEFF 		bl	HAL_GetTick
 1769 014a 3861     		str	r0, [r7, #16]
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1770              		.loc 1 1222 10
 1771 014c 0AE0     		b	.L117
 1772              	.L118:
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1773              		.loc 1 1224 11
 1774 014e FFF7FEFF 		bl	HAL_GetTick
 1775 0152 0246     		mov	r2, r0
 1776              		.loc 1 1224 25
 1777 0154 3B69     		ldr	r3, [r7, #16]
 1778 0156 D31A     		subs	r3, r2, r3
 1779              		.loc 1 1224 9
 1780 0158 41F28832 		movw	r2, #5000
 1781 015c 9342     		cmp	r3, r2
 1782 015e 01D9     		bls	.L117
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1783              		.loc 1 1226 16
 1784 0160 0323     		movs	r3, #3
 1785 0162 77E0     		b	.L107
 1786              	.L117:
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1787              		.loc 1 1222 11
 1788 0164 3E4B     		ldr	r3, .L124+4
 1789 0166 9B68     		ldr	r3, [r3, #8]
 1790 0168 03F00C02 		and	r2, r3, #12
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1791              		.loc 1 1222 62
 1792 016c 7B68     		ldr	r3, [r7, #4]
 1793 016e 5B68     		ldr	r3, [r3, #4]
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1794              		.loc 1 1222 77
 1795 0170 9B00     		lsls	r3, r3, #2
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1796              		.loc 1 1222 10
 1797 0172 9A42     		cmp	r2, r3
 1798 0174 EBD1     		bne	.L118
 1799              	.L110:
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 55


1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(hpre == RCC_SYSCLK_DIV2)
 1800              		.loc 1 1234 5
 1801 0176 7B69     		ldr	r3, [r7, #20]
 1802 0178 802B     		cmp	r3, #128
 1803 017a 05D1     		bne	.L119
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 1804              		.loc 1 1236 5
 1805 017c 384B     		ldr	r3, .L124+4
 1806 017e 9B68     		ldr	r3, [r3, #8]
 1807 0180 374A     		ldr	r2, .L124+4
 1808 0182 23F0F003 		bic	r3, r3, #240
 1809 0186 9360     		str	r3, [r2, #8]
 1810              	.L119:
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------- HCLK Configuration after SYSCLK-------------------------*/
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is s
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1811              		.loc 1 1242 25
 1812 0188 7B68     		ldr	r3, [r7, #4]
 1813 018a 1B68     		ldr	r3, [r3]
 1814              		.loc 1 1242 38
 1815 018c 03F00203 		and	r3, r3, #2
 1816              		.loc 1 1242 5
 1817 0190 002B     		cmp	r3, #0
 1818 0192 10D0     		beq	.L120
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 1819              		.loc 1 1244 25
 1820 0194 7B68     		ldr	r3, [r7, #4]
 1821 0196 9A68     		ldr	r2, [r3, #8]
 1822              		.loc 1 1244 43
 1823 0198 314B     		ldr	r3, .L124+4
 1824 019a 9B68     		ldr	r3, [r3, #8]
 1825 019c 03F0F003 		and	r3, r3, #240
 1826              		.loc 1 1244 7
 1827 01a0 9A42     		cmp	r2, r3
 1828 01a2 08D2     		bcs	.L120
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1829              		.loc 1 1246 7
 1830 01a4 2E4B     		ldr	r3, .L124+4
 1831 01a6 9B68     		ldr	r3, [r3, #8]
 1832 01a8 23F0F002 		bic	r2, r3, #240
 1833 01ac 7B68     		ldr	r3, [r7, #4]
 1834 01ae 9B68     		ldr	r3, [r3, #8]
 1835 01b0 2B49     		ldr	r1, .L124+4
 1836 01b2 1343     		orrs	r3, r3, r2
 1837 01b4 8B60     		str	r3, [r1, #8]
 1838              	.L120:
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 56


1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1839              		.loc 1 1251 17
 1840 01b6 294B     		ldr	r3, .L124
 1841 01b8 1B68     		ldr	r3, [r3]
 1842 01ba 03F00F03 		and	r3, r3, #15
 1843              		.loc 1 1251 5
 1844 01be 3A68     		ldr	r2, [r7]
 1845 01c0 9A42     		cmp	r2, r3
 1846 01c2 10D2     		bcs	.L121
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1847              		.loc 1 1254 5
 1848 01c4 254B     		ldr	r3, .L124
 1849 01c6 1B68     		ldr	r3, [r3]
 1850 01c8 23F00F02 		bic	r2, r3, #15
 1851 01cc 2349     		ldr	r1, .L124
 1852 01ce 3B68     		ldr	r3, [r7]
 1853 01d0 1343     		orrs	r3, r3, r2
 1854 01d2 0B60     		str	r3, [r1]
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1855              		.loc 1 1258 8
 1856 01d4 214B     		ldr	r3, .L124
 1857 01d6 1B68     		ldr	r3, [r3]
 1858 01d8 03F00F03 		and	r3, r3, #15
 1859              		.loc 1 1258 7
 1860 01dc 3A68     		ldr	r2, [r7]
 1861 01de 9A42     		cmp	r2, r3
 1862 01e0 01D0     		beq	.L121
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1863              		.loc 1 1260 14
 1864 01e2 0123     		movs	r3, #1
 1865 01e4 36E0     		b	.L107
 1866              	.L121:
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1867              		.loc 1 1265 25
 1868 01e6 7B68     		ldr	r3, [r7, #4]
 1869 01e8 1B68     		ldr	r3, [r3]
 1870              		.loc 1 1265 38
 1871 01ea 03F00403 		and	r3, r3, #4
 1872              		.loc 1 1265 5
 1873 01ee 002B     		cmp	r3, #0
 1874 01f0 08D0     		beq	.L122
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1875              		.loc 1 1268 5
 1876 01f2 1B4B     		ldr	r3, .L124+4
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 57


 1877 01f4 9B68     		ldr	r3, [r3, #8]
 1878 01f6 23F4E062 		bic	r2, r3, #1792
 1879 01fa 7B68     		ldr	r3, [r7, #4]
 1880 01fc DB68     		ldr	r3, [r3, #12]
 1881 01fe 1849     		ldr	r1, .L124+4
 1882 0200 1343     		orrs	r3, r3, r2
 1883 0202 8B60     		str	r3, [r1, #8]
 1884              	.L122:
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1885              		.loc 1 1272 25
 1886 0204 7B68     		ldr	r3, [r7, #4]
 1887 0206 1B68     		ldr	r3, [r3]
 1888              		.loc 1 1272 38
 1889 0208 03F00803 		and	r3, r3, #8
 1890              		.loc 1 1272 5
 1891 020c 002B     		cmp	r3, #0
 1892 020e 09D0     		beq	.L123
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1893              		.loc 1 1275 5
 1894 0210 134B     		ldr	r3, .L124+4
 1895 0212 9B68     		ldr	r3, [r3, #8]
 1896 0214 23F46052 		bic	r2, r3, #14336
 1897 0218 7B68     		ldr	r3, [r7, #4]
 1898 021a 1B69     		ldr	r3, [r3, #16]
 1899 021c DB00     		lsls	r3, r3, #3
 1900 021e 1049     		ldr	r1, .L124+4
 1901 0220 1343     		orrs	r3, r3, r2
 1902 0222 8B60     		str	r3, [r1, #8]
 1903              	.L123:
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) 
 1904              		.loc 1 1279 21
 1905 0224 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1906 0228 0246     		mov	r2, r0
 1907              		.loc 1 1279 65
 1908 022a 0D4B     		ldr	r3, .L124+4
 1909 022c 9B68     		ldr	r3, [r3, #8]
 1910              		.loc 1 1279 100
 1911 022e 1B09     		lsrs	r3, r3, #4
 1912 0230 03F00F03 		and	r3, r3, #15
 1913              		.loc 1 1279 64
 1914 0234 0C49     		ldr	r1, .L124+12
 1915 0236 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1916              		.loc 1 1279 122
 1917 0238 03F01F03 		and	r3, r3, #31
 1918              		.loc 1 1279 47
 1919 023c 22FA03F3 		lsr	r3, r2, r3
 1920              		.loc 1 1279 19
 1921 0240 0A4A     		ldr	r2, .L124+16
 1922 0242 1360     		str	r3, [r2]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 58


1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 1923              		.loc 1 1282 12
 1924 0244 0A4B     		ldr	r3, .L124+20
 1925 0246 1B68     		ldr	r3, [r3]
 1926 0248 1846     		mov	r0, r3
 1927 024a FFF7FEFF 		bl	HAL_InitTick
 1928 024e 0346     		mov	r3, r0
 1929 0250 FB73     		strb	r3, [r7, #15]
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return status;
 1930              		.loc 1 1284 10
 1931 0252 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1932              	.L107:
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1933              		.loc 1 1285 1
 1934 0254 1846     		mov	r0, r3
 1935 0256 1837     		adds	r7, r7, #24
 1936              		.cfi_def_cfa_offset 8
 1937 0258 BD46     		mov	sp, r7
 1938              		.cfi_def_cfa_register 13
 1939              		@ sp needed
 1940 025a 80BD     		pop	{r7, pc}
 1941              	.L125:
 1942              		.align	2
 1943              	.L124:
 1944 025c 00200240 		.word	1073881088
 1945 0260 00100240 		.word	1073876992
 1946 0264 00B4C404 		.word	80000000
 1947 0268 00000000 		.word	AHBPrescTable
 1948 026c 00000000 		.word	SystemCoreClock
 1949 0270 00000000 		.word	uwTickPrio
 1950              		.cfi_endproc
 1951              	.LFE134:
 1953              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1954              		.align	1
 1955              		.global	HAL_RCC_MCOConfig
 1956              		.syntax unified
 1957              		.thumb
 1958              		.thumb_func
 1960              	HAL_RCC_MCOConfig:
 1961              	.LFB135:
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @verbatim
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 59


1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Output clock to MCO pin.
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Enable the Clock Security System.
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @endverbatim
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO pin(PA8).
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          For STM32L4xx family this parameter can have only one value:
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI  MSI clock selected as MCO source
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO sourcee
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L443xx
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with 
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1962              		.loc 1 1338 1
 1963              		.cfi_startproc
 1964              		@ args = 0, pretend = 0, frame = 40
 1965              		@ frame_needed = 1, uses_anonymous_args = 0
 1966 0000 80B5     		push	{r7, lr}
 1967              		.cfi_def_cfa_offset 8
 1968              		.cfi_offset 7, -8
 1969              		.cfi_offset 14, -4
 1970 0002 8AB0     		sub	sp, sp, #40
 1971              		.cfi_def_cfa_offset 48
 1972 0004 00AF     		add	r7, sp, #0
 1973              		.cfi_def_cfa_register 7
 1974 0006 F860     		str	r0, [r7, #12]
 1975 0008 B960     		str	r1, [r7, #8]
 1976 000a 7A60     		str	r2, [r7, #4]
 1977              	.LBB4:
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 60


1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* MCO Clock Enable */
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __MCO1_CLK_ENABLE();
 1978              		.loc 1 1350 3
 1979 000c 154B     		ldr	r3, .L127
 1980 000e DB6C     		ldr	r3, [r3, #76]
 1981 0010 144A     		ldr	r2, .L127
 1982 0012 43F00103 		orr	r3, r3, #1
 1983 0016 D364     		str	r3, [r2, #76]
 1984 0018 124B     		ldr	r3, .L127
 1985 001a DB6C     		ldr	r3, [r3, #76]
 1986 001c 03F00103 		and	r3, r3, #1
 1987 0020 3B61     		str	r3, [r7, #16]
 1988 0022 3B69     		ldr	r3, [r7, #16]
 1989              	.LBE4:
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pin = MCO1_PIN;
 1990              		.loc 1 1353 23
 1991 0024 4FF48073 		mov	r3, #256
 1992 0028 7B61     		str	r3, [r7, #20]
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1993              		.loc 1 1354 24
 1994 002a 0223     		movs	r3, #2
 1995 002c BB61     		str	r3, [r7, #24]
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1996              		.loc 1 1355 25
 1997 002e 0223     		movs	r3, #2
 1998 0030 3B62     		str	r3, [r7, #32]
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1999              		.loc 1 1356 24
 2000 0032 0023     		movs	r3, #0
 2001 0034 FB61     		str	r3, [r7, #28]
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 2002              		.loc 1 1357 29
 2003 0036 0023     		movs	r3, #0
 2004 0038 7B62     		str	r3, [r7, #36]
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 2005              		.loc 1 1358 3
 2006 003a 07F11403 		add	r3, r7, #20
 2007 003e 1946     		mov	r1, r3
 2008 0040 4FF09040 		mov	r0, #1207959552
 2009 0044 FFF7FEFF 		bl	HAL_GPIO_Init
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 2010              		.loc 1 1361 3
 2011 0048 064B     		ldr	r3, .L127
 2012 004a 9B68     		ldr	r3, [r3, #8]
 2013 004c 23F0FE42 		bic	r2, r3, #2130706432
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 61


 2014 0050 B968     		ldr	r1, [r7, #8]
 2015 0052 7B68     		ldr	r3, [r7, #4]
 2016 0054 0B43     		orrs	r3, r3, r1
 2017 0056 0349     		ldr	r1, .L127
 2018 0058 1343     		orrs	r3, r3, r2
 2019 005a 8B60     		str	r3, [r1, #8]
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2020              		.loc 1 1362 1
 2021 005c 00BF     		nop
 2022 005e 2837     		adds	r7, r7, #40
 2023              		.cfi_def_cfa_offset 8
 2024 0060 BD46     		mov	sp, r7
 2025              		.cfi_def_cfa_register 13
 2026              		@ sp needed
 2027 0062 80BD     		pop	{r7, pc}
 2028              	.L128:
 2029              		.align	2
 2030              	.L127:
 2031 0064 00100240 		.word	1073876992
 2032              		.cfi_endproc
 2033              	.LFE135:
 2035              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2036              		.align	1
 2037              		.global	HAL_RCC_GetSysClockFreq
 2038              		.syntax unified
 2039              		.thumb
 2040              		.thumb_func
 2042              	HAL_RCC_GetSysClockFreq:
 2043              	.LFB136:
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         constant and the selected clock source:
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns values based on MSI
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors.
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               in voltage and temperature.
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                have wrong result.
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         value for HSE crystal.
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 62


1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval SYSCLK frequency
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2044              		.loc 1 1397 1
 2045              		.cfi_startproc
 2046              		@ args = 0, pretend = 0, frame = 32
 2047              		@ frame_needed = 1, uses_anonymous_args = 0
 2048              		@ link register save eliminated.
 2049 0000 80B4     		push	{r7}
 2050              		.cfi_def_cfa_offset 4
 2051              		.cfi_offset 7, -4
 2052 0002 89B0     		sub	sp, sp, #36
 2053              		.cfi_def_cfa_offset 40
 2054 0004 00AF     		add	r7, sp, #0
 2055              		.cfi_def_cfa_register 7
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange = 0U, sysclockfreq = 0U;
 2056              		.loc 1 1398 12
 2057 0006 0023     		movs	r3, #0
 2058 0008 FB61     		str	r3, [r7, #28]
 2059              		.loc 1 1398 27
 2060 000a 0023     		movs	r3, #0
 2061 000c BB61     		str	r3, [r7, #24]
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_oscsource;
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 2062              		.loc 1 1402 19
 2063 000e 3E4B     		ldr	r3, .L144
 2064 0010 9B68     		ldr	r3, [r3, #8]
 2065              		.loc 1 1402 17
 2066 0012 03F00C03 		and	r3, r3, #12
 2067 0016 3B61     		str	r3, [r7, #16]
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 2068              		.loc 1 1403 19
 2069 0018 3B4B     		ldr	r3, .L144
 2070 001a DB68     		ldr	r3, [r3, #12]
 2071              		.loc 1 1403 17
 2072 001c 03F00303 		and	r3, r3, #3
 2073 0020 FB60     		str	r3, [r7, #12]
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 2074              		.loc 1 1405 5
 2075 0022 3B69     		ldr	r3, [r7, #16]
 2076 0024 002B     		cmp	r3, #0
 2077 0026 05D0     		beq	.L130
 2078              		.loc 1 1405 42 discriminator 1
 2079 0028 3B69     		ldr	r3, [r7, #16]
 2080 002a 0C2B     		cmp	r3, #12
 2081 002c 21D1     		bne	.L131
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 2082              		.loc 1 1406 43
 2083 002e FB68     		ldr	r3, [r7, #12]
 2084 0030 012B     		cmp	r3, #1
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 63


 2085 0032 1ED1     		bne	.L131
 2086              	.L130:
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* MSI or PLL with MSI source used as system clock source */
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get SYSCLK source */
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 2087              		.loc 1 1411 8
 2088 0034 344B     		ldr	r3, .L144
 2089 0036 1B68     		ldr	r3, [r3]
 2090 0038 03F00803 		and	r3, r3, #8
 2091              		.loc 1 1411 7
 2092 003c 002B     		cmp	r3, #0
 2093 003e 07D1     		bne	.L132
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 2094              		.loc 1 1413 18
 2095 0040 314B     		ldr	r3, .L144
 2096 0042 D3F89430 		ldr	r3, [r3, #148]
 2097              		.loc 1 1413 56
 2098 0046 1B0A     		lsrs	r3, r3, #8
 2099              		.loc 1 1413 16
 2100 0048 03F00F03 		and	r3, r3, #15
 2101 004c FB61     		str	r3, [r7, #28]
 2102 004e 05E0     		b	.L133
 2103              	.L132:
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSIRANGE from RCC_CR applies */
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 2104              		.loc 1 1417 18
 2105 0050 2D4B     		ldr	r3, .L144
 2106 0052 1B68     		ldr	r3, [r3]
 2107              		.loc 1 1417 53
 2108 0054 1B09     		lsrs	r3, r3, #4
 2109              		.loc 1 1417 16
 2110 0056 03F00F03 		and	r3, r3, #15
 2111 005a FB61     		str	r3, [r7, #28]
 2112              	.L133:
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /*MSI frequency range in HZ*/
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     msirange = MSIRangeTable[msirange];
 2113              		.loc 1 1420 14
 2114 005c 2B4A     		ldr	r2, .L144+4
 2115 005e FB69     		ldr	r3, [r7, #28]
 2116 0060 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2117 0064 FB61     		str	r3, [r7, #28]
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source == RCC_CFGR_SWS_MSI)
 2118              		.loc 1 1422 7
 2119 0066 3B69     		ldr	r3, [r7, #16]
 2120 0068 002B     		cmp	r3, #0
 2121 006a 0DD1     		bne	.L135
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI used as system clock source */
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       sysclockfreq = msirange;
 2122              		.loc 1 1425 20
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 64


 2123 006c FB69     		ldr	r3, [r7, #28]
 2124 006e BB61     		str	r3, [r7, #24]
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 2125              		.loc 1 1422 7
 2126 0070 0AE0     		b	.L135
 2127              	.L131:
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSI)
 2128              		.loc 1 1428 10
 2129 0072 3B69     		ldr	r3, [r7, #16]
 2130 0074 042B     		cmp	r3, #4
 2131 0076 02D1     		bne	.L136
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSI used as system clock source */
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSI_VALUE;
 2132              		.loc 1 1431 18
 2133 0078 254B     		ldr	r3, .L144+8
 2134 007a BB61     		str	r3, [r7, #24]
 2135 007c 04E0     		b	.L135
 2136              	.L136:
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSE)
 2137              		.loc 1 1433 10
 2138 007e 3B69     		ldr	r3, [r7, #16]
 2139 0080 082B     		cmp	r3, #8
 2140 0082 01D1     		bne	.L135
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSE used as system clock source */
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
 2141              		.loc 1 1436 18
 2142 0084 234B     		ldr	r3, .L144+12
 2143 0086 BB61     		str	r3, [r7, #24]
 2144              	.L135:
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* unexpected case: sysclockfreq at 0 */
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(sysclk_source == RCC_CFGR_SWS_PLL)
 2145              		.loc 1 1443 5
 2146 0088 3B69     		ldr	r3, [r7, #16]
 2147 008a 0C2B     		cmp	r3, #12
 2148 008c 34D1     		bne	.L137
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL used as system clock  source */
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     */
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2149              		.loc 1 1450 17
 2150 008e 1E4B     		ldr	r3, .L144
 2151 0090 DB68     		ldr	r3, [r3, #12]
 2152              		.loc 1 1450 15
 2153 0092 03F00303 		and	r3, r3, #3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 65


 2154 0096 BB60     		str	r3, [r7, #8]
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     switch (pllsource)
 2155              		.loc 1 1452 5
 2156 0098 BB68     		ldr	r3, [r7, #8]
 2157 009a 022B     		cmp	r3, #2
 2158 009c 03D0     		beq	.L138
 2159 009e BB68     		ldr	r3, [r7, #8]
 2160 00a0 032B     		cmp	r3, #3
 2161 00a2 03D0     		beq	.L139
 2162 00a4 05E0     		b	.L143
 2163              	.L138:
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSI_VALUE;
 2164              		.loc 1 1455 14
 2165 00a6 1A4B     		ldr	r3, .L144+8
 2166 00a8 7B61     		str	r3, [r7, #20]
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2167              		.loc 1 1456 7
 2168 00aa 05E0     		b	.L141
 2169              	.L139:
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSE_VALUE;
 2170              		.loc 1 1459 14
 2171 00ac 194B     		ldr	r3, .L144+12
 2172 00ae 7B61     		str	r3, [r7, #20]
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2173              		.loc 1 1460 7
 2174 00b0 02E0     		b	.L141
 2175              	.L143:
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     default:
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = msirange;
 2176              		.loc 1 1464 14
 2177 00b2 FB69     		ldr	r3, [r7, #28]
 2178 00b4 7B61     		str	r3, [r7, #20]
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2179              		.loc 1 1465 7
 2180 00b6 00BF     		nop
 2181              	.L141:
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 2182              		.loc 1 1467 13
 2183 00b8 134B     		ldr	r3, .L144
 2184 00ba DB68     		ldr	r3, [r3, #12]
 2185              		.loc 1 1467 54
 2186 00bc 1B09     		lsrs	r3, r3, #4
 2187 00be 03F00F03 		and	r3, r3, #15
 2188              		.loc 1 1467 10
 2189 00c2 0133     		adds	r3, r3, #1
 2190 00c4 7B60     		str	r3, [r7, #4]
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 2191              		.loc 1 1468 25
 2192 00c6 104B     		ldr	r3, .L144
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 66


 2193 00c8 DB68     		ldr	r3, [r3, #12]
 2194              		.loc 1 1468 66
 2195 00ca 1B0A     		lsrs	r3, r3, #8
 2196 00cc 03F07F03 		and	r3, r3, #127
 2197              		.loc 1 1468 22
 2198 00d0 7A69     		ldr	r2, [r7, #20]
 2199 00d2 03FB02F2 		mul	r2, r3, r2
 2200              		.loc 1 1468 12
 2201 00d6 7B68     		ldr	r3, [r7, #4]
 2202 00d8 B2FBF3F3 		udiv	r3, r2, r3
 2203 00dc 7B61     		str	r3, [r7, #20]
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 2204              		.loc 1 1469 14
 2205 00de 0A4B     		ldr	r3, .L144
 2206 00e0 DB68     		ldr	r3, [r3, #12]
 2207              		.loc 1 1469 55
 2208 00e2 5B0E     		lsrs	r3, r3, #25
 2209 00e4 03F00303 		and	r3, r3, #3
 2210              		.loc 1 1469 80
 2211 00e8 0133     		adds	r3, r3, #1
 2212              		.loc 1 1469 10
 2213 00ea 5B00     		lsls	r3, r3, #1
 2214 00ec 3B60     		str	r3, [r7]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = pllvco / pllr;
 2215              		.loc 1 1470 18
 2216 00ee 7A69     		ldr	r2, [r7, #20]
 2217 00f0 3B68     		ldr	r3, [r7]
 2218 00f2 B2FBF3F3 		udiv	r3, r2, r3
 2219 00f6 BB61     		str	r3, [r7, #24]
 2220              	.L137:
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return sysclockfreq;
 2221              		.loc 1 1473 10
 2222 00f8 BB69     		ldr	r3, [r7, #24]
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2223              		.loc 1 1474 1
 2224 00fa 1846     		mov	r0, r3
 2225 00fc 2437     		adds	r7, r7, #36
 2226              		.cfi_def_cfa_offset 4
 2227 00fe BD46     		mov	sp, r7
 2228              		.cfi_def_cfa_register 13
 2229              		@ sp needed
 2230 0100 5DF8047B 		ldr	r7, [sp], #4
 2231              		.cfi_restore 7
 2232              		.cfi_def_cfa_offset 0
 2233 0104 7047     		bx	lr
 2234              	.L145:
 2235 0106 00BF     		.align	2
 2236              	.L144:
 2237 0108 00100240 		.word	1073876992
 2238 010c 00000000 		.word	MSIRangeTable
 2239 0110 0024F400 		.word	16000000
 2240 0114 00127A00 		.word	8000000
 2241              		.cfi_endproc
 2242              	.LFE136:
 2244              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 67


 2245              		.align	1
 2246              		.global	HAL_RCC_GetHCLKFreq
 2247              		.syntax unified
 2248              		.thumb
 2249              		.thumb_func
 2251              	HAL_RCC_GetHCLKFreq:
 2252              	.LFB137:
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2253              		.loc 1 1485 1
 2254              		.cfi_startproc
 2255              		@ args = 0, pretend = 0, frame = 0
 2256              		@ frame_needed = 1, uses_anonymous_args = 0
 2257              		@ link register save eliminated.
 2258 0000 80B4     		push	{r7}
 2259              		.cfi_def_cfa_offset 4
 2260              		.cfi_offset 7, -4
 2261 0002 00AF     		add	r7, sp, #0
 2262              		.cfi_def_cfa_register 7
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return SystemCoreClock;
 2263              		.loc 1 1486 10
 2264 0004 034B     		ldr	r3, .L148
 2265 0006 1B68     		ldr	r3, [r3]
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2266              		.loc 1 1487 1
 2267 0008 1846     		mov	r0, r3
 2268 000a BD46     		mov	sp, r7
 2269              		.cfi_def_cfa_register 13
 2270              		@ sp needed
 2271 000c 5DF8047B 		ldr	r7, [sp], #4
 2272              		.cfi_restore 7
 2273              		.cfi_def_cfa_offset 0
 2274 0010 7047     		bx	lr
 2275              	.L149:
 2276 0012 00BF     		.align	2
 2277              	.L148:
 2278 0014 00000000 		.word	SystemCoreClock
 2279              		.cfi_endproc
 2280              	.LFE137:
 2282              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2283              		.align	1
 2284              		.global	HAL_RCC_GetPCLK1Freq
 2285              		.syntax unified
 2286              		.thumb
 2287              		.thumb_func
 2289              	HAL_RCC_GetPCLK1Freq:
 2290              	.LFB138:
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 68


1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2291              		.loc 1 1496 1
 2292              		.cfi_startproc
 2293              		@ args = 0, pretend = 0, frame = 0
 2294              		@ frame_needed = 1, uses_anonymous_args = 0
 2295 0000 80B5     		push	{r7, lr}
 2296              		.cfi_def_cfa_offset 8
 2297              		.cfi_offset 7, -8
 2298              		.cfi_offset 14, -4
 2299 0002 00AF     		add	r7, sp, #0
 2300              		.cfi_def_cfa_register 7
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_P
 2301              		.loc 1 1498 11
 2302 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2303 0008 0246     		mov	r2, r0
 2304              		.loc 1 1498 51
 2305 000a 064B     		ldr	r3, .L152
 2306 000c 9B68     		ldr	r3, [r3, #8]
 2307              		.loc 1 1498 87
 2308 000e 1B0A     		lsrs	r3, r3, #8
 2309 0010 03F00703 		and	r3, r3, #7
 2310              		.loc 1 1498 50
 2311 0014 0449     		ldr	r1, .L152+4
 2312 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2313              		.loc 1 1498 110
 2314 0018 03F01F03 		and	r3, r3, #31
 2315              		.loc 1 1498 33
 2316 001c 22FA03F3 		lsr	r3, r2, r3
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2317              		.loc 1 1499 1
 2318 0020 1846     		mov	r0, r3
 2319 0022 80BD     		pop	{r7, pc}
 2320              	.L153:
 2321              		.align	2
 2322              	.L152:
 2323 0024 00100240 		.word	1073876992
 2324 0028 00000000 		.word	APBPrescTable
 2325              		.cfi_endproc
 2326              	.LFE138:
 2328              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2329              		.align	1
 2330              		.global	HAL_RCC_GetPCLK2Freq
 2331              		.syntax unified
 2332              		.thumb
 2333              		.thumb_func
 2335              	HAL_RCC_GetPCLK2Freq:
 2336              	.LFB139:
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 69


1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK2 frequency.
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK2 frequency in Hz
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2337              		.loc 1 1508 1
 2338              		.cfi_startproc
 2339              		@ args = 0, pretend = 0, frame = 0
 2340              		@ frame_needed = 1, uses_anonymous_args = 0
 2341 0000 80B5     		push	{r7, lr}
 2342              		.cfi_def_cfa_offset 8
 2343              		.cfi_offset 7, -8
 2344              		.cfi_offset 14, -4
 2345 0002 00AF     		add	r7, sp, #0
 2346              		.cfi_def_cfa_register 7
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PP
 2347              		.loc 1 1510 11
 2348 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2349 0008 0246     		mov	r2, r0
 2350              		.loc 1 1510 50
 2351 000a 064B     		ldr	r3, .L156
 2352 000c 9B68     		ldr	r3, [r3, #8]
 2353              		.loc 1 1510 86
 2354 000e DB0A     		lsrs	r3, r3, #11
 2355 0010 03F00703 		and	r3, r3, #7
 2356              		.loc 1 1510 49
 2357 0014 0449     		ldr	r1, .L156+4
 2358 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2359              		.loc 1 1510 109
 2360 0018 03F01F03 		and	r3, r3, #31
 2361              		.loc 1 1510 32
 2362 001c 22FA03F3 		lsr	r3, r2, r3
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2363              		.loc 1 1511 1
 2364 0020 1846     		mov	r0, r3
 2365 0022 80BD     		pop	{r7, pc}
 2366              	.L157:
 2367              		.align	2
 2368              	.L156:
 2369 0024 00100240 		.word	1073876992
 2370 0028 00000000 		.word	APBPrescTable
 2371              		.cfi_endproc
 2372              	.LFE139:
 2374              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2375              		.align	1
 2376              		.global	HAL_RCC_GetOscConfig
 2377              		.syntax unified
 2378              		.thumb
 2379              		.thumb_func
 2381              	HAL_RCC_GetOscConfig:
 2382              	.LFB140:
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 70


1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2383              		.loc 1 1521 1
 2384              		.cfi_startproc
 2385              		@ args = 0, pretend = 0, frame = 8
 2386              		@ frame_needed = 1, uses_anonymous_args = 0
 2387              		@ link register save eliminated.
 2388 0000 80B4     		push	{r7}
 2389              		.cfi_def_cfa_offset 4
 2390              		.cfi_offset 7, -4
 2391 0002 83B0     		sub	sp, sp, #12
 2392              		.cfi_def_cfa_offset 16
 2393 0004 00AF     		add	r7, sp, #0
 2394              		.cfi_def_cfa_register 7
 2395 0006 7860     		str	r0, [r7, #4]
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2396              		.loc 1 1527 37
 2397 0008 7B68     		ldr	r3, [r7, #4]
 2398 000a 3F22     		movs	r2, #63
 2399 000c 1A60     		str	r2, [r3]
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2400              		.loc 1 1535 6
 2401 000e 604B     		ldr	r3, .L175
 2402 0010 1B68     		ldr	r3, [r3]
 2403 0012 03F48023 		and	r3, r3, #262144
 2404              		.loc 1 1535 5
 2405 0016 B3F5802F 		cmp	r3, #262144
 2406 001a 04D1     		bne	.L159
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2407              		.loc 1 1537 33
 2408 001c 7B68     		ldr	r3, [r7, #4]
 2409 001e 4FF4A022 		mov	r2, #327680
 2410 0022 5A60     		str	r2, [r3, #4]
 2411 0024 0EE0     		b	.L160
 2412              	.L159:
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 2413              		.loc 1 1539 11
 2414 0026 5A4B     		ldr	r3, .L175
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 71


 2415 0028 1B68     		ldr	r3, [r3]
 2416 002a 03F48033 		and	r3, r3, #65536
 2417              		.loc 1 1539 10
 2418 002e B3F5803F 		cmp	r3, #65536
 2419 0032 04D1     		bne	.L161
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2420              		.loc 1 1541 33
 2421 0034 7B68     		ldr	r3, [r7, #4]
 2422 0036 4FF48032 		mov	r2, #65536
 2423 003a 5A60     		str	r2, [r3, #4]
 2424 003c 02E0     		b	.L160
 2425              	.L161:
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2426              		.loc 1 1545 33
 2427 003e 7B68     		ldr	r3, [r7, #4]
 2428 0040 0022     		movs	r2, #0
 2429 0042 5A60     		str	r2, [r3, #4]
 2430              	.L160:
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    /* Get the MSI configuration -----------------------------------------------*/
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
 2431              		.loc 1 1549 6
 2432 0044 524B     		ldr	r3, .L175
 2433 0046 1B68     		ldr	r3, [r3]
 2434 0048 03F00103 		and	r3, r3, #1
 2435              		.loc 1 1549 5
 2436 004c 012B     		cmp	r3, #1
 2437 004e 03D1     		bne	.L162
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 2438              		.loc 1 1551 33
 2439 0050 7B68     		ldr	r3, [r7, #4]
 2440 0052 0122     		movs	r2, #1
 2441 0054 9A61     		str	r2, [r3, #24]
 2442 0056 02E0     		b	.L163
 2443              	.L162:
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 2444              		.loc 1 1555 33
 2445 0058 7B68     		ldr	r3, [r7, #4]
 2446 005a 0022     		movs	r2, #0
 2447 005c 9A61     		str	r2, [r3, #24]
 2448              	.L163:
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSI
 2449              		.loc 1 1558 44
 2450 005e 4C4B     		ldr	r3, .L175
 2451 0060 5B68     		ldr	r3, [r3, #4]
 2452              		.loc 1 1558 84
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 72


 2453 0062 1B0A     		lsrs	r3, r3, #8
 2454 0064 DAB2     		uxtb	r2, r3
 2455              		.loc 1 1558 42
 2456 0066 7B68     		ldr	r3, [r7, #4]
 2457 0068 DA61     		str	r2, [r3, #28]
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 2458              		.loc 1 1559 38
 2459 006a 494B     		ldr	r3, .L175
 2460 006c 1B68     		ldr	r3, [r3]
 2461 006e 03F0F002 		and	r2, r3, #240
 2462              		.loc 1 1559 36
 2463 0072 7B68     		ldr	r3, [r7, #4]
 2464 0074 1A62     		str	r2, [r3, #32]
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 2465              		.loc 1 1562 6
 2466 0076 464B     		ldr	r3, .L175
 2467 0078 1B68     		ldr	r3, [r3]
 2468 007a 03F48073 		and	r3, r3, #256
 2469              		.loc 1 1562 5
 2470 007e B3F5807F 		cmp	r3, #256
 2471 0082 04D1     		bne	.L164
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2472              		.loc 1 1564 33
 2473 0084 7B68     		ldr	r3, [r7, #4]
 2474 0086 4FF48072 		mov	r2, #256
 2475 008a DA60     		str	r2, [r3, #12]
 2476 008c 02E0     		b	.L165
 2477              	.L164:
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2478              		.loc 1 1568 33
 2479 008e 7B68     		ldr	r3, [r7, #4]
 2480 0090 0022     		movs	r2, #0
 2481 0092 DA60     		str	r2, [r3, #12]
 2482              	.L165:
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSI
 2483              		.loc 1 1571 44
 2484 0094 3E4B     		ldr	r3, .L175
 2485 0096 5B68     		ldr	r3, [r3, #4]
 2486              		.loc 1 1571 84
 2487 0098 1B0E     		lsrs	r3, r3, #24
 2488 009a 03F07F02 		and	r2, r3, #127
 2489              		.loc 1 1571 42
 2490 009e 7B68     		ldr	r3, [r7, #4]
 2491 00a0 1A61     		str	r2, [r3, #16]
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2492              		.loc 1 1574 6
 2493 00a2 3B4B     		ldr	r3, .L175
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 73


 2494 00a4 D3F89030 		ldr	r3, [r3, #144]
 2495 00a8 03F00403 		and	r3, r3, #4
 2496              		.loc 1 1574 5
 2497 00ac 042B     		cmp	r3, #4
 2498 00ae 03D1     		bne	.L166
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2499              		.loc 1 1584 35
 2500 00b0 7B68     		ldr	r3, [r7, #4]
 2501 00b2 0522     		movs	r2, #5
 2502 00b4 9A60     		str	r2, [r3, #8]
 2503 00b6 0DE0     		b	.L167
 2504              	.L166:
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 2505              		.loc 1 1587 11
 2506 00b8 354B     		ldr	r3, .L175
 2507 00ba D3F89030 		ldr	r3, [r3, #144]
 2508 00be 03F00103 		and	r3, r3, #1
 2509              		.loc 1 1587 10
 2510 00c2 012B     		cmp	r3, #1
 2511 00c4 03D1     		bne	.L168
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2512              		.loc 1 1597 35
 2513 00c6 7B68     		ldr	r3, [r7, #4]
 2514 00c8 0122     		movs	r2, #1
 2515 00ca 9A60     		str	r2, [r3, #8]
 2516 00cc 02E0     		b	.L167
 2517              	.L168:
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2518              		.loc 1 1602 33
 2519 00ce 7B68     		ldr	r3, [r7, #4]
 2520 00d0 0022     		movs	r2, #0
 2521 00d2 9A60     		str	r2, [r3, #8]
 2522              	.L167:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 74


1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 2523              		.loc 1 1606 6
 2524 00d4 2E4B     		ldr	r3, .L175
 2525 00d6 D3F89430 		ldr	r3, [r3, #148]
 2526 00da 03F00103 		and	r3, r3, #1
 2527              		.loc 1 1606 5
 2528 00de 012B     		cmp	r3, #1
 2529 00e0 03D1     		bne	.L169
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2530              		.loc 1 1608 33
 2531 00e2 7B68     		ldr	r3, [r7, #4]
 2532 00e4 0122     		movs	r2, #1
 2533 00e6 5A61     		str	r2, [r3, #20]
 2534 00e8 02E0     		b	.L170
 2535              	.L169:
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2536              		.loc 1 1612 33
 2537 00ea 7B68     		ldr	r3, [r7, #4]
 2538 00ec 0022     		movs	r2, #0
 2539 00ee 5A61     		str	r2, [r3, #20]
 2540              	.L170:
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV)
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128;
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1;
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
 2541              		.loc 1 1629 6
 2542 00f0 274B     		ldr	r3, .L175
 2543 00f2 D3F89830 		ldr	r3, [r3, #152]
 2544 00f6 03F00103 		and	r3, r3, #1
 2545              		.loc 1 1629 5
 2546 00fa 012B     		cmp	r3, #1
 2547 00fc 03D1     		bne	.L171
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 2548              		.loc 1 1631 35
 2549 00fe 7B68     		ldr	r3, [r7, #4]
 2550 0100 0122     		movs	r2, #1
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 75


 2551 0102 5A62     		str	r2, [r3, #36]
 2552 0104 02E0     		b	.L172
 2553              	.L171:
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 2554              		.loc 1 1635 35
 2555 0106 7B68     		ldr	r3, [r7, #4]
 2556 0108 0022     		movs	r2, #0
 2557 010a 5A62     		str	r2, [r3, #36]
 2558              	.L172:
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 2559              		.loc 1 1642 6
 2560 010c 204B     		ldr	r3, .L175
 2561 010e 1B68     		ldr	r3, [r3]
 2562 0110 03F08073 		and	r3, r3, #16777216
 2563              		.loc 1 1642 5
 2564 0114 B3F1807F 		cmp	r3, #16777216
 2565 0118 03D1     		bne	.L173
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2566              		.loc 1 1644 37
 2567 011a 7B68     		ldr	r3, [r7, #4]
 2568 011c 0222     		movs	r2, #2
 2569 011e 9A62     		str	r2, [r3, #40]
 2570 0120 02E0     		b	.L174
 2571              	.L173:
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2572              		.loc 1 1648 37
 2573 0122 7B68     		ldr	r3, [r7, #4]
 2574 0124 0122     		movs	r2, #1
 2575 0126 9A62     		str	r2, [r3, #40]
 2576              	.L174:
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2577              		.loc 1 1650 38
 2578 0128 194B     		ldr	r3, .L175
 2579 012a DB68     		ldr	r3, [r3, #12]
 2580 012c 03F00302 		and	r2, r3, #3
 2581              		.loc 1 1650 36
 2582 0130 7B68     		ldr	r3, [r7, #4]
 2583 0132 DA62     		str	r2, [r3, #44]
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
 2584              		.loc 1 1651 34
 2585 0134 164B     		ldr	r3, .L175
 2586 0136 DB68     		ldr	r3, [r3, #12]
 2587              		.loc 1 1651 75
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 76


 2588 0138 1B09     		lsrs	r3, r3, #4
 2589 013a 03F00F03 		and	r3, r3, #15
 2590              		.loc 1 1651 100
 2591 013e 5A1C     		adds	r2, r3, #1
 2592              		.loc 1 1651 31
 2593 0140 7B68     		ldr	r3, [r7, #4]
 2594 0142 1A63     		str	r2, [r3, #48]
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 2595              		.loc 1 1652 33
 2596 0144 124B     		ldr	r3, .L175
 2597 0146 DB68     		ldr	r3, [r3, #12]
 2598              		.loc 1 1652 74
 2599 0148 1B0A     		lsrs	r3, r3, #8
 2600 014a 03F07F02 		and	r2, r3, #127
 2601              		.loc 1 1652 31
 2602 014e 7B68     		ldr	r3, [r7, #4]
 2603 0150 5A63     		str	r2, [r3, #52]
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos
 2604              		.loc 1 1653 36
 2605 0152 0F4B     		ldr	r3, .L175
 2606 0154 DB68     		ldr	r3, [r3, #12]
 2607              		.loc 1 1653 77
 2608 0156 5B0D     		lsrs	r3, r3, #21
 2609 0158 03F00303 		and	r3, r3, #3
 2610              		.loc 1 1653 102
 2611 015c 0133     		adds	r3, r3, #1
 2612              		.loc 1 1653 108
 2613 015e 5A00     		lsls	r2, r3, #1
 2614              		.loc 1 1653 31
 2615 0160 7B68     		ldr	r3, [r7, #4]
 2616 0162 DA63     		str	r2, [r3, #60]
1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos
 2617              		.loc 1 1654 36
 2618 0164 0A4B     		ldr	r3, .L175
 2619 0166 DB68     		ldr	r3, [r3, #12]
 2620              		.loc 1 1654 77
 2621 0168 5B0E     		lsrs	r3, r3, #25
 2622 016a 03F00303 		and	r3, r3, #3
 2623              		.loc 1 1654 102
 2624 016e 0133     		adds	r3, r3, #1
 2625              		.loc 1 1654 108
 2626 0170 5A00     		lsls	r2, r3, #1
 2627              		.loc 1 1654 31
 2628 0172 7B68     		ldr	r3, [r7, #4]
 2629 0174 1A64     		str	r2, [r3, #64]
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_
 2630              		.loc 1 1657 33
 2631 0176 064B     		ldr	r3, .L175
 2632 0178 DB68     		ldr	r3, [r3, #12]
 2633              		.loc 1 1657 77
 2634 017a DB0E     		lsrs	r3, r3, #27
 2635 017c 03F01F02 		and	r2, r3, #31
 2636              		.loc 1 1657 31
 2637 0180 7B68     		ldr	r3, [r7, #4]
 2638 0182 9A63     		str	r2, [r3, #56]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 77


1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17;
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2639              		.loc 1 1669 1
 2640 0184 00BF     		nop
 2641 0186 0C37     		adds	r7, r7, #12
 2642              		.cfi_def_cfa_offset 4
 2643 0188 BD46     		mov	sp, r7
 2644              		.cfi_def_cfa_register 13
 2645              		@ sp needed
 2646 018a 5DF8047B 		ldr	r7, [sp], #4
 2647              		.cfi_restore 7
 2648              		.cfi_def_cfa_offset 0
 2649 018e 7047     		bx	lr
 2650              	.L176:
 2651              		.align	2
 2652              	.L175:
 2653 0190 00100240 		.word	1073876992
 2654              		.cfi_endproc
 2655              	.LFE140:
 2657              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2658              		.align	1
 2659              		.global	HAL_RCC_GetClockConfig
 2660              		.syntax unified
 2661              		.thumb
 2662              		.thumb_func
 2664              	HAL_RCC_GetClockConfig:
 2665              	.LFB141:
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  pFLatency  Pointer on the Flash Latency.
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2666              		.loc 1 1680 1
 2667              		.cfi_startproc
 2668              		@ args = 0, pretend = 0, frame = 8
 2669              		@ frame_needed = 1, uses_anonymous_args = 0
 2670              		@ link register save eliminated.
 2671 0000 80B4     		push	{r7}
 2672              		.cfi_def_cfa_offset 4
 2673              		.cfi_offset 7, -4
 2674 0002 83B0     		sub	sp, sp, #12
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 78


 2675              		.cfi_def_cfa_offset 16
 2676 0004 00AF     		add	r7, sp, #0
 2677              		.cfi_def_cfa_register 7
 2678 0006 7860     		str	r0, [r7, #4]
 2679 0008 3960     		str	r1, [r7]
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void  *)NULL);
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2680              		.loc 1 1686 32
 2681 000a 7B68     		ldr	r3, [r7, #4]
 2682 000c 0F22     		movs	r2, #15
 2683 000e 1A60     		str	r2, [r3]
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 2684              		.loc 1 1689 37
 2685 0010 124B     		ldr	r3, .L178
 2686 0012 9B68     		ldr	r3, [r3, #8]
 2687 0014 03F00302 		and	r2, r3, #3
 2688              		.loc 1 1689 35
 2689 0018 7B68     		ldr	r3, [r7, #4]
 2690 001a 5A60     		str	r2, [r3, #4]
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 2691              		.loc 1 1692 38
 2692 001c 0F4B     		ldr	r3, .L178
 2693 001e 9B68     		ldr	r3, [r3, #8]
 2694 0020 03F0F002 		and	r2, r3, #240
 2695              		.loc 1 1692 36
 2696 0024 7B68     		ldr	r3, [r7, #4]
 2697 0026 9A60     		str	r2, [r3, #8]
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 2698              		.loc 1 1695 39
 2699 0028 0C4B     		ldr	r3, .L178
 2700 002a 9B68     		ldr	r3, [r3, #8]
 2701 002c 03F4E062 		and	r2, r3, #1792
 2702              		.loc 1 1695 37
 2703 0030 7B68     		ldr	r3, [r7, #4]
 2704 0032 DA60     		str	r2, [r3, #12]
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 2705              		.loc 1 1698 40
 2706 0034 094B     		ldr	r3, .L178
 2707 0036 9B68     		ldr	r3, [r3, #8]
 2708              		.loc 1 1698 76
 2709 0038 DB08     		lsrs	r3, r3, #3
 2710 003a 03F4E062 		and	r2, r3, #1792
 2711              		.loc 1 1698 37
 2712 003e 7B68     		ldr	r3, [r7, #4]
 2713 0040 1A61     		str	r2, [r3, #16]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 79


1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
 2714              		.loc 1 1701 16
 2715 0042 074B     		ldr	r3, .L178+4
 2716 0044 1B68     		ldr	r3, [r3]
 2717 0046 03F00F02 		and	r2, r3, #15
 2718              		.loc 1 1701 14
 2719 004a 3B68     		ldr	r3, [r7]
 2720 004c 1A60     		str	r2, [r3]
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2721              		.loc 1 1702 1
 2722 004e 00BF     		nop
 2723 0050 0C37     		adds	r7, r7, #12
 2724              		.cfi_def_cfa_offset 4
 2725 0052 BD46     		mov	sp, r7
 2726              		.cfi_def_cfa_register 13
 2727              		@ sp needed
 2728 0054 5DF8047B 		ldr	r7, [sp], #4
 2729              		.cfi_restore 7
 2730              		.cfi_def_cfa_offset 0
 2731 0058 7047     		bx	lr
 2732              	.L179:
 2733 005a 00BF     		.align	2
 2734              	.L178:
 2735 005c 00100240 		.word	1073876992
 2736 0060 00200240 		.word	1073881088
 2737              		.cfi_endproc
 2738              	.LFE141:
 2740              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2741              		.align	1
 2742              		.global	HAL_RCC_EnableCSS
 2743              		.syntax unified
 2744              		.thumb
 2745              		.thumb_func
 2747              	HAL_RCC_EnableCSS:
 2748              	.LFB142:
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2749              		.loc 1 1715 1
 2750              		.cfi_startproc
 2751              		@ args = 0, pretend = 0, frame = 0
 2752              		@ frame_needed = 1, uses_anonymous_args = 0
 2753              		@ link register save eliminated.
 2754 0000 80B4     		push	{r7}
 2755              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 80


 2756              		.cfi_offset 7, -4
 2757 0002 00AF     		add	r7, sp, #0
 2758              		.cfi_def_cfa_register 7
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2759              		.loc 1 1716 3
 2760 0004 054B     		ldr	r3, .L181
 2761 0006 1B68     		ldr	r3, [r3]
 2762 0008 044A     		ldr	r2, .L181
 2763 000a 43F40023 		orr	r3, r3, #524288
 2764 000e 1360     		str	r3, [r2]
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2765              		.loc 1 1717 1
 2766 0010 00BF     		nop
 2767 0012 BD46     		mov	sp, r7
 2768              		.cfi_def_cfa_register 13
 2769              		@ sp needed
 2770 0014 5DF8047B 		ldr	r7, [sp], #4
 2771              		.cfi_restore 7
 2772              		.cfi_def_cfa_offset 0
 2773 0018 7047     		bx	lr
 2774              	.L182:
 2775 001a 00BF     		.align	2
 2776              	.L181:
 2777 001c 00100240 		.word	1073876992
 2778              		.cfi_endproc
 2779              	.LFE142:
 2781              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2782              		.align	1
 2783              		.global	HAL_RCC_NMI_IRQHandler
 2784              		.syntax unified
 2785              		.thumb
 2786              		.thumb_func
 2788              	HAL_RCC_NMI_IRQHandler:
 2789              	.LFB143:
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2790              		.loc 1 1725 1
 2791              		.cfi_startproc
 2792              		@ args = 0, pretend = 0, frame = 0
 2793              		@ frame_needed = 1, uses_anonymous_args = 0
 2794 0000 80B5     		push	{r7, lr}
 2795              		.cfi_def_cfa_offset 8
 2796              		.cfi_offset 7, -8
 2797              		.cfi_offset 14, -4
 2798 0002 00AF     		add	r7, sp, #0
 2799              		.cfi_def_cfa_register 7
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 2800              		.loc 1 1727 6
 2801 0004 074B     		ldr	r3, .L186
 2802 0006 DB69     		ldr	r3, [r3, #28]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 81


 2803 0008 03F48073 		and	r3, r3, #256
 2804              		.loc 1 1727 5
 2805 000c B3F5807F 		cmp	r3, #256
 2806 0010 05D1     		bne	.L185
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2807              		.loc 1 1730 5
 2808 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2809              		.loc 1 1733 5
 2810 0016 034B     		ldr	r3, .L186
 2811 0018 4FF48072 		mov	r2, #256
 2812 001c 1A62     		str	r2, [r3, #32]
 2813              	.L185:
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2814              		.loc 1 1735 1
 2815 001e 00BF     		nop
 2816 0020 80BD     		pop	{r7, pc}
 2817              	.L187:
 2818 0022 00BF     		.align	2
 2819              	.L186:
 2820 0024 00100240 		.word	1073876992
 2821              		.cfi_endproc
 2822              	.LFE143:
 2824              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2825              		.align	1
 2826              		.weak	HAL_RCC_CSSCallback
 2827              		.syntax unified
 2828              		.thumb
 2829              		.thumb_func
 2831              	HAL_RCC_CSSCallback:
 2832              	.LFB144:
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback.
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval none
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2833              		.loc 1 1742 1
 2834              		.cfi_startproc
 2835              		@ args = 0, pretend = 0, frame = 0
 2836              		@ frame_needed = 1, uses_anonymous_args = 0
 2837              		@ link register save eliminated.
 2838 0000 80B4     		push	{r7}
 2839              		.cfi_def_cfa_offset 4
 2840              		.cfi_offset 7, -4
 2841 0002 00AF     		add	r7, sp, #0
 2842              		.cfi_def_cfa_register 7
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback should be implemented in the user file
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    */
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 82


 2843              		.loc 1 1746 1
 2844 0004 00BF     		nop
 2845 0006 BD46     		mov	sp, r7
 2846              		.cfi_def_cfa_register 13
 2847              		@ sp needed
 2848 0008 5DF8047B 		ldr	r7, [sp], #4
 2849              		.cfi_restore 7
 2850              		.cfi_def_cfa_offset 0
 2851 000c 7047     		bx	lr
 2852              		.cfi_endproc
 2853              	.LFE144:
 2855              		.section	.text.HAL_RCC_GetResetSource,"ax",%progbits
 2856              		.align	1
 2857              		.global	HAL_RCC_GetResetSource
 2858              		.syntax unified
 2859              		.thumb
 2860              		.thumb_func
 2862              	HAL_RCC_GetResetSource:
 2863              	.LFB145:
1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Get and clear reset flags
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  None
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Once reset flags are retrieved, this API is clearing them in order
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         to isolate next reset reason.
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval can be a combination of @ref RCC_Reset_Flag
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetResetSource(void)
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2864              		.loc 1 1756 1
 2865              		.cfi_startproc
 2866              		@ args = 0, pretend = 0, frame = 8
 2867              		@ frame_needed = 1, uses_anonymous_args = 0
 2868              		@ link register save eliminated.
 2869 0000 80B4     		push	{r7}
 2870              		.cfi_def_cfa_offset 4
 2871              		.cfi_offset 7, -4
 2872 0002 83B0     		sub	sp, sp, #12
 2873              		.cfi_def_cfa_offset 16
 2874 0004 00AF     		add	r7, sp, #0
 2875              		.cfi_def_cfa_register 7
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t reset;
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get all reset flags */
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 2876              		.loc 1 1760 14
 2877 0006 0A4B     		ldr	r3, .L191
 2878 0008 D3F89430 		ldr	r3, [r3, #148]
 2879              		.loc 1 1760 9
 2880 000c 03F07E43 		and	r3, r3, #-33554432
 2881 0010 7B60     		str	r3, [r7, #4]
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear Reset flags */
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2882              		.loc 1 1763 12
 2883 0012 074B     		ldr	r3, .L191
 2884 0014 D3F89430 		ldr	r3, [r3, #148]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 83


 2885 0018 054A     		ldr	r2, .L191
 2886 001a 43F40003 		orr	r3, r3, #8388608
 2887 001e C2F89430 		str	r3, [r2, #148]
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return reset;
 2888              		.loc 1 1765 10
 2889 0022 7B68     		ldr	r3, [r7, #4]
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2890              		.loc 1 1766 1
 2891 0024 1846     		mov	r0, r3
 2892 0026 0C37     		adds	r7, r7, #12
 2893              		.cfi_def_cfa_offset 4
 2894 0028 BD46     		mov	sp, r7
 2895              		.cfi_def_cfa_register 13
 2896              		@ sp needed
 2897 002a 5DF8047B 		ldr	r7, [sp], #4
 2898              		.cfi_restore 7
 2899              		.cfi_def_cfa_offset 0
 2900 002e 7047     		bx	lr
 2901              	.L192:
 2902              		.align	2
 2903              	.L191:
 2904 0030 00100240 		.word	1073876992
 2905              		.cfi_endproc
 2906              	.LFE145:
 2908              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
 2909              		.align	1
 2910              		.syntax unified
 2911              		.thumb
 2912              		.thumb_func
 2914              	RCC_SetFlashLatencyFromMSIRange:
 2915              	.LFB146:
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**  * @}
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             voltage range.
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2916              		.loc 1 1786 1
 2917              		.cfi_startproc
 2918              		@ args = 0, pretend = 0, frame = 24
 2919              		@ frame_needed = 1, uses_anonymous_args = 0
 2920 0000 80B5     		push	{r7, lr}
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 84


 2921              		.cfi_def_cfa_offset 8
 2922              		.cfi_offset 7, -8
 2923              		.cfi_offset 14, -4
 2924 0002 86B0     		sub	sp, sp, #24
 2925              		.cfi_def_cfa_offset 32
 2926 0004 00AF     		add	r7, sp, #0
 2927              		.cfi_def_cfa_register 7
 2928 0006 7860     		str	r0, [r7, #4]
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t vos;
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 2929              		.loc 1 1788 12
 2930 0008 0023     		movs	r3, #0
 2931 000a 3B61     		str	r3, [r7, #16]
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 2932              		.loc 1 1790 6
 2933 000c 274B     		ldr	r3, .L202
 2934 000e 9B6D     		ldr	r3, [r3, #88]
 2935 0010 03F08053 		and	r3, r3, #268435456
 2936              		.loc 1 1790 5
 2937 0014 002B     		cmp	r3, #0
 2938 0016 03D0     		beq	.L194
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2939              		.loc 1 1792 11
 2940 0018 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2941 001c 7861     		str	r0, [r7, #20]
 2942 001e 14E0     		b	.L195
 2943              	.L194:
 2944              	.LBB5:
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2945              		.loc 1 1796 5
 2946 0020 224B     		ldr	r3, .L202
 2947 0022 9B6D     		ldr	r3, [r3, #88]
 2948 0024 214A     		ldr	r2, .L202
 2949 0026 43F08053 		orr	r3, r3, #268435456
 2950 002a 9365     		str	r3, [r2, #88]
 2951 002c 1F4B     		ldr	r3, .L202
 2952 002e 9B6D     		ldr	r3, [r3, #88]
 2953 0030 03F08053 		and	r3, r3, #268435456
 2954 0034 FB60     		str	r3, [r7, #12]
 2955 0036 FB68     		ldr	r3, [r7, #12]
 2956              	.LBE5:
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2957              		.loc 1 1797 11
 2958 0038 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2959 003c 7861     		str	r0, [r7, #20]
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 2960              		.loc 1 1798 5
 2961 003e 1B4B     		ldr	r3, .L202
 2962 0040 9B6D     		ldr	r3, [r3, #88]
 2963 0042 1A4A     		ldr	r2, .L202
 2964 0044 23F08053 		bic	r3, r3, #268435456
 2965 0048 9365     		str	r3, [r2, #88]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 85


 2966              	.L195:
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 2967              		.loc 1 1801 5
 2968 004a 7B69     		ldr	r3, [r7, #20]
 2969 004c B3F5007F 		cmp	r3, #512
 2970 0050 0BD1     		bne	.L196
1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2971              		.loc 1 1803 7
 2972 0052 7B68     		ldr	r3, [r7, #4]
 2973 0054 802B     		cmp	r3, #128
 2974 0056 13D9     		bls	.L197
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange > RCC_MSIRANGE_10)
 2975              		.loc 1 1806 9
 2976 0058 7B68     		ldr	r3, [r7, #4]
 2977 005a A02B     		cmp	r3, #160
 2978 005c 02D9     		bls	.L198
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 48Mhz */
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2979              		.loc 1 1809 17
 2980 005e 0223     		movs	r3, #2
 2981 0060 3B61     		str	r3, [r7, #16]
 2982 0062 0DE0     		b	.L197
 2983              	.L198:
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 24Mhz or 32Mhz */
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 2984              		.loc 1 1814 17
 2985 0064 0123     		movs	r3, #1
 2986 0066 3B61     		str	r3, [r7, #16]
 2987 0068 0AE0     		b	.L197
 2988              	.L196:
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange >= RCC_MSIRANGE_8)
 2989              		.loc 1 1823 7
 2990 006a 7B68     		ldr	r3, [r7, #4]
 2991 006c 7F2B     		cmp	r3, #127
 2992 006e 02D9     		bls	.L199
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI >= 16Mhz */
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_2; /* 2WS */
 2993              		.loc 1 1826 15
 2994 0070 0223     		movs	r3, #2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 86


 2995 0072 3B61     		str	r3, [r7, #16]
 2996 0074 04E0     		b	.L197
 2997              	.L199:
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_7)
 2998              		.loc 1 1830 9
 2999 0076 7B68     		ldr	r3, [r7, #4]
 3000 0078 702B     		cmp	r3, #112
 3001 007a 01D1     		bne	.L197
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 3002              		.loc 1 1833 17
 3003 007c 0123     		movs	r3, #1
 3004 007e 3B61     		str	r3, [r7, #16]
 3005              	.L197:
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_3; /* 3WS */
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_8)
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 16Mhz */
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(msirange == RCC_MSIRANGE_7)
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
 3006              		.loc 1 1860 3
 3007 0080 0B4B     		ldr	r3, .L202+4
 3008 0082 1B68     		ldr	r3, [r3]
 3009 0084 23F00F02 		bic	r2, r3, #15
 3010 0088 0949     		ldr	r1, .L202+4
 3011 008a 3B69     		ldr	r3, [r7, #16]
 3012 008c 1343     		orrs	r3, r3, r2
 3013 008e 0B60     		str	r3, [r1]
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_FLASH_GET_LATENCY() != latency)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 87


 3014              		.loc 1 1864 6
 3015 0090 074B     		ldr	r3, .L202+4
 3016 0092 1B68     		ldr	r3, [r3]
 3017 0094 03F00F03 		and	r3, r3, #15
 3018              		.loc 1 1864 5
 3019 0098 3A69     		ldr	r2, [r7, #16]
 3020 009a 9A42     		cmp	r2, r3
 3021 009c 01D0     		beq	.L200
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 3022              		.loc 1 1866 12
 3023 009e 0123     		movs	r3, #1
 3024 00a0 00E0     		b	.L201
 3025              	.L200:
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 3026              		.loc 1 1869 10
 3027 00a2 0023     		movs	r3, #0
 3028              	.L201:
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 3029              		.loc 1 1870 1
 3030 00a4 1846     		mov	r0, r3
 3031 00a6 1837     		adds	r7, r7, #24
 3032              		.cfi_def_cfa_offset 8
 3033 00a8 BD46     		mov	sp, r7
 3034              		.cfi_def_cfa_register 13
 3035              		@ sp needed
 3036 00aa 80BD     		pop	{r7, pc}
 3037              	.L203:
 3038              		.align	2
 3039              	.L202:
 3040 00ac 00100240 		.word	1073876992
 3041 00b0 00200240 		.word	1073881088
 3042              		.cfi_endproc
 3043              	.LFE146:
 3045              		.section	.text.RCC_GetSysClockFreqFromPLLSource,"ax",%progbits
 3046              		.align	1
 3047              		.syntax unified
 3048              		.thumb
 3049              		.thumb_func
 3051              	RCC_GetSysClockFreqFromPLLSource:
 3052              	.LFB147:
1871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval SYSCLK frequency
1877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
1879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 3053              		.loc 1 1879 1
 3054              		.cfi_startproc
 3055              		@ args = 0, pretend = 0, frame = 24
 3056              		@ frame_needed = 1, uses_anonymous_args = 0
 3057              		@ link register save eliminated.
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 88


 3058 0000 80B4     		push	{r7}
 3059              		.cfi_def_cfa_offset 4
 3060              		.cfi_offset 7, -4
 3061 0002 87B0     		sub	sp, sp, #28
 3062              		.cfi_def_cfa_offset 32
 3063 0004 00AF     		add	r7, sp, #0
 3064              		.cfi_def_cfa_register 7
1880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */
1881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      SYSCLK = PLL_VCO / PLLR
1884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    */
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 3065              		.loc 1 1885 15
 3066 0006 2D4B     		ldr	r3, .L212
 3067 0008 DB68     		ldr	r3, [r3, #12]
 3068              		.loc 1 1885 13
 3069 000a 03F00303 		and	r3, r3, #3
 3070 000e FB60     		str	r3, [r7, #12]
1886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   switch (pllsource)
 3071              		.loc 1 1887 3
 3072 0010 FB68     		ldr	r3, [r7, #12]
 3073 0012 032B     		cmp	r3, #3
 3074 0014 0BD0     		beq	.L205
 3075 0016 FB68     		ldr	r3, [r7, #12]
 3076 0018 032B     		cmp	r3, #3
 3077 001a 25D8     		bhi	.L206
 3078 001c FB68     		ldr	r3, [r7, #12]
 3079 001e 012B     		cmp	r3, #1
 3080 0020 08D0     		beq	.L207
 3081 0022 FB68     		ldr	r3, [r7, #12]
 3082 0024 022B     		cmp	r3, #2
 3083 0026 1FD1     		bne	.L206
1888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = HSI_VALUE;
 3084              		.loc 1 1890 12
 3085 0028 254B     		ldr	r3, .L212+4
 3086 002a 3B61     		str	r3, [r7, #16]
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     break;
 3087              		.loc 1 1891 5
 3088 002c 1FE0     		b	.L208
 3089              	.L205:
1892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = HSE_VALUE;
 3090              		.loc 1 1894 12
 3091 002e 254B     		ldr	r3, .L212+8
 3092 0030 3B61     		str	r3, [r7, #16]
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     break;
 3093              		.loc 1 1895 5
 3094 0032 1CE0     		b	.L208
 3095              	.L207:
1896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get MSI range source */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 89


1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 3096              		.loc 1 1899 8
 3097 0034 214B     		ldr	r3, .L212
 3098 0036 1B68     		ldr	r3, [r3]
 3099 0038 03F00803 		and	r3, r3, #8
 3100              		.loc 1 1899 7
 3101 003c 002B     		cmp	r3, #0
 3102 003e 07D1     		bne	.L209
1900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
1901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 3103              		.loc 1 1901 18
 3104 0040 1E4B     		ldr	r3, .L212
 3105 0042 D3F89430 		ldr	r3, [r3, #148]
 3106              		.loc 1 1901 56
 3107 0046 1B0A     		lsrs	r3, r3, #8
 3108              		.loc 1 1901 16
 3109 0048 03F00F03 		and	r3, r3, #15
 3110 004c 7B61     		str	r3, [r7, #20]
 3111 004e 05E0     		b	.L210
 3112              	.L209:
1902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSIRANGE from RCC_CR applies */
1905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 3113              		.loc 1 1905 18
 3114 0050 1A4B     		ldr	r3, .L212
 3115 0052 1B68     		ldr	r3, [r3]
 3116              		.loc 1 1905 53
 3117 0054 1B09     		lsrs	r3, r3, #4
 3118              		.loc 1 1905 16
 3119 0056 03F00F03 		and	r3, r3, #15
 3120 005a 7B61     		str	r3, [r7, #20]
 3121              	.L210:
1906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /*MSI frequency range in HZ*/
1908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = MSIRangeTable[msirange];
 3122              		.loc 1 1908 12
 3123 005c 1A4A     		ldr	r2, .L212+12
 3124 005e 7B69     		ldr	r3, [r7, #20]
 3125 0060 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3126 0064 3B61     		str	r3, [r7, #16]
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     break;
 3127              		.loc 1 1909 5
 3128 0066 02E0     		b	.L208
 3129              	.L206:
1910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   default:
1911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* unexpected */
1912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = 0;
 3130              		.loc 1 1912 12
 3131 0068 0023     		movs	r3, #0
 3132 006a 3B61     		str	r3, [r7, #16]
1913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     break;
 3133              		.loc 1 1913 5
 3134 006c 00BF     		nop
 3135              	.L208:
1914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 90


 3136              		.loc 1 1915 11
 3137 006e 134B     		ldr	r3, .L212
 3138 0070 DB68     		ldr	r3, [r3, #12]
 3139              		.loc 1 1915 52
 3140 0072 1B09     		lsrs	r3, r3, #4
 3141 0074 03F00F03 		and	r3, r3, #15
 3142              		.loc 1 1915 8
 3143 0078 0133     		adds	r3, r3, #1
 3144 007a BB60     		str	r3, [r7, #8]
1916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 3145              		.loc 1 1916 23
 3146 007c 0F4B     		ldr	r3, .L212
 3147 007e DB68     		ldr	r3, [r3, #12]
 3148              		.loc 1 1916 64
 3149 0080 1B0A     		lsrs	r3, r3, #8
 3150 0082 03F07F03 		and	r3, r3, #127
 3151              		.loc 1 1916 20
 3152 0086 3A69     		ldr	r2, [r7, #16]
 3153 0088 03FB02F2 		mul	r2, r3, r2
 3154              		.loc 1 1916 10
 3155 008c BB68     		ldr	r3, [r7, #8]
 3156 008e B2FBF3F3 		udiv	r3, r2, r3
 3157 0092 3B61     		str	r3, [r7, #16]
1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 3158              		.loc 1 1917 12
 3159 0094 094B     		ldr	r3, .L212
 3160 0096 DB68     		ldr	r3, [r3, #12]
 3161              		.loc 1 1917 53
 3162 0098 5B0E     		lsrs	r3, r3, #25
 3163 009a 03F00303 		and	r3, r3, #3
 3164              		.loc 1 1917 78
 3165 009e 0133     		adds	r3, r3, #1
 3166              		.loc 1 1917 8
 3167 00a0 5B00     		lsls	r3, r3, #1
 3168 00a2 7B60     		str	r3, [r7, #4]
1918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclockfreq = pllvco / pllr;
 3169              		.loc 1 1918 16
 3170 00a4 3A69     		ldr	r2, [r7, #16]
 3171 00a6 7B68     		ldr	r3, [r7, #4]
 3172 00a8 B2FBF3F3 		udiv	r3, r2, r3
 3173 00ac 3B60     		str	r3, [r7]
1919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return sysclockfreq;
 3174              		.loc 1 1920 10
 3175 00ae 3B68     		ldr	r3, [r7]
1921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 3176              		.loc 1 1921 1
 3177 00b0 1846     		mov	r0, r3
 3178 00b2 1C37     		adds	r7, r7, #28
 3179              		.cfi_def_cfa_offset 4
 3180 00b4 BD46     		mov	sp, r7
 3181              		.cfi_def_cfa_register 13
 3182              		@ sp needed
 3183 00b6 5DF8047B 		ldr	r7, [sp], #4
 3184              		.cfi_restore 7
 3185              		.cfi_def_cfa_offset 0
 3186 00ba 7047     		bx	lr
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 91


 3187              	.L213:
 3188              		.align	2
 3189              	.L212:
 3190 00bc 00100240 		.word	1073876992
 3191 00c0 0024F400 		.word	16000000
 3192 00c4 00127A00 		.word	8000000
 3193 00c8 00000000 		.word	MSIRangeTable
 3194              		.cfi_endproc
 3195              	.LFE147:
 3197              		.text
 3198              	.Letext0:
 3199              		.file 2 "/Users/lawrencestanton/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-
 3200              		.file 3 "/Users/lawrencestanton/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-
 3201              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 3202              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 3203              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 3204              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3205              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 3206              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 3207              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 92


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc.c
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:20     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:225    .text.HAL_RCC_DeInit:0000000000000130 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:234    .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:240    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2914   .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 RCC_SetFlashLatencyFromMSIRange
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2042   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:623    .text.HAL_RCC_OscConfig:0000000000000270 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:629    .text.HAL_RCC_OscConfig:0000000000000280 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1029   .text.HAL_RCC_OscConfig:0000000000000504 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1033   .text.HAL_RCC_OscConfig:000000000000050c $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1429   .text.HAL_RCC_OscConfig:0000000000000784 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1433   .text.HAL_RCC_OscConfig:000000000000078c $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1542   .text.HAL_RCC_OscConfig:000000000000082c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1548   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1554   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:3051   .text.RCC_GetSysClockFreqFromPLLSource:0000000000000000 RCC_GetSysClockFreqFromPLLSource
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1944   .text.HAL_RCC_ClockConfig:000000000000025c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1954   .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:1960   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2031   .text.HAL_RCC_MCOConfig:0000000000000064 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2036   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2237   .text.HAL_RCC_GetSysClockFreq:0000000000000108 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2245   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2251   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2278   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2283   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2289   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2323   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2329   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2335   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2369   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2375   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2381   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2653   .text.HAL_RCC_GetOscConfig:0000000000000190 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2658   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2664   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2735   .text.HAL_RCC_GetClockConfig:000000000000005c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2741   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2747   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2777   .text.HAL_RCC_EnableCSS:000000000000001c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2782   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2788   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2831   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2820   .text.HAL_RCC_NMI_IRQHandler:0000000000000024 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2825   .text.HAL_RCC_CSSCallback:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2856   .text.HAL_RCC_GetResetSource:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2862   .text.HAL_RCC_GetResetSource:0000000000000000 HAL_RCC_GetResetSource
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2904   .text.HAL_RCC_GetResetSource:0000000000000030 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:2909   .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:3040   .text.RCC_SetFlashLatencyFromMSIRange:00000000000000ac $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:3046   .text.RCC_GetSysClockFreqFromPLLSource:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s:3190   .text.RCC_GetSysClockFreqFromPLLSource:00000000000000bc $d

UNDEFINED SYMBOLS
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//cc8at3pM.s 			page 93


HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
HAL_GPIO_Init
MSIRangeTable
APBPrescTable
HAL_PWREx_GetVoltageRange
