// Seed: 1728971331
module module_0 ();
  wire id_2;
  reg  id_3;
  always id_3 = #1 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  logic id_4,
    input  wire  id_5,
    input  tri   id_6,
    output tri0  id_7,
    output logic id_8
);
  initial begin
    id_8 <= id_4;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  assign id_1 = 1'b0;
  module_0();
endmodule
