/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.27
Hash     : 8483c76
Date     : Jan 26 2024
Type     : Engineering
Log Time   : Mon Jan 29 13:54:04 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 10

#Path 1
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[295][1].D[0] (dffre at (47,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067380 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2732792 L1 length:1 (47,2,0)-> (47,2,0))                0.061     0.959
| (CHANX:2074235 L1 length:1 (47,2,0)-> (47,2,0))                0.061     1.020
| (IPIN:312370 side: (TOP,) (47,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.131     1.252
mem[295][1].D[0] (dffre at (47,2))                               0.000     1.252
data arrival time                                                          1.252

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[295][1].C[0] (dffre at (47,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.252
--------------------------------------------------------------------------------
slack (MET)                                                                0.501


#Path 2
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[279][5].D[0] (dffre at (43,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067276 L4 length:4 (43,1,0)-> (46,1,0))                0.119     0.898
| (CHANY:2715004 L1 length:1 (43,2,0)-> (43,2,0))                0.061     0.959
| (IPIN:311569 side: (RIGHT,) (43,2,0)0))                        0.101     1.060
| (intra 'clb' routing)                                          0.210     1.270
mem[279][5].D[0] (dffre at (43,2))                               0.000     1.270
data arrival time                                                          1.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[279][5].C[0] (dffre at (43,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.270
--------------------------------------------------------------------------------
slack (MET)                                                                0.519


#Path 3
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[343][3].D[0] (dffre at (41,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067213 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2706154 L4 length:4 (41,2,0)-> (41,5,0))                0.119     1.017
| (IPIN:355202 side: (RIGHT,) (41,4,0)0))                        0.101     1.118
| (intra 'clb' routing)                                          0.167     1.285
mem[343][3].D[0] (dffre at (41,4))                               0.000     1.285
data arrival time                                                          1.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[343][3].C[0] (dffre at (41,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.534


#Path 4
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[311][3].D[0] (dffre at (48,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067388 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2737260 L1 length:1 (48,2,0)-> (48,2,0))                0.061     0.959
| (CHANX:2074319 L1 length:1 (48,2,0)-> (48,2,0))                0.061     1.020
| (IPIN:312531 side: (TOP,) (48,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.165     1.286
mem[311][3].D[0] (dffre at (48,2))                               0.000     1.286
data arrival time                                                          1.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[311][3].C[0] (dffre at (48,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.286
--------------------------------------------------------------------------------
slack (MET)                                                                0.535


#Path 5
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[279][3].D[0] (dffre at (43,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067213 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2715006 L1 length:1 (43,2,0)-> (43,2,0))                0.061     0.959
| (CHANX:2073985 L1 length:1 (43,2,0)-> (43,2,0))                0.061     1.020
| (IPIN:311559 side: (TOP,) (43,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.165     1.286
mem[279][3].D[0] (dffre at (43,2))                               0.000     1.286
data arrival time                                                          1.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[279][3].C[0] (dffre at (43,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.286
--------------------------------------------------------------------------------
slack (MET)                                                                0.535


#Path 6
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[295][3].D[0] (dffre at (47,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067388 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2732816 L1 length:1 (47,2,0)-> (47,2,0))                0.061     0.959
| (CHANX:2074259 L1 length:1 (47,2,0)-> (47,2,0))                0.061     1.020
| (IPIN:312382 side: (TOP,) (47,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.165     1.286
mem[295][3].D[0] (dffre at (47,2))                               0.000     1.286
data arrival time                                                          1.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[295][3].C[0] (dffre at (47,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.286
--------------------------------------------------------------------------------
slack (MET)                                                                0.535


#Path 7
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[81][1].D[0] (dffre at (49,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067380 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2732792 L1 length:1 (47,2,0)-> (47,2,0))                0.061     0.959
| (CHANX:2074348 L4 length:4 (48,2,0)-> (51,2,0))                0.119     1.078
| (IPIN:312670 side: (TOP,) (49,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[81][1].D[0] (dffre at (49,2))                                0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[81][1].C[0] (dffre at (49,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 8
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[311][1].D[0] (dffre at (48,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067380 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2732792 L1 length:1 (47,2,0)-> (47,2,0))                0.061     0.959
| (CHANX:2074348 L4 length:4 (48,2,0)-> (51,2,0))                0.119     1.078
| (IPIN:312518 side: (TOP,) (48,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[311][1].D[0] (dffre at (48,2))                               0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[311][1].C[0] (dffre at (48,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 9
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][2].D[0] (dffre at (52,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074476 L4 length:4 (50,2,0)-> (53,2,0))                0.119     1.078
| (IPIN:313854 side: (TOP,) (52,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[25][2].D[0] (dffre at (52,2))                                0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[25][2].C[0] (dffre at (52,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 10
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[303][1].D[0] (dffre at (44,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087465 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355471 side: (TOP,) (44,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[303][1].D[0] (dffre at (44,4))                               0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[303][1].C[0] (dffre at (44,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 11
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[65][1].D[0] (dffre at (51,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067380 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2732792 L1 length:1 (47,2,0)-> (47,2,0))                0.061     0.959
| (CHANX:2074348 L4 length:4 (48,2,0)-> (51,2,0))                0.119     1.078
| (IPIN:313704 side: (TOP,) (51,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[65][1].D[0] (dffre at (51,2))                                0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[65][1].C[0] (dffre at (51,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 12
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[319][1].D[0] (dffre at (45,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080711 L4 length:4 (45,3,0)-> (42,3,0))                0.119     1.078
| (IPIN:336879 side: (TOP,) (45,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[319][1].D[0] (dffre at (45,3))                               0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[319][1].C[0] (dffre at (45,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 13
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[310][0].D[0] (dffre at (49,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080954 L4 length:4 (46,3,0)-> (49,3,0))                0.119     1.078
| (IPIN:337335 side: (TOP,) (49,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[310][0].D[0] (dffre at (49,3))                               0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[310][0].C[0] (dffre at (49,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 14
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[9][2].D[0] (dffre at (52,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074476 L4 length:4 (50,2,0)-> (53,2,0))                0.119     1.078
| (IPIN:313854 side: (TOP,) (52,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.131     1.310
mem[9][2].D[0] (dffre at (52,2))                                 0.000     1.310
data arrival time                                                          1.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[9][2].C[0] (dffre at (52,2))                                 0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.310
--------------------------------------------------------------------------------
slack (MET)                                                                0.559


#Path 15
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[319][6].D[0] (dffre at (45,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2723934 L4 length:4 (45,2,0)-> (45,5,0))                0.119     1.017
| (IPIN:336908 side: (RIGHT,) (45,3,0)0))                        0.101     1.118
| (intra 'clb' routing)                                          0.210     1.328
mem[319][6].D[0] (dffre at (45,3))                               0.000     1.328
data arrival time                                                          1.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[319][6].C[0] (dffre at (45,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.328
--------------------------------------------------------------------------------
slack (MET)                                                                0.577


#Path 16
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[303][6].D[0] (dffre at (44,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2719488 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (IPIN:355500 side: (RIGHT,) (44,4,0)0))                        0.101     1.118
| (intra 'clb' routing)                                          0.210     1.328
mem[303][6].D[0] (dffre at (44,4))                               0.000     1.328
data arrival time                                                          1.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[303][6].C[0] (dffre at (44,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.328
--------------------------------------------------------------------------------
slack (MET)                                                                0.577


#Path 17
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[81][2].D[0] (dffre at (49,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074363 L1 length:1 (49,2,0)-> (49,2,0))                0.061     1.020
| (IPIN:312688 side: (TOP,) (49,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.210     1.331
mem[81][2].D[0] (dffre at (49,2))                                0.000     1.331
data arrival time                                                          1.331

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[81][2].C[0] (dffre at (49,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.331
--------------------------------------------------------------------------------
slack (MET)                                                                0.580


#Path 18
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[311][2].D[0] (dffre at (48,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2737238 L1 length:1 (48,2,0)-> (48,2,0))                0.061     0.959
| (CHANX:2074297 L1 length:1 (48,2,0)-> (48,2,0))                0.061     1.020
| (IPIN:312520 side: (TOP,) (48,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.221     1.341
mem[311][2].D[0] (dffre at (48,2))                               0.000     1.341
data arrival time                                                          1.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[311][2].C[0] (dffre at (48,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.341
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 19
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[295][2].D[0] (dffre at (47,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2732788 L1 length:1 (47,2,0)-> (47,2,0))                0.061     0.959
| (CHANX:2074231 L1 length:1 (47,2,0)-> (47,2,0))                0.061     1.020
| (IPIN:312368 side: (TOP,) (47,2,0)0))                          0.101     1.121
| (intra 'clb' routing)                                          0.221     1.341
mem[295][2].D[0] (dffre at (47,2))                               0.000     1.341
data arrival time                                                          1.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[295][2].C[0] (dffre at (47,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.341
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 20
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[65][3].D[0] (dffre at (51,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067388 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2737260 L1 length:1 (48,2,0)-> (48,2,0))                0.061     0.959
| (CHANX:2074392 L4 length:4 (49,2,0)-> (52,2,0))                0.119     1.078
| (IPIN:313719 side: (TOP,) (51,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.165     1.344
mem[65][3].D[0] (dffre at (51,2))                                0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[65][3].C[0] (dffre at (51,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 21
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[303][0].D[0] (dffre at (47,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080954 L4 length:4 (46,3,0)-> (49,3,0))                0.119     1.078
| (IPIN:337047 side: (TOP,) (47,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.165     1.344
mem[303][0].D[0] (dffre at (47,3))                               0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[303][0].C[0] (dffre at (47,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 22
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[319][0].D[0] (dffre at (47,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080954 L4 length:4 (46,3,0)-> (49,3,0))                0.119     1.078
| (IPIN:337047 side: (TOP,) (47,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.165     1.344
mem[319][0].D[0] (dffre at (47,3))                               0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[319][0].C[0] (dffre at (47,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 23
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[327][3].D[0] (dffre at (41,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067213 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2706154 L4 length:4 (41,2,0)-> (41,5,0))                0.119     1.017
| (CHANX:2080601 L1 length:1 (41,3,0)-> (41,3,0))                0.061     1.078
| (IPIN:336440 side: (TOP,) (41,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.165     1.344
mem[327][3].D[0] (dffre at (41,3))                               0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[327][3].C[0] (dffre at (41,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 24
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[295][0].D[0] (dffre at (47,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080954 L4 length:4 (46,3,0)-> (49,3,0))                0.119     1.078
| (IPIN:337047 side: (TOP,) (47,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.165     1.344
mem[295][0].D[0] (dffre at (47,3))                               0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[295][0].C[0] (dffre at (47,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 25
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[311][0].D[0] (dffre at (47,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080954 L4 length:4 (46,3,0)-> (49,3,0))                0.119     1.078
| (IPIN:337047 side: (TOP,) (47,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.165     1.344
mem[311][0].D[0] (dffre at (47,3))                               0.000     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[311][0].C[0] (dffre at (47,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                0.593


#Path 26
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[105][2].D[0] (dffre at (53,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074476 L4 length:4 (50,2,0)-> (53,2,0))                0.119     1.078
| (IPIN:314014 side: (TOP,) (53,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[105][2].D[0] (dffre at (53,2))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[105][2].C[0] (dffre at (53,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 27
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[121][2].D[0] (dffre at (53,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074476 L4 length:4 (50,2,0)-> (53,2,0))                0.119     1.078
| (IPIN:314014 side: (TOP,) (53,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[121][2].D[0] (dffre at (53,2))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[121][2].C[0] (dffre at (53,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 28
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[384][5].D[0] (dffre at (39,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2073719 L1 length:1 (39,2,0)-> (39,2,0))                0.061     1.078
| (IPIN:310204 side: (TOP,) (39,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[384][5].D[0] (dffre at (39,2))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[384][5].C[0] (dffre at (39,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 29
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[366][1].D[0] (dffre at (49,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087720 L4 length:4 (46,4,0)-> (49,4,0))                0.119     1.078
| (IPIN:356085 side: (TOP,) (49,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[366][1].D[0] (dffre at (49,4))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[366][1].C[0] (dffre at (49,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 30
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[383][0].D[0] (dffre at (45,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087453 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355621 side: (TOP,) (45,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[383][0].D[0] (dffre at (45,4))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[383][0].C[0] (dffre at (45,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 31
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[367][0].D[0] (dffre at (45,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087453 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355621 side: (TOP,) (45,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[367][0].D[0] (dffre at (45,4))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[367][0].C[0] (dffre at (45,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 32
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[382][1].D[0] (dffre at (49,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087720 L4 length:4 (46,4,0)-> (49,4,0))                0.119     1.078
| (IPIN:356085 side: (TOP,) (49,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[382][1].D[0] (dffre at (49,4))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[382][1].C[0] (dffre at (49,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 33
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[464][5].D[0] (dffre at (40,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2080536 L1 length:1 (40,3,0)-> (40,3,0))                0.061     1.078
| (IPIN:336273 side: (TOP,) (40,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[464][5].D[0] (dffre at (40,3))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[464][5].C[0] (dffre at (40,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 34
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[342][3].D[0] (dffre at (47,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067388 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANX:2067502 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.959
| (CHANY:2732826 L4 length:4 (47,2,0)-> (47,5,0))                0.119     1.078
| (IPIN:355806 side: (RIGHT,) (47,4,0)0))                        0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[342][3].D[0] (dffre at (47,4))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[342][3].C[0] (dffre at (47,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 35
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[400][5].D[0] (dffre at (39,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2073719 L1 length:1 (39,2,0)-> (39,2,0))                0.061     1.078
| (IPIN:310204 side: (TOP,) (39,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[400][5].D[0] (dffre at (39,2))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[400][5].C[0] (dffre at (39,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 36
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[448][5].D[0] (dffre at (40,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2080536 L1 length:1 (40,3,0)-> (40,3,0))                0.061     1.078
| (IPIN:336273 side: (TOP,) (40,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.167     1.346
mem[448][5].D[0] (dffre at (40,3))                               0.000     1.346
data arrival time                                                          1.346

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[448][5].C[0] (dffre at (40,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.346
--------------------------------------------------------------------------------
slack (MET)                                                                0.595


#Path 37
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[319][2].D[0] (dffre at (45,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANY:2728388 L4 length:4 (46,2,0)-> (46,5,0))                0.119     1.017
| (CHANX:2080775 L4 length:4 (46,3,0)-> (43,3,0))                0.119     1.136
| (IPIN:336880 side: (TOP,) (45,3,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.131     1.368
mem[319][2].D[0] (dffre at (45,3))                               0.000     1.368
data arrival time                                                          1.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[319][2].C[0] (dffre at (45,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.368
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 38
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[456][6].D[0] (dffre at (40,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANX:2080577 L4 length:4 (43,3,0)-> (40,3,0))                0.119     1.136
| (IPIN:336282 side: (TOP,) (40,3,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.131     1.368
mem[456][6].D[0] (dffre at (40,3))                               0.000     1.368
data arrival time                                                          1.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[456][6].C[0] (dffre at (40,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.368
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 39
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[472][6].D[0] (dffre at (40,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANX:2080577 L4 length:4 (43,3,0)-> (40,3,0))                0.119     1.136
| (IPIN:336282 side: (TOP,) (40,3,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.131     1.368
mem[472][6].D[0] (dffre at (40,3))                               0.000     1.368
data arrival time                                                          1.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[472][6].C[0] (dffre at (40,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.368
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 40
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[335][0].D[0] (dffre at (41,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067209 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2719504 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094163 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:376814 side: (TOP,) (41,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.131     1.368
mem[335][0].D[0] (dffre at (41,5))                               0.000     1.368
data arrival time                                                          1.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[335][0].C[0] (dffre at (41,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.368
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 41
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[351][0].D[0] (dffre at (41,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067209 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2719504 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094163 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:376814 side: (TOP,) (41,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.131     1.368
mem[351][0].D[0] (dffre at (41,5))                               0.000     1.368
data arrival time                                                          1.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[351][0].C[0] (dffre at (41,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.368
--------------------------------------------------------------------------------
slack (MET)                                                                0.617


#Path 42
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[9][4].D[0] (dffre at (52,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANX:2074412 L4 length:4 (49,2,0)-> (52,2,0))                0.119     1.139
| (IPIN:313855 side: (TOP,) (52,2,0)0))                          0.101     1.240
| (intra 'clb' routing)                                          0.131     1.371
mem[9][4].D[0] (dffre at (52,2))                                 0.000     1.371
data arrival time                                                          1.371

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[9][4].C[0] (dffre at (52,2))                                 0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.371
--------------------------------------------------------------------------------
slack (MET)                                                                0.620


#Path 43
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[342][0].D[0] (dffre at (47,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067368 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723936 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087708 L4 length:4 (46,4,0)-> (49,4,0))                0.119     1.078
| (CHANY:2732943 L1 length:1 (47,4,0)-> (47,4,0))                0.061     1.139
| (IPIN:355813 side: (RIGHT,) (47,4,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.131     1.371
mem[342][0].D[0] (dffre at (47,4))                               0.000     1.371
data arrival time                                                          1.371

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[342][0].C[0] (dffre at (47,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.371
--------------------------------------------------------------------------------
slack (MET)                                                                0.620


#Path 44
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[81][3].D[0] (dffre at (49,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067388 L4 length:4 (45,1,0)-> (48,1,0))                0.119     0.898
| (CHANY:2737260 L1 length:1 (48,2,0)-> (48,2,0))                0.061     0.959
| (CHANX:2074392 L4 length:4 (49,2,0)-> (52,2,0))                0.119     1.078
| (CHANY:2741697 L1 length:1 (49,2,0)-> (49,2,0))                0.061     1.139
| (IPIN:312719 side: (RIGHT,) (49,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.131     1.371
mem[81][3].D[0] (dffre at (49,2))                                0.000     1.371
data arrival time                                                          1.371

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[81][3].C[0] (dffre at (49,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.371
--------------------------------------------------------------------------------
slack (MET)                                                                0.620


#Path 45
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[472][5].D[0] (dffre at (40,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2080536 L1 length:1 (40,3,0)-> (40,3,0))                0.061     1.078
| (IPIN:336273 side: (TOP,) (40,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[472][5].D[0] (dffre at (40,3))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[472][5].C[0] (dffre at (40,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 46
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[375][1].D[0] (dffre at (45,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087465 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355629 side: (TOP,) (45,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[375][1].D[0] (dffre at (45,4))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[375][1].C[0] (dffre at (45,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 47
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[367][1].D[0] (dffre at (45,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087465 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355629 side: (TOP,) (45,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[367][1].D[0] (dffre at (45,4))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[367][1].C[0] (dffre at (45,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 48
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[359][1].D[0] (dffre at (45,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087465 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355629 side: (TOP,) (45,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[359][1].D[0] (dffre at (45,4))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[359][1].C[0] (dffre at (45,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 49
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[408][5].D[0] (dffre at (39,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2073719 L1 length:1 (39,2,0)-> (39,2,0))                0.061     1.078
| (IPIN:310204 side: (TOP,) (39,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[408][5].D[0] (dffre at (39,2))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[408][5].C[0] (dffre at (39,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 50
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[65][2].D[0] (dffre at (51,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2746164 L4 length:4 (50,2,0)-> (50,5,0))                0.119     1.017
| (CHANX:2074484 L1 length:1 (51,2,0)-> (51,2,0))                0.061     1.078
| (IPIN:313701 side: (TOP,) (51,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[65][2].D[0] (dffre at (51,2))                                0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[65][2].C[0] (dffre at (51,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 51
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[383][1].D[0] (dffre at (45,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2087465 L4 length:4 (45,4,0)-> (42,4,0))                0.119     1.078
| (IPIN:355629 side: (TOP,) (45,4,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[383][1].D[0] (dffre at (45,4))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[383][1].C[0] (dffre at (45,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 52
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[456][5].D[0] (dffre at (40,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2080536 L1 length:1 (40,3,0)-> (40,3,0))                0.061     1.078
| (IPIN:336273 side: (TOP,) (40,3,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[456][5].D[0] (dffre at (40,3))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[456][5].C[0] (dffre at (40,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 53
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[392][5].D[0] (dffre at (39,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2073719 L1 length:1 (39,2,0)-> (39,2,0))                0.061     1.078
| (IPIN:310204 side: (TOP,) (39,2,0)0))                          0.101     1.179
| (intra 'clb' routing)                                          0.221     1.399
mem[392][5].D[0] (dffre at (39,2))                               0.000     1.399
data arrival time                                                          1.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[392][5].C[0] (dffre at (39,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.399
--------------------------------------------------------------------------------
slack (MET)                                                                0.648


#Path 54
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[334][6].D[0] (dffre at (48,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2723934 L4 length:4 (45,2,0)-> (45,5,0))                0.119     1.017
| (CHANX:2087702 L4 length:4 (46,4,0)-> (49,4,0))                0.119     1.136
| (IPIN:355937 side: (TOP,) (48,4,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.165     1.402
mem[334][6].D[0] (dffre at (48,4))                               0.000     1.402
data arrival time                                                          1.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[334][6].C[0] (dffre at (48,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.402
--------------------------------------------------------------------------------
slack (MET)                                                                0.651


#Path 55
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[488][5].D[0] (dffre at (37,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2093837 L4 length:4 (39,5,0)-> (36,5,0))                0.119     1.136
| (IPIN:375995 side: (TOP,) (37,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.165     1.402
mem[488][5].D[0] (dffre at (37,5))                               0.000     1.402
data arrival time                                                          1.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[488][5].C[0] (dffre at (37,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.402
--------------------------------------------------------------------------------
slack (MET)                                                                0.651


#Path 56
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[504][5].D[0] (dffre at (37,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2093837 L4 length:4 (39,5,0)-> (36,5,0))                0.119     1.136
| (IPIN:375995 side: (TOP,) (37,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.165     1.402
mem[504][5].D[0] (dffre at (37,5))                               0.000     1.402
data arrival time                                                          1.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[504][5].C[0] (dffre at (37,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.402
--------------------------------------------------------------------------------
slack (MET)                                                                0.651


#Path 57
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[327][0].D[0] (dffre at (41,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067209 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2719504 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094163 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:376814 side: (TOP,) (41,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.167     1.404
mem[327][0].D[0] (dffre at (41,5))                               0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[327][0].C[0] (dffre at (41,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.404
--------------------------------------------------------------------------------
slack (MET)                                                                0.653


#Path 58
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[271][6].D[0] (dffre at (43,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANY:2715234 L4 length:4 (43,5,0)-> (43,8,0))                0.119     1.136
| (IPIN:377871 side: (RIGHT,) (43,5,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.167     1.404
mem[271][6].D[0] (dffre at (43,5))                               0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[271][6].C[0] (dffre at (43,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.404
--------------------------------------------------------------------------------
slack (MET)                                                                0.653


#Path 59
Startpoint: write_data[0].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[343][0].D[0] (dffre at (41,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[0].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128186 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067209 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2719504 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094163 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:376814 side: (TOP,) (41,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.167     1.404
mem[343][0].D[0] (dffre at (41,5))                               0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[343][0].C[0] (dffre at (41,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.404
--------------------------------------------------------------------------------
slack (MET)                                                                0.653


#Path 60
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[334][2].D[0] (dffre at (48,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANY:2728388 L4 length:4 (46,2,0)-> (46,5,0))                0.119     1.017
| (CHANX:2087784 L4 length:4 (47,4,0)-> (50,4,0))                0.119     1.136
| (IPIN:355924 side: (TOP,) (48,4,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.167     1.404
mem[334][2].D[0] (dffre at (48,4))                               0.000     1.404
data arrival time                                                          1.404

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[334][2].C[0] (dffre at (48,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.404
--------------------------------------------------------------------------------
slack (MET)                                                                0.653


#Path 61
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[73][2].D[0] (dffre at (51,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074476 L4 length:4 (50,2,0)-> (53,2,0))                0.119     1.078
| (CHANY:2750654 L1 length:1 (51,3,0)-> (51,3,0))                0.061     1.139
| (IPIN:337528 side: (RIGHT,) (51,3,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.165     1.405
mem[73][2].D[0] (dffre at (51,3))                                0.000     1.405
data arrival time                                                          1.405

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[73][2].C[0] (dffre at (51,3))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.405
--------------------------------------------------------------------------------
slack (MET)                                                                0.654


#Path 62
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[168][5].D[0] (dffre at (39,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANY:2697402 L1 length:1 (39,5,0)-> (39,5,0))                0.061     1.078
| (CHANX:2093981 L1 length:1 (39,5,0)-> (39,5,0))                0.061     1.139
| (IPIN:376509 side: (TOP,) (39,5,0)0))                          0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[168][5].D[0] (dffre at (39,5))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[168][5].C[0] (dffre at (39,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 63
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[319][5].D[0] (dffre at (45,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067260 L4 length:4 (43,1,0)-> (46,1,0))                0.119     0.898
| (CHANX:2067374 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.959
| (CHANY:2723930 L4 length:4 (45,2,0)-> (45,5,0))                0.119     1.078
| (CHANY:2723974 L1 length:1 (45,3,0)-> (45,3,0))                0.061     1.139
| (IPIN:336912 side: (RIGHT,) (45,3,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[319][5].D[0] (dffre at (45,3))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[319][5].C[0] (dffre at (45,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 64
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[184][5].D[0] (dffre at (39,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANY:2697402 L1 length:1 (39,5,0)-> (39,5,0))                0.061     1.078
| (CHANX:2093981 L1 length:1 (39,5,0)-> (39,5,0))                0.061     1.139
| (IPIN:376509 side: (TOP,) (39,5,0)0))                          0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[184][5].D[0] (dffre at (39,5))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[184][5].C[0] (dffre at (39,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 65
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[350][4].D[0] (dffre at (47,6) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANY:2732906 L4 length:4 (47,3,0)-> (47,6,0))                0.119     1.139
| (IPIN:403363 side: (RIGHT,) (47,6,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[350][4].D[0] (dffre at (47,6))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[350][4].C[0] (dffre at (47,6))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 66
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[81][4].D[0] (dffre at (49,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANY:2741663 L4 length:2 (49,2,0)-> (49,1,0))                0.119     1.139
| (IPIN:312701 side: (RIGHT,) (49,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[81][4].D[0] (dffre at (49,2))                                0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[81][4].C[0] (dffre at (49,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 67
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[294][4].D[0] (dffre at (48,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANY:2737356 L4 length:4 (48,3,0)-> (48,6,0))                0.119     1.139
| (IPIN:337213 side: (RIGHT,) (48,3,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[294][4].D[0] (dffre at (48,3))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[294][4].C[0] (dffre at (48,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 68
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[311][4].D[0] (dffre at (48,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANY:2737207 L4 length:2 (48,2,0)-> (48,1,0))                0.119     1.139
| (IPIN:312546 side: (RIGHT,) (48,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[311][4].D[0] (dffre at (48,2))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[311][4].C[0] (dffre at (48,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 69
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[295][4].D[0] (dffre at (47,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANY:2732751 L4 length:2 (47,2,0)-> (47,1,0))                0.119     1.139
| (IPIN:312399 side: (RIGHT,) (47,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.167     1.407
mem[295][4].D[0] (dffre at (47,2))                               0.000     1.407
data arrival time                                                          1.407

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[295][4].C[0] (dffre at (47,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.407
--------------------------------------------------------------------------------
slack (MET)                                                                0.656


#Path 70
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[384][4].D[0] (dffre at (40,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067329 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANX:2067133 L4 length:4 (44,1,0)-> (41,1,0))                0.119     1.017
| (CHANY:2701690 L4 length:4 (40,2,0)-> (40,5,0))                0.119     1.136
| (CHANX:2073799 L1 length:1 (40,2,0)-> (40,2,0))                0.061     1.197
| (IPIN:310363 side: (TOP,) (40,2,0)0))                          0.101     1.298
| (intra 'clb' routing)                                          0.131     1.429
mem[384][4].D[0] (dffre at (40,2))                               0.000     1.429
data arrival time                                                          1.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[384][4].C[0] (dffre at (40,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.429
--------------------------------------------------------------------------------
slack (MET)                                                                0.678


#Path 71
Startpoint: write_data[1].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[327][1].D[0] (dffre at (41,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[1].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128168 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067364 L1 length:1 (45,1,0)-> (45,1,0))                0.061     0.840
| (CHANY:2723940 L4 length:4 (45,2,0)-> (45,5,0))                0.119     0.959
| (CHANX:2080711 L4 length:4 (45,3,0)-> (42,3,0))                0.119     1.078
| (CHANX:2080527 L4 length:4 (42,3,0)-> (39,3,0))                0.119     1.197
| (IPIN:336427 side: (TOP,) (41,3,0)0))                          0.101     1.298
| (intra 'clb' routing)                                          0.131     1.429
mem[327][1].D[0] (dffre at (41,3))                               0.000     1.429
data arrival time                                                          1.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[327][1].C[0] (dffre at (41,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.429
--------------------------------------------------------------------------------
slack (MET)                                                                0.678


#Path 72
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[400][4].D[0] (dffre at (40,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067329 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANX:2067133 L4 length:4 (44,1,0)-> (41,1,0))                0.119     1.017
| (CHANY:2701690 L4 length:4 (40,2,0)-> (40,5,0))                0.119     1.136
| (CHANX:2073799 L1 length:1 (40,2,0)-> (40,2,0))                0.061     1.197
| (IPIN:310363 side: (TOP,) (40,2,0)0))                          0.101     1.298
| (intra 'clb' routing)                                          0.131     1.429
mem[400][4].D[0] (dffre at (40,2))                               0.000     1.429
data arrival time                                                          1.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[400][4].C[0] (dffre at (40,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.429
--------------------------------------------------------------------------------
slack (MET)                                                                0.678


#Path 73
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[464][4].D[0] (dffre at (40,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067329 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANX:2067133 L4 length:4 (44,1,0)-> (41,1,0))                0.119     1.017
| (CHANY:2701690 L4 length:4 (40,2,0)-> (40,5,0))                0.119     1.136
| (CHANX:2087307 L1 length:1 (40,4,0)-> (40,4,0))                0.061     1.197
| (IPIN:355028 side: (TOP,) (40,4,0)0))                          0.101     1.298
| (intra 'clb' routing)                                          0.131     1.429
mem[464][4].D[0] (dffre at (40,4))                               0.000     1.429
data arrival time                                                          1.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[464][4].C[0] (dffre at (40,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.429
--------------------------------------------------------------------------------
slack (MET)                                                                0.678


#Path 74
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[448][4].D[0] (dffre at (40,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067329 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANX:2067133 L4 length:4 (44,1,0)-> (41,1,0))                0.119     1.017
| (CHANY:2701690 L4 length:4 (40,2,0)-> (40,5,0))                0.119     1.136
| (CHANX:2087307 L1 length:1 (40,4,0)-> (40,4,0))                0.061     1.197
| (IPIN:355028 side: (TOP,) (40,4,0)0))                          0.101     1.298
| (intra 'clb' routing)                                          0.131     1.429
mem[448][4].D[0] (dffre at (40,4))                               0.000     1.429
data arrival time                                                          1.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[448][4].C[0] (dffre at (40,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.429
--------------------------------------------------------------------------------
slack (MET)                                                                0.678


#Path 75
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[49][2].D[0] (dffre at (53,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067508 L4 length:4 (47,1,0)-> (50,1,0))                0.119     0.898
| (CHANY:2741688 L1 length:1 (49,2,0)-> (49,2,0))                0.061     0.959
| (CHANX:2074476 L4 length:4 (50,2,0)-> (53,2,0))                0.119     1.078
| (CHANY:2759548 L1 length:1 (53,3,0)-> (53,3,0))                0.061     1.139
| (CHANX:2081375 L1 length:1 (53,3,0)-> (53,3,0))                0.061     1.200
| (IPIN:337786 side: (TOP,) (53,3,0)0))                          0.101     1.301
| (intra 'clb' routing)                                          0.131     1.432
mem[49][2].D[0] (dffre at (53,3))                                0.000     1.432
data arrival time                                                          1.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[49][2].C[0] (dffre at (53,3))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.432
--------------------------------------------------------------------------------
slack (MET)                                                                0.681


#Path 76
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[263][6].D[0] (dffre at (43,6) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANY:2715234 L4 length:4 (43,5,0)-> (43,8,0))                0.119     1.136
| (IPIN:402908 side: (RIGHT,) (43,6,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[263][6].D[0] (dffre at (43,6))                               0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[263][6].C[0] (dffre at (43,6))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 77
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[351][2].D[0] (dffre at (43,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANX:2067145 L4 length:4 (44,1,0)-> (41,1,0))                0.119     1.017
| (CHANY:2715056 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.136
| (IPIN:377878 side: (RIGHT,) (43,5,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[351][2].D[0] (dffre at (43,5))                               0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[351][2].C[0] (dffre at (43,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 78
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[351][6].D[0] (dffre at (43,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANY:2715234 L4 length:4 (43,5,0)-> (43,8,0))                0.119     1.136
| (IPIN:377871 side: (RIGHT,) (43,5,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[351][6].D[0] (dffre at (43,5))                               0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[351][6].C[0] (dffre at (43,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 79
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[94][6].D[0] (dffre at (45,7) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2723934 L4 length:4 (45,2,0)-> (45,5,0))                0.119     1.017
| (CHANY:2724118 L4 length:4 (45,5,0)-> (45,8,0))                0.119     1.136
| (IPIN:421957 side: (RIGHT,) (45,7,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[94][6].D[0] (dffre at (45,7))                                0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[94][6].C[0] (dffre at (45,7))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 80
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[78][6].D[0] (dffre at (43,8) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANY:2715234 L4 length:4 (43,5,0)-> (43,8,0))                0.119     1.136
| (IPIN:444176 side: (RIGHT,) (43,8,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[78][6].D[0] (dffre at (43,8))                                0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[78][6].C[0] (dffre at (43,8))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 81
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[279][6].D[0] (dffre at (43,6) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2715042 L4 length:4 (43,2,0)-> (43,5,0))                0.119     1.017
| (CHANY:2715234 L4 length:4 (43,5,0)-> (43,8,0))                0.119     1.136
| (IPIN:402908 side: (RIGHT,) (43,6,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[279][6].D[0] (dffre at (43,6))                               0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[279][6].C[0] (dffre at (43,6))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 82
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[62][6].D[0] (dffre at (45,7) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2723934 L4 length:4 (45,2,0)-> (45,5,0))                0.119     1.017
| (CHANY:2724118 L4 length:4 (45,5,0)-> (45,8,0))                0.119     1.136
| (IPIN:421957 side: (RIGHT,) (45,7,0)0))                        0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[62][6].D[0] (dffre at (45,7))                                0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[62][6].C[0] (dffre at (45,7))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 83
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[496][5].D[0] (dffre at (37,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2093837 L4 length:4 (39,5,0)-> (36,5,0))                0.119     1.136
| (IPIN:375995 side: (TOP,) (37,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[496][5].D[0] (dffre at (37,5))                               0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[496][5].C[0] (dffre at (37,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 84
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[480][5].D[0] (dffre at (37,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067085 L4 length:4 (43,1,0)-> (40,1,0))                0.119     0.898
| (CHANY:2697258 L4 length:4 (39,2,0)-> (39,5,0))                0.119     1.017
| (CHANX:2093837 L4 length:4 (39,5,0)-> (36,5,0))                0.119     1.136
| (IPIN:375995 side: (TOP,) (37,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.210     1.447
mem[480][5].D[0] (dffre at (37,5))                               0.000     1.447
data arrival time                                                          1.447

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[480][5].C[0] (dffre at (37,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.447
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 85
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[334][4].D[0] (dffre at (48,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067489 L1 length:1 (47,1,0)-> (47,1,0))                0.061     0.840
| (CHANY:2728350 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.901
| (CHANX:2074278 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.020
| (CHANY:2737356 L4 length:4 (48,3,0)-> (48,6,0))                0.119     1.139
| (IPIN:355960 side: (RIGHT,) (48,4,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.210     1.450
mem[334][4].D[0] (dffre at (48,4))                               0.000     1.450
data arrival time                                                          1.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[334][4].C[0] (dffre at (48,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 86
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[81][5].D[0] (dffre at (49,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067260 L4 length:4 (43,1,0)-> (46,1,0))                0.119     0.898
| (CHANY:2728364 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.959
| (CHANX:2074264 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.078
| (CHANY:2741701 L1 length:1 (49,2,0)-> (49,2,0))                0.061     1.139
| (IPIN:312705 side: (RIGHT,) (49,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.210     1.450
mem[81][5].D[0] (dffre at (49,2))                                0.000     1.450
data arrival time                                                          1.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[81][5].C[0] (dffre at (49,2))                                0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 87
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[310][5].D[0] (dffre at (49,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067260 L4 length:4 (43,1,0)-> (46,1,0))                0.119     0.898
| (CHANY:2728364 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.959
| (CHANX:2074264 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.078
| (CHANY:2741764 L1 length:1 (49,3,0)-> (49,3,0))                0.061     1.139
| (IPIN:337364 side: (RIGHT,) (49,3,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.210     1.450
mem[310][5].D[0] (dffre at (49,3))                               0.000     1.450
data arrival time                                                          1.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[310][5].C[0] (dffre at (49,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 88
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[311][5].D[0] (dffre at (48,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067260 L4 length:4 (43,1,0)-> (46,1,0))                0.119     0.898
| (CHANY:2728364 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.959
| (CHANX:2074264 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.078
| (CHANY:2737251 L1 length:1 (48,2,0)-> (48,2,0))                0.061     1.139
| (IPIN:312553 side: (RIGHT,) (48,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.210     1.450
mem[311][5].D[0] (dffre at (48,2))                               0.000     1.450
data arrival time                                                          1.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[311][5].C[0] (dffre at (48,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 89
Startpoint: write_data[5].inpad[0] (.input at (43,1) clocked by clk)
Endpoint  : mem[295][5].D[0] (dffre at (47,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[5].inpad[0] (.input at (43,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:122420 side: (TOP,) (43,1,0)0))                          0.000     0.779
| (CHANX:2067260 L4 length:4 (43,1,0)-> (46,1,0))                0.119     0.898
| (CHANY:2728364 L1 length:1 (46,2,0)-> (46,2,0))                0.061     0.959
| (CHANX:2074264 L4 length:4 (47,2,0)-> (50,2,0))                0.119     1.078
| (CHANY:2732801 L1 length:1 (47,2,0)-> (47,2,0))                0.061     1.139
| (IPIN:312401 side: (RIGHT,) (47,2,0)0))                        0.101     1.240
| (intra 'clb' routing)                                          0.210     1.450
mem[295][5].D[0] (dffre at (47,2))                               0.000     1.450
data arrival time                                                          1.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[295][5].C[0] (dffre at (47,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 90
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[342][2].D[0] (dffre at (47,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANY:2728388 L4 length:4 (46,2,0)-> (46,5,0))                0.119     1.017
| (CHANX:2087784 L4 length:4 (47,4,0)-> (50,4,0))                0.119     1.136
| (IPIN:355772 side: (TOP,) (47,4,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[342][2].D[0] (dffre at (47,4))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[342][2].C[0] (dffre at (47,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 91
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[262][2].D[0] (dffre at (48,4) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANY:2728388 L4 length:4 (46,2,0)-> (46,5,0))                0.119     1.017
| (CHANX:2087784 L4 length:4 (47,4,0)-> (50,4,0))                0.119     1.136
| (IPIN:355924 side: (TOP,) (48,4,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[262][2].D[0] (dffre at (48,4))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[262][2].C[0] (dffre at (48,4))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 92
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[310][2].D[0] (dffre at (49,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANY:2728388 L4 length:4 (46,2,0)-> (46,5,0))                0.119     1.017
| (CHANX:2081030 L4 length:4 (47,3,0)-> (50,3,0))                0.119     1.136
| (IPIN:337334 side: (TOP,) (49,3,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[310][2].D[0] (dffre at (49,3))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[310][2].C[0] (dffre at (49,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 93
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[168][3].D[0] (dffre at (39,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067213 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2706154 L4 length:4 (41,2,0)-> (41,5,0))                0.119     1.017
| (CHANX:2093965 L4 length:4 (41,5,0)-> (38,5,0))                0.119     1.136
| (IPIN:376507 side: (TOP,) (39,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[168][3].D[0] (dffre at (39,5))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[168][3].C[0] (dffre at (39,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 94
Startpoint: write_data[3].inpad[0] (.input at (45,1) clocked by clk)
Endpoint  : mem[184][3].D[0] (dffre at (39,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[3].inpad[0] (.input at (45,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:128196 side: (TOP,) (45,1,0)0))                          0.000     0.779
| (CHANX:2067213 L4 length:4 (45,1,0)-> (42,1,0))                0.119     0.898
| (CHANY:2706154 L4 length:4 (41,2,0)-> (41,5,0))                0.119     1.017
| (CHANX:2093965 L4 length:4 (41,5,0)-> (38,5,0))                0.119     1.136
| (IPIN:376507 side: (TOP,) (39,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[184][3].D[0] (dffre at (39,5))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[184][3].C[0] (dffre at (39,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 95
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[367][6].D[0] (dffre at (44,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2719488 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094147 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:377994 side: (TOP,) (44,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[367][6].D[0] (dffre at (44,5))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[367][6].C[0] (dffre at (44,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 96
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[375][6].D[0] (dffre at (44,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2719488 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094147 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:377994 side: (TOP,) (44,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[375][6].D[0] (dffre at (44,5))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[375][6].C[0] (dffre at (44,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 97
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[383][6].D[0] (dffre at (44,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2719488 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094147 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:377994 side: (TOP,) (44,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[383][6].D[0] (dffre at (44,5))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[383][6].C[0] (dffre at (44,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 98
Startpoint: write_data[6].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : mem[359][6].D[0] (dffre at (44,5) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[6].inpad[0] (.input at (46,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:131087 side: (TOP,) (46,1,0)0))                          0.000     0.779
| (CHANX:2067267 L4 length:4 (46,1,0)-> (43,1,0))                0.119     0.898
| (CHANY:2719488 L4 length:4 (44,2,0)-> (44,5,0))                0.119     1.017
| (CHANX:2094147 L4 length:4 (44,5,0)-> (41,5,0))                0.119     1.136
| (IPIN:377994 side: (TOP,) (44,5,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[359][6].D[0] (dffre at (44,5))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[359][6].C[0] (dffre at (44,5))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 99
Startpoint: write_data[2].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[294][2].D[0] (dffre at (48,3) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[2].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133936 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067333 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANY:2728388 L4 length:4 (46,2,0)-> (46,5,0))                0.119     1.017
| (CHANX:2081030 L4 length:4 (47,3,0)-> (50,3,0))                0.119     1.136
| (IPIN:337182 side: (TOP,) (48,3,0)0))                          0.101     1.237
| (intra 'clb' routing)                                          0.221     1.457
mem[294][2].D[0] (dffre at (48,3))                               0.000     1.457
data arrival time                                                          1.457

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[294][2].C[0] (dffre at (48,3))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.457
--------------------------------------------------------------------------------
slack (MET)                                                                0.706


#Path 100
Startpoint: write_data[4].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[383][4].D[0] (dffre at (45,2) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
write_data[4].inpad[0] (.input at (47,1))                        0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:133974 side: (TOP,) (47,1,0)0))                          0.000     0.779
| (CHANX:2067329 L4 length:4 (47,1,0)-> (44,1,0))                0.119     0.898
| (CHANX:2067133 L4 length:4 (44,1,0)-> (41,1,0))                0.119     1.017
| (CHANY:2706128 L1 length:1 (41,2,0)-> (41,2,0))                0.061     1.078
| (CHANX:2073940 L4 length:4 (42,2,0)-> (45,2,0))                0.119     1.197
| (IPIN:311858 side: (TOP,) (45,2,0)0))                          0.101     1.298
| (intra 'clb' routing)                                          0.165     1.463
mem[383][4].D[0] (dffre at (45,2))                               0.000     1.463
data arrival time                                                          1.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                   0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
mem[383][4].C[0] (dffre at (45,2))                               0.000     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.463
--------------------------------------------------------------------------------
slack (MET)                                                                0.712


#End of timing report
