// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Thu Mar 20 20:19:45 2025
// Host        : DESKTOP-B66BQ5K running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_axi_perf_mon_0_0_sim_netlist.v
// Design      : top_axi_perf_mon_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr
   (Acc_OF_reg_0,
    \Accum_i_reg[31]_0 ,
    \Incrementer_reg[31]_0 ,
    SR,
    core_aclk,
    \Accum_i_reg[32]_0 ,
    \Accum_i_reg[0]_0 ,
    Metrics_Cnt_En,
    Incr_by_1_reg_0,
    Q,
    core_aresetn,
    Incr_by_1_reg_1,
    Incr_by_1_reg_i_2__1_0,
    \incrementer_input_reg_val_i_reg[31]_0 );
  output Acc_OF_reg_0;
  output [31:0]\Accum_i_reg[31]_0 ;
  output [31:0]\Incrementer_reg[31]_0 ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\Accum_i_reg[32]_0 ;
  input \Accum_i_reg[0]_0 ;
  input Metrics_Cnt_En;
  input Incr_by_1_reg_0;
  input [31:0]Q;
  input core_aresetn;
  input [0:0]Incr_by_1_reg_1;
  input [15:0]Incr_by_1_reg_i_2__1_0;
  input [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;

  wire Acc_OF0;
  wire Acc_OF_reg_0;
  wire [32:0]Accum_i1_in;
  wire \Accum_i[11]_i_2__1_n_0 ;
  wire \Accum_i[11]_i_3__1_n_0 ;
  wire \Accum_i[11]_i_4__1_n_0 ;
  wire \Accum_i[11]_i_5__1_n_0 ;
  wire \Accum_i[15]_i_2__1_n_0 ;
  wire \Accum_i[15]_i_3__1_n_0 ;
  wire \Accum_i[15]_i_4__1_n_0 ;
  wire \Accum_i[15]_i_5__1_n_0 ;
  wire \Accum_i[19]_i_2__1_n_0 ;
  wire \Accum_i[19]_i_3__1_n_0 ;
  wire \Accum_i[19]_i_4__1_n_0 ;
  wire \Accum_i[19]_i_5__1_n_0 ;
  wire \Accum_i[23]_i_2__1_n_0 ;
  wire \Accum_i[23]_i_3__1_n_0 ;
  wire \Accum_i[23]_i_4__1_n_0 ;
  wire \Accum_i[23]_i_5__1_n_0 ;
  wire \Accum_i[27]_i_2__1_n_0 ;
  wire \Accum_i[27]_i_3__1_n_0 ;
  wire \Accum_i[27]_i_4__1_n_0 ;
  wire \Accum_i[27]_i_5__1_n_0 ;
  wire \Accum_i[31]_i_2__0_n_0 ;
  wire \Accum_i[31]_i_3__1_n_0 ;
  wire \Accum_i[31]_i_4__1_n_0 ;
  wire \Accum_i[31]_i_5__1_n_0 ;
  wire \Accum_i[32]_i_2__1_n_0 ;
  wire \Accum_i[32]_i_4__1_n_0 ;
  wire \Accum_i[3]_i_2__1_n_0 ;
  wire \Accum_i[3]_i_3__1_n_0 ;
  wire \Accum_i[3]_i_4__1_n_0 ;
  wire \Accum_i[3]_i_5__1_n_0 ;
  wire \Accum_i[7]_i_2__1_n_0 ;
  wire \Accum_i[7]_i_3__1_n_0 ;
  wire \Accum_i[7]_i_4__1_n_0 ;
  wire \Accum_i[7]_i_5__1_n_0 ;
  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[11]_i_1__1_n_0 ;
  wire \Accum_i_reg[11]_i_1__1_n_1 ;
  wire \Accum_i_reg[11]_i_1__1_n_2 ;
  wire \Accum_i_reg[11]_i_1__1_n_3 ;
  wire \Accum_i_reg[15]_i_1__1_n_0 ;
  wire \Accum_i_reg[15]_i_1__1_n_1 ;
  wire \Accum_i_reg[15]_i_1__1_n_2 ;
  wire \Accum_i_reg[15]_i_1__1_n_3 ;
  wire \Accum_i_reg[19]_i_1__1_n_0 ;
  wire \Accum_i_reg[19]_i_1__1_n_1 ;
  wire \Accum_i_reg[19]_i_1__1_n_2 ;
  wire \Accum_i_reg[19]_i_1__1_n_3 ;
  wire \Accum_i_reg[23]_i_1__1_n_0 ;
  wire \Accum_i_reg[23]_i_1__1_n_1 ;
  wire \Accum_i_reg[23]_i_1__1_n_2 ;
  wire \Accum_i_reg[23]_i_1__1_n_3 ;
  wire \Accum_i_reg[27]_i_1__1_n_0 ;
  wire \Accum_i_reg[27]_i_1__1_n_1 ;
  wire \Accum_i_reg[27]_i_1__1_n_2 ;
  wire \Accum_i_reg[27]_i_1__1_n_3 ;
  wire [31:0]\Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[31]_i_1__0_n_0 ;
  wire \Accum_i_reg[31]_i_1__0_n_1 ;
  wire \Accum_i_reg[31]_i_1__0_n_2 ;
  wire \Accum_i_reg[31]_i_1__0_n_3 ;
  wire [1:0]\Accum_i_reg[32]_0 ;
  wire \Accum_i_reg[3]_i_1__1_n_0 ;
  wire \Accum_i_reg[3]_i_1__1_n_1 ;
  wire \Accum_i_reg[3]_i_1__1_n_2 ;
  wire \Accum_i_reg[3]_i_1__1_n_3 ;
  wire \Accum_i_reg[7]_i_1__1_n_0 ;
  wire \Accum_i_reg[7]_i_1__1_n_1 ;
  wire \Accum_i_reg[7]_i_1__1_n_2 ;
  wire \Accum_i_reg[7]_i_1__1_n_3 ;
  wire Incr_by_1;
  wire Incr_by_122_in;
  wire Incr_by_1_i_10__1_n_0;
  wire Incr_by_1_i_11__1_n_0;
  wire Incr_by_1_i_12__1_n_0;
  wire Incr_by_1_i_1__1_n_0;
  wire Incr_by_1_i_22__1_n_0;
  wire Incr_by_1_i_23__1_n_0;
  wire Incr_by_1_i_24__1_n_0;
  wire Incr_by_1_i_25__1_n_0;
  wire Incr_by_1_i_26__1_n_0;
  wire Incr_by_1_i_27__1_n_0;
  wire Incr_by_1_i_28__1_n_0;
  wire Incr_by_1_i_29__1_n_0;
  wire Incr_by_1_i_5__1_n_0;
  wire Incr_by_1_i_6__1_n_0;
  wire Incr_by_1_i_7__1_n_0;
  wire Incr_by_1_i_8__1_n_0;
  wire Incr_by_1_i_9__1_n_0;
  wire Incr_by_1_reg_0;
  wire [0:0]Incr_by_1_reg_1;
  wire [15:0]Incr_by_1_reg_i_2__1_0;
  wire Incr_by_1_reg_i_2__1_n_1;
  wire Incr_by_1_reg_i_2__1_n_2;
  wire Incr_by_1_reg_i_2__1_n_3;
  wire Incr_by_1_reg_i_4__1_n_0;
  wire Incr_by_1_reg_i_4__1_n_1;
  wire Incr_by_1_reg_i_4__1_n_2;
  wire Incr_by_1_reg_i_4__1_n_3;
  wire \Incrementer_i[0]_i_2__1_n_0 ;
  wire \Incrementer_i[0]_i_3__1_n_0 ;
  wire \Incrementer_i[0]_i_4__1_n_0 ;
  wire \Incrementer_i[0]_i_5__1_n_0 ;
  wire \Incrementer_i[12]_i_2__1_n_0 ;
  wire \Incrementer_i[12]_i_3__1_n_0 ;
  wire \Incrementer_i[12]_i_4__1_n_0 ;
  wire \Incrementer_i[12]_i_5__1_n_0 ;
  wire \Incrementer_i[16]_i_2__1_n_0 ;
  wire \Incrementer_i[16]_i_3__1_n_0 ;
  wire \Incrementer_i[16]_i_4__1_n_0 ;
  wire \Incrementer_i[16]_i_5__1_n_0 ;
  wire \Incrementer_i[20]_i_2__1_n_0 ;
  wire \Incrementer_i[20]_i_3__1_n_0 ;
  wire \Incrementer_i[20]_i_4__1_n_0 ;
  wire \Incrementer_i[20]_i_5__1_n_0 ;
  wire \Incrementer_i[24]_i_2__1_n_0 ;
  wire \Incrementer_i[24]_i_3__1_n_0 ;
  wire \Incrementer_i[24]_i_4__1_n_0 ;
  wire \Incrementer_i[24]_i_5__1_n_0 ;
  wire \Incrementer_i[28]_i_2__1_n_0 ;
  wire \Incrementer_i[28]_i_3__1_n_0 ;
  wire \Incrementer_i[28]_i_4__1_n_0 ;
  wire \Incrementer_i[28]_i_5__1_n_0 ;
  wire \Incrementer_i[4]_i_2__1_n_0 ;
  wire \Incrementer_i[4]_i_3__1_n_0 ;
  wire \Incrementer_i[4]_i_4__1_n_0 ;
  wire \Incrementer_i[4]_i_5__1_n_0 ;
  wire \Incrementer_i[8]_i_2__1_n_0 ;
  wire \Incrementer_i[8]_i_3__1_n_0 ;
  wire \Incrementer_i[8]_i_4__1_n_0 ;
  wire \Incrementer_i[8]_i_5__1_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[12]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[20]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[28]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[4]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_4 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_7 ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire Metrics_Cnt_En;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;
  wire [3:0]\NLW_Accum_i_reg[32]_i_3__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_Accum_i_reg[32]_i_3__1_O_UNCONNECTED ;
  wire [3:0]NLW_Incr_by_1_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_4__1_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[28]_i_1__1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF0),
        .Q(Acc_OF_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [11]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[11]),
        .O(\Accum_i[11]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [10]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[10]),
        .O(\Accum_i[11]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [9]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[9]),
        .O(\Accum_i[11]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [8]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[8]),
        .O(\Accum_i[11]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [15]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [14]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [13]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [12]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [19]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[19]),
        .O(\Accum_i[19]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [18]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[18]),
        .O(\Accum_i[19]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [17]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[17]),
        .O(\Accum_i[19]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [16]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[16]),
        .O(\Accum_i[19]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [23]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [22]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [21]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [20]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [27]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[27]),
        .O(\Accum_i[27]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [26]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[26]),
        .O(\Accum_i[27]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [25]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[25]),
        .O(\Accum_i[27]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [24]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[24]),
        .O(\Accum_i[27]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [31]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [30]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [29]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [28]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hC0)) 
    \Accum_i[32]_i_2__1 
       (.I0(\Accum_i_reg[0]_0 ),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .O(\Accum_i[32]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[32]_i_4__1 
       (.I0(\Accum_i_reg[0]_0 ),
        .I1(Metrics_Cnt_En),
        .I2(Incr_by_1_reg_0),
        .I3(Overflow),
        .O(\Accum_i[32]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [3]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[3]),
        .O(\Accum_i[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [2]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[2]),
        .O(\Accum_i[3]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [1]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[1]),
        .O(\Accum_i[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [0]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[0]),
        .O(\Accum_i[3]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__1 
       (.I0(\Accum_i_reg[31]_0 [7]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__1 
       (.I0(\Accum_i_reg[31]_0 [6]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__1 
       (.I0(\Accum_i_reg[31]_0 [5]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__1 
       (.I0(\Accum_i_reg[31]_0 [4]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__1_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg[31]_0 [0]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\Accum_i_reg[31]_0 [10]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\Accum_i_reg[31]_0 [11]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[11]_i_1__1 
       (.CI(\Accum_i_reg[7]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__1_n_0 ,\Accum_i_reg[11]_i_1__1_n_1 ,\Accum_i_reg[11]_i_1__1_n_2 ,\Accum_i_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(Accum_i1_in[11:8]),
        .S({\Accum_i[11]_i_2__1_n_0 ,\Accum_i[11]_i_3__1_n_0 ,\Accum_i[11]_i_4__1_n_0 ,\Accum_i[11]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\Accum_i_reg[31]_0 [12]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\Accum_i_reg[31]_0 [13]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\Accum_i_reg[31]_0 [14]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\Accum_i_reg[31]_0 [15]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[15]_i_1__1 
       (.CI(\Accum_i_reg[11]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__1_n_0 ,\Accum_i_reg[15]_i_1__1_n_1 ,\Accum_i_reg[15]_i_1__1_n_2 ,\Accum_i_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(Accum_i1_in[15:12]),
        .S({\Accum_i[15]_i_2__1_n_0 ,\Accum_i[15]_i_3__1_n_0 ,\Accum_i[15]_i_4__1_n_0 ,\Accum_i[15]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\Accum_i_reg[31]_0 [16]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\Accum_i_reg[31]_0 [17]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\Accum_i_reg[31]_0 [18]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\Accum_i_reg[31]_0 [19]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[19]_i_1__1 
       (.CI(\Accum_i_reg[15]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__1_n_0 ,\Accum_i_reg[19]_i_1__1_n_1 ,\Accum_i_reg[19]_i_1__1_n_2 ,\Accum_i_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(Accum_i1_in[19:16]),
        .S({\Accum_i[19]_i_2__1_n_0 ,\Accum_i[19]_i_3__1_n_0 ,\Accum_i[19]_i_4__1_n_0 ,\Accum_i[19]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg[31]_0 [1]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\Accum_i_reg[31]_0 [20]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\Accum_i_reg[31]_0 [21]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\Accum_i_reg[31]_0 [22]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\Accum_i_reg[31]_0 [23]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[23]_i_1__1 
       (.CI(\Accum_i_reg[19]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__1_n_0 ,\Accum_i_reg[23]_i_1__1_n_1 ,\Accum_i_reg[23]_i_1__1_n_2 ,\Accum_i_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(Accum_i1_in[23:20]),
        .S({\Accum_i[23]_i_2__1_n_0 ,\Accum_i[23]_i_3__1_n_0 ,\Accum_i[23]_i_4__1_n_0 ,\Accum_i[23]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\Accum_i_reg[31]_0 [24]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\Accum_i_reg[31]_0 [25]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\Accum_i_reg[31]_0 [26]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\Accum_i_reg[31]_0 [27]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[27]_i_1__1 
       (.CI(\Accum_i_reg[23]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__1_n_0 ,\Accum_i_reg[27]_i_1__1_n_1 ,\Accum_i_reg[27]_i_1__1_n_2 ,\Accum_i_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(Accum_i1_in[27:24]),
        .S({\Accum_i[27]_i_2__1_n_0 ,\Accum_i[27]_i_3__1_n_0 ,\Accum_i[27]_i_4__1_n_0 ,\Accum_i[27]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\Accum_i_reg[31]_0 [28]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\Accum_i_reg[31]_0 [29]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg[31]_0 [2]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\Accum_i_reg[31]_0 [30]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\Accum_i_reg[31]_0 [31]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[31]_i_1__0 
       (.CI(\Accum_i_reg[27]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[31]_i_1__0_n_0 ,\Accum_i_reg[31]_i_1__0_n_1 ,\Accum_i_reg[31]_i_1__0_n_2 ,\Accum_i_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(Accum_i1_in[31:28]),
        .S({\Accum_i[31]_i_2__0_n_0 ,\Accum_i[31]_i_3__1_n_0 ,\Accum_i[31]_i_4__1_n_0 ,\Accum_i[31]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(Overflow),
        .R(\Accum_i_reg[32]_0 [1]));
  CARRY4 \Accum_i_reg[32]_i_3__1 
       (.CI(\Accum_i_reg[31]_i_1__0_n_0 ),
        .CO(\NLW_Accum_i_reg[32]_i_3__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[32]_i_3__1_O_UNCONNECTED [3:1],Accum_i1_in[32]}),
        .S({1'b0,1'b0,1'b0,\Accum_i[32]_i_4__1_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\Accum_i_reg[31]_0 [3]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__1_n_0 ,\Accum_i_reg[3]_i_1__1_n_1 ,\Accum_i_reg[3]_i_1__1_n_2 ,\Accum_i_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(Accum_i1_in[3:0]),
        .S({\Accum_i[3]_i_2__1_n_0 ,\Accum_i[3]_i_3__1_n_0 ,\Accum_i[3]_i_4__1_n_0 ,\Accum_i[3]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\Accum_i_reg[31]_0 [4]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\Accum_i_reg[31]_0 [5]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\Accum_i_reg[31]_0 [6]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\Accum_i_reg[31]_0 [7]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[7]_i_1__1 
       (.CI(\Accum_i_reg[3]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__1_n_0 ,\Accum_i_reg[7]_i_1__1_n_1 ,\Accum_i_reg[7]_i_1__1_n_2 ,\Accum_i_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(Accum_i1_in[7:4]),
        .S({\Accum_i[7]_i_2__1_n_0 ,\Accum_i[7]_i_3__1_n_0 ,\Accum_i[7]_i_4__1_n_0 ,\Accum_i[7]_i_5__1_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\Accum_i_reg[31]_0 [8]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__1_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\Accum_i_reg[31]_0 [9]),
        .R(\Accum_i_reg[32]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_10__1
       (.I0(Q[12]),
        .I1(Incr_by_1_reg_i_2__1_0[12]),
        .I2(Q[13]),
        .I3(Incr_by_1_reg_i_2__1_0[13]),
        .O(Incr_by_1_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_11__1
       (.I0(Q[10]),
        .I1(Incr_by_1_reg_i_2__1_0[10]),
        .I2(Q[11]),
        .I3(Incr_by_1_reg_i_2__1_0[11]),
        .O(Incr_by_1_i_11__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__1
       (.I0(Q[8]),
        .I1(Incr_by_1_reg_i_2__1_0[8]),
        .I2(Q[9]),
        .I3(Incr_by_1_reg_i_2__1_0[9]),
        .O(Incr_by_1_i_12__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1__1
       (.I0(Incr_by_1_reg_0),
        .I1(Metrics_Cnt_En),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(Incr_by_1_reg_1),
        .O(Incr_by_1_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__1
       (.I0(Q[6]),
        .I1(Incr_by_1_reg_i_2__1_0[6]),
        .I2(Incr_by_1_reg_i_2__1_0[7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_22__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__1
       (.I0(Q[4]),
        .I1(Incr_by_1_reg_i_2__1_0[4]),
        .I2(Incr_by_1_reg_i_2__1_0[5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_23__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__1
       (.I0(Q[2]),
        .I1(Incr_by_1_reg_i_2__1_0[2]),
        .I2(Incr_by_1_reg_i_2__1_0[3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_24__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__1
       (.I0(Q[0]),
        .I1(Incr_by_1_reg_i_2__1_0[0]),
        .I2(Incr_by_1_reg_i_2__1_0[1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_25__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_26__1
       (.I0(Q[6]),
        .I1(Incr_by_1_reg_i_2__1_0[6]),
        .I2(Q[7]),
        .I3(Incr_by_1_reg_i_2__1_0[7]),
        .O(Incr_by_1_i_26__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_27__1
       (.I0(Q[4]),
        .I1(Incr_by_1_reg_i_2__1_0[4]),
        .I2(Q[5]),
        .I3(Incr_by_1_reg_i_2__1_0[5]),
        .O(Incr_by_1_i_27__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__1
       (.I0(Q[2]),
        .I1(Incr_by_1_reg_i_2__1_0[2]),
        .I2(Q[3]),
        .I3(Incr_by_1_reg_i_2__1_0[3]),
        .O(Incr_by_1_i_28__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__1
       (.I0(Q[0]),
        .I1(Incr_by_1_reg_i_2__1_0[0]),
        .I2(Q[1]),
        .I3(Incr_by_1_reg_i_2__1_0[1]),
        .O(Incr_by_1_i_29__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__1
       (.I0(Q[14]),
        .I1(Incr_by_1_reg_i_2__1_0[14]),
        .I2(Incr_by_1_reg_i_2__1_0[15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__1
       (.I0(Q[12]),
        .I1(Incr_by_1_reg_i_2__1_0[12]),
        .I2(Incr_by_1_reg_i_2__1_0[13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__1
       (.I0(Q[10]),
        .I1(Incr_by_1_reg_i_2__1_0[10]),
        .I2(Incr_by_1_reg_i_2__1_0[11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__1
       (.I0(Q[8]),
        .I1(Incr_by_1_reg_i_2__1_0[8]),
        .I2(Incr_by_1_reg_i_2__1_0[9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_9__1
       (.I0(Q[14]),
        .I1(Incr_by_1_reg_i_2__1_0[14]),
        .I2(Q[15]),
        .I3(Incr_by_1_reg_i_2__1_0[15]),
        .O(Incr_by_1_i_9__1_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incr_by_1_i_1__1_n_0),
        .Q(Incr_by_1),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_2__1
       (.CI(Incr_by_1_reg_i_4__1_n_0),
        .CO({Incr_by_122_in,Incr_by_1_reg_i_2__1_n_1,Incr_by_1_reg_i_2__1_n_2,Incr_by_1_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({Incr_by_1_i_5__1_n_0,Incr_by_1_i_6__1_n_0,Incr_by_1_i_7__1_n_0,Incr_by_1_i_8__1_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_9__1_n_0,Incr_by_1_i_10__1_n_0,Incr_by_1_i_11__1_n_0,Incr_by_1_i_12__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_4__1
       (.CI(1'b0),
        .CO({Incr_by_1_reg_i_4__1_n_0,Incr_by_1_reg_i_4__1_n_1,Incr_by_1_reg_i_4__1_n_2,Incr_by_1_reg_i_4__1_n_3}),
        .CYINIT(1'b1),
        .DI({Incr_by_1_i_22__1_n_0,Incr_by_1_i_23__1_n_0,Incr_by_1_i_24__1_n_0,Incr_by_1_i_25__1_n_0}),
        .O(NLW_Incr_by_1_reg_i_4__1_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_26__1_n_0,Incr_by_1_i_27__1_n_0,Incr_by_1_i_28__1_n_0,Incr_by_1_i_29__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__1 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__1 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__1 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__1 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_2__1 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_3__1 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_4__1 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_5__1 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__1 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__1 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__1 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__1 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_2__1 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_3__1 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_4__1 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_5__1 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__1 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__1 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__1 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__1 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_2__1 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[28]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_3__1 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[28]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_4__1 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[28]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_5__1 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[28]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_2__1 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_3__1 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_4__1 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_5__1 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__1 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__1 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__1 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__1 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_5__1_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[0]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__1_n_0 ,\Incrementer_i_reg[0]_i_1__1_n_1 ,\Incrementer_i_reg[0]_i_1__1_n_2 ,\Incrementer_i_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\Incrementer_i_reg[0]_i_1__1_n_4 ,\Incrementer_i_reg[0]_i_1__1_n_5 ,\Incrementer_i_reg[0]_i_1__1_n_6 ,\Incrementer_i_reg[0]_i_1__1_n_7 }),
        .S({\Incrementer_i[0]_i_2__1_n_0 ,\Incrementer_i[0]_i_3__1_n_0 ,\Incrementer_i[0]_i_4__1_n_0 ,\Incrementer_i[0]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[10]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[11]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[12]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[12]_i_1__1 
       (.CI(\Incrementer_i_reg[8]_i_1__1_n_0 ),
        .CO({\Incrementer_i_reg[12]_i_1__1_n_0 ,\Incrementer_i_reg[12]_i_1__1_n_1 ,\Incrementer_i_reg[12]_i_1__1_n_2 ,\Incrementer_i_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O({\Incrementer_i_reg[12]_i_1__1_n_4 ,\Incrementer_i_reg[12]_i_1__1_n_5 ,\Incrementer_i_reg[12]_i_1__1_n_6 ,\Incrementer_i_reg[12]_i_1__1_n_7 }),
        .S({\Incrementer_i[12]_i_2__1_n_0 ,\Incrementer_i[12]_i_3__1_n_0 ,\Incrementer_i[12]_i_4__1_n_0 ,\Incrementer_i[12]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[13]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[14]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[15]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[16]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[16]_i_1__1 
       (.CI(\Incrementer_i_reg[12]_i_1__1_n_0 ),
        .CO({\Incrementer_i_reg[16]_i_1__1_n_0 ,\Incrementer_i_reg[16]_i_1__1_n_1 ,\Incrementer_i_reg[16]_i_1__1_n_2 ,\Incrementer_i_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O({\Incrementer_i_reg[16]_i_1__1_n_4 ,\Incrementer_i_reg[16]_i_1__1_n_5 ,\Incrementer_i_reg[16]_i_1__1_n_6 ,\Incrementer_i_reg[16]_i_1__1_n_7 }),
        .S({\Incrementer_i[16]_i_2__1_n_0 ,\Incrementer_i[16]_i_3__1_n_0 ,\Incrementer_i[16]_i_4__1_n_0 ,\Incrementer_i[16]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[17]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[18]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[19]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[1]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[20]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[20]_i_1__1 
       (.CI(\Incrementer_i_reg[16]_i_1__1_n_0 ),
        .CO({\Incrementer_i_reg[20]_i_1__1_n_0 ,\Incrementer_i_reg[20]_i_1__1_n_1 ,\Incrementer_i_reg[20]_i_1__1_n_2 ,\Incrementer_i_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O({\Incrementer_i_reg[20]_i_1__1_n_4 ,\Incrementer_i_reg[20]_i_1__1_n_5 ,\Incrementer_i_reg[20]_i_1__1_n_6 ,\Incrementer_i_reg[20]_i_1__1_n_7 }),
        .S({\Incrementer_i[20]_i_2__1_n_0 ,\Incrementer_i[20]_i_3__1_n_0 ,\Incrementer_i[20]_i_4__1_n_0 ,\Incrementer_i[20]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[21]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[22]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[23]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[24]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[24]_i_1__1 
       (.CI(\Incrementer_i_reg[20]_i_1__1_n_0 ),
        .CO({\Incrementer_i_reg[24]_i_1__1_n_0 ,\Incrementer_i_reg[24]_i_1__1_n_1 ,\Incrementer_i_reg[24]_i_1__1_n_2 ,\Incrementer_i_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O({\Incrementer_i_reg[24]_i_1__1_n_4 ,\Incrementer_i_reg[24]_i_1__1_n_5 ,\Incrementer_i_reg[24]_i_1__1_n_6 ,\Incrementer_i_reg[24]_i_1__1_n_7 }),
        .S({\Incrementer_i[24]_i_2__1_n_0 ,\Incrementer_i[24]_i_3__1_n_0 ,\Incrementer_i[24]_i_4__1_n_0 ,\Incrementer_i[24]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[25]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[26]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[27]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[28]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[28]_i_1__1 
       (.CI(\Incrementer_i_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_Incrementer_i_reg[28]_i_1__1_CO_UNCONNECTED [3],\Incrementer_i_reg[28]_i_1__1_n_1 ,\Incrementer_i_reg[28]_i_1__1_n_2 ,\Incrementer_i_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O({\Incrementer_i_reg[28]_i_1__1_n_4 ,\Incrementer_i_reg[28]_i_1__1_n_5 ,\Incrementer_i_reg[28]_i_1__1_n_6 ,\Incrementer_i_reg[28]_i_1__1_n_7 }),
        .S({\Incrementer_i[28]_i_2__1_n_0 ,\Incrementer_i[28]_i_3__1_n_0 ,\Incrementer_i[28]_i_4__1_n_0 ,\Incrementer_i[28]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[29]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[2]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[30]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[31]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[3]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[4]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[4]_i_1__1 
       (.CI(\Incrementer_i_reg[0]_i_1__1_n_0 ),
        .CO({\Incrementer_i_reg[4]_i_1__1_n_0 ,\Incrementer_i_reg[4]_i_1__1_n_1 ,\Incrementer_i_reg[4]_i_1__1_n_2 ,\Incrementer_i_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\Incrementer_i_reg[4]_i_1__1_n_4 ,\Incrementer_i_reg[4]_i_1__1_n_5 ,\Incrementer_i_reg[4]_i_1__1_n_6 ,\Incrementer_i_reg[4]_i_1__1_n_7 }),
        .S({\Incrementer_i[4]_i_2__1_n_0 ,\Incrementer_i[4]_i_3__1_n_0 ,\Incrementer_i[4]_i_4__1_n_0 ,\Incrementer_i[4]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[5]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__1_n_5 ),
        .Q(Incrementer_i_reg[6]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__1_n_4 ),
        .Q(Incrementer_i_reg[7]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_7 ),
        .Q(Incrementer_i_reg[8]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[8]_i_1__1 
       (.CI(\Incrementer_i_reg[4]_i_1__1_n_0 ),
        .CO({\Incrementer_i_reg[8]_i_1__1_n_0 ,\Incrementer_i_reg[8]_i_1__1_n_1 ,\Incrementer_i_reg[8]_i_1__1_n_2 ,\Incrementer_i_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\Incrementer_i_reg[8]_i_1__1_n_4 ,\Incrementer_i_reg[8]_i_1__1_n_5 ,\Incrementer_i_reg[8]_i_1__1_n_6 ,\Incrementer_i_reg[8]_i_1__1_n_7 }),
        .S({\Incrementer_i[8]_i_2__1_n_0 ,\Incrementer_i[8]_i_3__1_n_0 ,\Incrementer_i[8]_i_4__1_n_0 ,\Incrementer_i[8]_i_5__1_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_6 ),
        .Q(Incrementer_i_reg[9]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\Incrementer_reg[31]_0 [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\Incrementer_reg[31]_0 [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\Incrementer_reg[31]_0 [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\Incrementer_reg[31]_0 [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\Incrementer_reg[31]_0 [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\Incrementer_reg[31]_0 [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\Incrementer_reg[31]_0 [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\Incrementer_reg[31]_0 [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\Incrementer_reg[31]_0 [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\Incrementer_reg[31]_0 [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\Incrementer_reg[31]_0 [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\Incrementer_reg[31]_0 [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\Incrementer_reg[31]_0 [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\Incrementer_reg[31]_0 [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\Incrementer_reg[31]_0 [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\Incrementer_reg[31]_0 [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\Incrementer_reg[31]_0 [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\Incrementer_reg[31]_0 [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\Incrementer_reg[31]_0 [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\Incrementer_reg[31]_0 [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\Incrementer_reg[31]_0 [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\Incrementer_reg[31]_0 [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\Incrementer_reg[31]_0 [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\Incrementer_reg[31]_0 [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\Incrementer_reg[31]_0 [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\Incrementer_reg[31]_0 [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\Incrementer_reg[31]_0 [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\Incrementer_reg[31]_0 [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\Incrementer_reg[31]_0 [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\Incrementer_reg[31]_0 [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\Incrementer_reg[31]_0 [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\Incrementer_reg[31]_0 [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_acc_n_incr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12
   (Acc_OF,
    \Accum_i_reg[31]_0 ,
    \Incrementer_reg[31]_0 ,
    SR,
    core_aclk,
    \Accum_i_reg[32]_0 ,
    \Accum_i_reg[0]_0 ,
    Metrics_Cnt_En,
    Incr_by_1_reg_0,
    Q,
    core_aresetn,
    Incr_by_1_reg_1,
    Incr_by_1_reg_i_2__0_0,
    \incrementer_input_reg_val_i_reg[31]_0 );
  output Acc_OF;
  output [31:0]\Accum_i_reg[31]_0 ;
  output [31:0]\Incrementer_reg[31]_0 ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\Accum_i_reg[32]_0 ;
  input \Accum_i_reg[0]_0 ;
  input Metrics_Cnt_En;
  input Incr_by_1_reg_0;
  input [31:0]Q;
  input core_aresetn;
  input [0:0]Incr_by_1_reg_1;
  input [15:0]Incr_by_1_reg_i_2__0_0;
  input [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;

  wire Acc_OF;
  wire Acc_OF0;
  wire [32:0]Accum_i1_in;
  wire \Accum_i[11]_i_2__0_n_0 ;
  wire \Accum_i[11]_i_3__0_n_0 ;
  wire \Accum_i[11]_i_4__0_n_0 ;
  wire \Accum_i[11]_i_5__0_n_0 ;
  wire \Accum_i[15]_i_2__0_n_0 ;
  wire \Accum_i[15]_i_3__0_n_0 ;
  wire \Accum_i[15]_i_4__0_n_0 ;
  wire \Accum_i[15]_i_5__0_n_0 ;
  wire \Accum_i[19]_i_2__0_n_0 ;
  wire \Accum_i[19]_i_3__0_n_0 ;
  wire \Accum_i[19]_i_4__0_n_0 ;
  wire \Accum_i[19]_i_5__0_n_0 ;
  wire \Accum_i[23]_i_2__0_n_0 ;
  wire \Accum_i[23]_i_3__0_n_0 ;
  wire \Accum_i[23]_i_4__0_n_0 ;
  wire \Accum_i[23]_i_5__0_n_0 ;
  wire \Accum_i[27]_i_2__0_n_0 ;
  wire \Accum_i[27]_i_3__0_n_0 ;
  wire \Accum_i[27]_i_4__0_n_0 ;
  wire \Accum_i[27]_i_5__0_n_0 ;
  wire \Accum_i[31]_i_2_n_0 ;
  wire \Accum_i[31]_i_3__0_n_0 ;
  wire \Accum_i[31]_i_4__0_n_0 ;
  wire \Accum_i[31]_i_5__0_n_0 ;
  wire \Accum_i[32]_i_2__0_n_0 ;
  wire \Accum_i[32]_i_4__0_n_0 ;
  wire \Accum_i[3]_i_2__0_n_0 ;
  wire \Accum_i[3]_i_3__0_n_0 ;
  wire \Accum_i[3]_i_4__0_n_0 ;
  wire \Accum_i[3]_i_5__0_n_0 ;
  wire \Accum_i[7]_i_2__0_n_0 ;
  wire \Accum_i[7]_i_3__0_n_0 ;
  wire \Accum_i[7]_i_4__0_n_0 ;
  wire \Accum_i[7]_i_5__0_n_0 ;
  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[11]_i_1__0_n_0 ;
  wire \Accum_i_reg[11]_i_1__0_n_1 ;
  wire \Accum_i_reg[11]_i_1__0_n_2 ;
  wire \Accum_i_reg[11]_i_1__0_n_3 ;
  wire \Accum_i_reg[15]_i_1__0_n_0 ;
  wire \Accum_i_reg[15]_i_1__0_n_1 ;
  wire \Accum_i_reg[15]_i_1__0_n_2 ;
  wire \Accum_i_reg[15]_i_1__0_n_3 ;
  wire \Accum_i_reg[19]_i_1__0_n_0 ;
  wire \Accum_i_reg[19]_i_1__0_n_1 ;
  wire \Accum_i_reg[19]_i_1__0_n_2 ;
  wire \Accum_i_reg[19]_i_1__0_n_3 ;
  wire \Accum_i_reg[23]_i_1__0_n_0 ;
  wire \Accum_i_reg[23]_i_1__0_n_1 ;
  wire \Accum_i_reg[23]_i_1__0_n_2 ;
  wire \Accum_i_reg[23]_i_1__0_n_3 ;
  wire \Accum_i_reg[27]_i_1__0_n_0 ;
  wire \Accum_i_reg[27]_i_1__0_n_1 ;
  wire \Accum_i_reg[27]_i_1__0_n_2 ;
  wire \Accum_i_reg[27]_i_1__0_n_3 ;
  wire [31:0]\Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[31]_i_1_n_0 ;
  wire \Accum_i_reg[31]_i_1_n_1 ;
  wire \Accum_i_reg[31]_i_1_n_2 ;
  wire \Accum_i_reg[31]_i_1_n_3 ;
  wire [1:0]\Accum_i_reg[32]_0 ;
  wire \Accum_i_reg[3]_i_1__0_n_0 ;
  wire \Accum_i_reg[3]_i_1__0_n_1 ;
  wire \Accum_i_reg[3]_i_1__0_n_2 ;
  wire \Accum_i_reg[3]_i_1__0_n_3 ;
  wire \Accum_i_reg[7]_i_1__0_n_0 ;
  wire \Accum_i_reg[7]_i_1__0_n_1 ;
  wire \Accum_i_reg[7]_i_1__0_n_2 ;
  wire \Accum_i_reg[7]_i_1__0_n_3 ;
  wire Incr_by_1;
  wire Incr_by_122_in;
  wire Incr_by_1_i_10__0_n_0;
  wire Incr_by_1_i_11__0_n_0;
  wire Incr_by_1_i_12__0_n_0;
  wire Incr_by_1_i_1__0_n_0;
  wire Incr_by_1_i_22__0_n_0;
  wire Incr_by_1_i_23__0_n_0;
  wire Incr_by_1_i_24__0_n_0;
  wire Incr_by_1_i_25__0_n_0;
  wire Incr_by_1_i_26__0_n_0;
  wire Incr_by_1_i_27__0_n_0;
  wire Incr_by_1_i_28__0_n_0;
  wire Incr_by_1_i_29__0_n_0;
  wire Incr_by_1_i_5__0_n_0;
  wire Incr_by_1_i_6__0_n_0;
  wire Incr_by_1_i_7__0_n_0;
  wire Incr_by_1_i_8__0_n_0;
  wire Incr_by_1_i_9__0_n_0;
  wire Incr_by_1_reg_0;
  wire [0:0]Incr_by_1_reg_1;
  wire [15:0]Incr_by_1_reg_i_2__0_0;
  wire Incr_by_1_reg_i_2__0_n_1;
  wire Incr_by_1_reg_i_2__0_n_2;
  wire Incr_by_1_reg_i_2__0_n_3;
  wire Incr_by_1_reg_i_4__0_n_0;
  wire Incr_by_1_reg_i_4__0_n_1;
  wire Incr_by_1_reg_i_4__0_n_2;
  wire Incr_by_1_reg_i_4__0_n_3;
  wire \Incrementer_i[0]_i_2__0_n_0 ;
  wire \Incrementer_i[0]_i_3__0_n_0 ;
  wire \Incrementer_i[0]_i_4__0_n_0 ;
  wire \Incrementer_i[0]_i_5__0_n_0 ;
  wire \Incrementer_i[12]_i_2__0_n_0 ;
  wire \Incrementer_i[12]_i_3__0_n_0 ;
  wire \Incrementer_i[12]_i_4__0_n_0 ;
  wire \Incrementer_i[12]_i_5__0_n_0 ;
  wire \Incrementer_i[16]_i_2__0_n_0 ;
  wire \Incrementer_i[16]_i_3__0_n_0 ;
  wire \Incrementer_i[16]_i_4__0_n_0 ;
  wire \Incrementer_i[16]_i_5__0_n_0 ;
  wire \Incrementer_i[20]_i_2__0_n_0 ;
  wire \Incrementer_i[20]_i_3__0_n_0 ;
  wire \Incrementer_i[20]_i_4__0_n_0 ;
  wire \Incrementer_i[20]_i_5__0_n_0 ;
  wire \Incrementer_i[24]_i_2__0_n_0 ;
  wire \Incrementer_i[24]_i_3__0_n_0 ;
  wire \Incrementer_i[24]_i_4__0_n_0 ;
  wire \Incrementer_i[24]_i_5__0_n_0 ;
  wire \Incrementer_i[28]_i_2__0_n_0 ;
  wire \Incrementer_i[28]_i_3__0_n_0 ;
  wire \Incrementer_i[28]_i_4__0_n_0 ;
  wire \Incrementer_i[28]_i_5__0_n_0 ;
  wire \Incrementer_i[4]_i_2__0_n_0 ;
  wire \Incrementer_i[4]_i_3__0_n_0 ;
  wire \Incrementer_i[4]_i_4__0_n_0 ;
  wire \Incrementer_i[4]_i_5__0_n_0 ;
  wire \Incrementer_i[8]_i_2__0_n_0 ;
  wire \Incrementer_i[8]_i_3__0_n_0 ;
  wire \Incrementer_i[8]_i_4__0_n_0 ;
  wire \Incrementer_i[8]_i_5__0_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[12]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[20]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[28]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[4]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_4 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_7 ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire Metrics_Cnt_En;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;
  wire [3:0]\NLW_Accum_i_reg[32]_i_3__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_Accum_i_reg[32]_i_3__0_O_UNCONNECTED ;
  wire [3:0]NLW_Incr_by_1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_4__0_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[28]_i_1__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__0
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF0),
        .Q(Acc_OF),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [11]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[11]),
        .O(\Accum_i[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [10]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[10]),
        .O(\Accum_i[11]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [9]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[9]),
        .O(\Accum_i[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [8]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[8]),
        .O(\Accum_i[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [15]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [14]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [13]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [12]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [19]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[19]),
        .O(\Accum_i[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [18]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[18]),
        .O(\Accum_i[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [17]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[17]),
        .O(\Accum_i[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [16]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[16]),
        .O(\Accum_i[19]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [23]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [22]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [21]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [20]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [27]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[27]),
        .O(\Accum_i[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [26]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[26]),
        .O(\Accum_i[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [25]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[25]),
        .O(\Accum_i[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [24]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[24]),
        .O(\Accum_i[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2 
       (.I0(\Accum_i_reg[31]_0 [31]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [30]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [29]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [28]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC0)) 
    \Accum_i[32]_i_2__0 
       (.I0(\Accum_i_reg[0]_0 ),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .O(\Accum_i[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[32]_i_4__0 
       (.I0(\Accum_i_reg[0]_0 ),
        .I1(Metrics_Cnt_En),
        .I2(Incr_by_1_reg_0),
        .I3(Overflow),
        .O(\Accum_i[32]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [3]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[3]),
        .O(\Accum_i[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [2]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[2]),
        .O(\Accum_i[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [1]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[1]),
        .O(\Accum_i[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [0]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[0]),
        .O(\Accum_i[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__0 
       (.I0(\Accum_i_reg[31]_0 [7]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__0 
       (.I0(\Accum_i_reg[31]_0 [6]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__0 
       (.I0(\Accum_i_reg[31]_0 [5]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__0 
       (.I0(\Accum_i_reg[31]_0 [4]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__0_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg[31]_0 [0]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\Accum_i_reg[31]_0 [10]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\Accum_i_reg[31]_0 [11]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[11]_i_1__0 
       (.CI(\Accum_i_reg[7]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__0_n_0 ,\Accum_i_reg[11]_i_1__0_n_1 ,\Accum_i_reg[11]_i_1__0_n_2 ,\Accum_i_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(Accum_i1_in[11:8]),
        .S({\Accum_i[11]_i_2__0_n_0 ,\Accum_i[11]_i_3__0_n_0 ,\Accum_i[11]_i_4__0_n_0 ,\Accum_i[11]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\Accum_i_reg[31]_0 [12]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\Accum_i_reg[31]_0 [13]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\Accum_i_reg[31]_0 [14]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\Accum_i_reg[31]_0 [15]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[15]_i_1__0 
       (.CI(\Accum_i_reg[11]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__0_n_0 ,\Accum_i_reg[15]_i_1__0_n_1 ,\Accum_i_reg[15]_i_1__0_n_2 ,\Accum_i_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(Accum_i1_in[15:12]),
        .S({\Accum_i[15]_i_2__0_n_0 ,\Accum_i[15]_i_3__0_n_0 ,\Accum_i[15]_i_4__0_n_0 ,\Accum_i[15]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\Accum_i_reg[31]_0 [16]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\Accum_i_reg[31]_0 [17]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\Accum_i_reg[31]_0 [18]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\Accum_i_reg[31]_0 [19]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[19]_i_1__0 
       (.CI(\Accum_i_reg[15]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__0_n_0 ,\Accum_i_reg[19]_i_1__0_n_1 ,\Accum_i_reg[19]_i_1__0_n_2 ,\Accum_i_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(Accum_i1_in[19:16]),
        .S({\Accum_i[19]_i_2__0_n_0 ,\Accum_i[19]_i_3__0_n_0 ,\Accum_i[19]_i_4__0_n_0 ,\Accum_i[19]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg[31]_0 [1]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\Accum_i_reg[31]_0 [20]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\Accum_i_reg[31]_0 [21]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\Accum_i_reg[31]_0 [22]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\Accum_i_reg[31]_0 [23]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[23]_i_1__0 
       (.CI(\Accum_i_reg[19]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__0_n_0 ,\Accum_i_reg[23]_i_1__0_n_1 ,\Accum_i_reg[23]_i_1__0_n_2 ,\Accum_i_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(Accum_i1_in[23:20]),
        .S({\Accum_i[23]_i_2__0_n_0 ,\Accum_i[23]_i_3__0_n_0 ,\Accum_i[23]_i_4__0_n_0 ,\Accum_i[23]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\Accum_i_reg[31]_0 [24]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\Accum_i_reg[31]_0 [25]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\Accum_i_reg[31]_0 [26]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\Accum_i_reg[31]_0 [27]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[27]_i_1__0 
       (.CI(\Accum_i_reg[23]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__0_n_0 ,\Accum_i_reg[27]_i_1__0_n_1 ,\Accum_i_reg[27]_i_1__0_n_2 ,\Accum_i_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(Accum_i1_in[27:24]),
        .S({\Accum_i[27]_i_2__0_n_0 ,\Accum_i[27]_i_3__0_n_0 ,\Accum_i[27]_i_4__0_n_0 ,\Accum_i[27]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\Accum_i_reg[31]_0 [28]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\Accum_i_reg[31]_0 [29]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg[31]_0 [2]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\Accum_i_reg[31]_0 [30]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\Accum_i_reg[31]_0 [31]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[31]_i_1 
       (.CI(\Accum_i_reg[27]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[31]_i_1_n_0 ,\Accum_i_reg[31]_i_1_n_1 ,\Accum_i_reg[31]_i_1_n_2 ,\Accum_i_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(Accum_i1_in[31:28]),
        .S({\Accum_i[31]_i_2_n_0 ,\Accum_i[31]_i_3__0_n_0 ,\Accum_i[31]_i_4__0_n_0 ,\Accum_i[31]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(Overflow),
        .R(\Accum_i_reg[32]_0 [1]));
  CARRY4 \Accum_i_reg[32]_i_3__0 
       (.CI(\Accum_i_reg[31]_i_1_n_0 ),
        .CO(\NLW_Accum_i_reg[32]_i_3__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[32]_i_3__0_O_UNCONNECTED [3:1],Accum_i1_in[32]}),
        .S({1'b0,1'b0,1'b0,\Accum_i[32]_i_4__0_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\Accum_i_reg[31]_0 [3]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__0_n_0 ,\Accum_i_reg[3]_i_1__0_n_1 ,\Accum_i_reg[3]_i_1__0_n_2 ,\Accum_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(Accum_i1_in[3:0]),
        .S({\Accum_i[3]_i_2__0_n_0 ,\Accum_i[3]_i_3__0_n_0 ,\Accum_i[3]_i_4__0_n_0 ,\Accum_i[3]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\Accum_i_reg[31]_0 [4]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\Accum_i_reg[31]_0 [5]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\Accum_i_reg[31]_0 [6]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\Accum_i_reg[31]_0 [7]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[7]_i_1__0 
       (.CI(\Accum_i_reg[3]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__0_n_0 ,\Accum_i_reg[7]_i_1__0_n_1 ,\Accum_i_reg[7]_i_1__0_n_2 ,\Accum_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(Accum_i1_in[7:4]),
        .S({\Accum_i[7]_i_2__0_n_0 ,\Accum_i[7]_i_3__0_n_0 ,\Accum_i[7]_i_4__0_n_0 ,\Accum_i[7]_i_5__0_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\Accum_i_reg[31]_0 [8]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2__0_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\Accum_i_reg[31]_0 [9]),
        .R(\Accum_i_reg[32]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_10__0
       (.I0(Q[12]),
        .I1(Incr_by_1_reg_i_2__0_0[12]),
        .I2(Q[13]),
        .I3(Incr_by_1_reg_i_2__0_0[13]),
        .O(Incr_by_1_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_11__0
       (.I0(Q[10]),
        .I1(Incr_by_1_reg_i_2__0_0[10]),
        .I2(Q[11]),
        .I3(Incr_by_1_reg_i_2__0_0[11]),
        .O(Incr_by_1_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__0
       (.I0(Q[8]),
        .I1(Incr_by_1_reg_i_2__0_0[8]),
        .I2(Q[9]),
        .I3(Incr_by_1_reg_i_2__0_0[9]),
        .O(Incr_by_1_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1__0
       (.I0(Incr_by_1_reg_0),
        .I1(Metrics_Cnt_En),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(Incr_by_1_reg_1),
        .O(Incr_by_1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__0
       (.I0(Q[6]),
        .I1(Incr_by_1_reg_i_2__0_0[6]),
        .I2(Incr_by_1_reg_i_2__0_0[7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__0
       (.I0(Q[4]),
        .I1(Incr_by_1_reg_i_2__0_0[4]),
        .I2(Incr_by_1_reg_i_2__0_0[5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__0
       (.I0(Q[2]),
        .I1(Incr_by_1_reg_i_2__0_0[2]),
        .I2(Incr_by_1_reg_i_2__0_0[3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_24__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__0
       (.I0(Q[0]),
        .I1(Incr_by_1_reg_i_2__0_0[0]),
        .I2(Incr_by_1_reg_i_2__0_0[1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_25__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_26__0
       (.I0(Q[6]),
        .I1(Incr_by_1_reg_i_2__0_0[6]),
        .I2(Q[7]),
        .I3(Incr_by_1_reg_i_2__0_0[7]),
        .O(Incr_by_1_i_26__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_27__0
       (.I0(Q[4]),
        .I1(Incr_by_1_reg_i_2__0_0[4]),
        .I2(Q[5]),
        .I3(Incr_by_1_reg_i_2__0_0[5]),
        .O(Incr_by_1_i_27__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__0
       (.I0(Q[2]),
        .I1(Incr_by_1_reg_i_2__0_0[2]),
        .I2(Q[3]),
        .I3(Incr_by_1_reg_i_2__0_0[3]),
        .O(Incr_by_1_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__0
       (.I0(Q[0]),
        .I1(Incr_by_1_reg_i_2__0_0[0]),
        .I2(Q[1]),
        .I3(Incr_by_1_reg_i_2__0_0[1]),
        .O(Incr_by_1_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__0
       (.I0(Q[14]),
        .I1(Incr_by_1_reg_i_2__0_0[14]),
        .I2(Incr_by_1_reg_i_2__0_0[15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__0
       (.I0(Q[12]),
        .I1(Incr_by_1_reg_i_2__0_0[12]),
        .I2(Incr_by_1_reg_i_2__0_0[13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__0
       (.I0(Q[10]),
        .I1(Incr_by_1_reg_i_2__0_0[10]),
        .I2(Incr_by_1_reg_i_2__0_0[11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__0
       (.I0(Q[8]),
        .I1(Incr_by_1_reg_i_2__0_0[8]),
        .I2(Incr_by_1_reg_i_2__0_0[9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_9__0
       (.I0(Q[14]),
        .I1(Incr_by_1_reg_i_2__0_0[14]),
        .I2(Q[15]),
        .I3(Incr_by_1_reg_i_2__0_0[15]),
        .O(Incr_by_1_i_9__0_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incr_by_1_i_1__0_n_0),
        .Q(Incr_by_1),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_2__0
       (.CI(Incr_by_1_reg_i_4__0_n_0),
        .CO({Incr_by_122_in,Incr_by_1_reg_i_2__0_n_1,Incr_by_1_reg_i_2__0_n_2,Incr_by_1_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({Incr_by_1_i_5__0_n_0,Incr_by_1_i_6__0_n_0,Incr_by_1_i_7__0_n_0,Incr_by_1_i_8__0_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_9__0_n_0,Incr_by_1_i_10__0_n_0,Incr_by_1_i_11__0_n_0,Incr_by_1_i_12__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_4__0
       (.CI(1'b0),
        .CO({Incr_by_1_reg_i_4__0_n_0,Incr_by_1_reg_i_4__0_n_1,Incr_by_1_reg_i_4__0_n_2,Incr_by_1_reg_i_4__0_n_3}),
        .CYINIT(1'b1),
        .DI({Incr_by_1_i_22__0_n_0,Incr_by_1_i_23__0_n_0,Incr_by_1_i_24__0_n_0,Incr_by_1_i_25__0_n_0}),
        .O(NLW_Incr_by_1_reg_i_4__0_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_26__0_n_0,Incr_by_1_i_27__0_n_0,Incr_by_1_i_28__0_n_0,Incr_by_1_i_29__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__0 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__0 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__0 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__0 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_2__0 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_3__0 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_4__0 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_5__0 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__0 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__0 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__0 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__0 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_2__0 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_3__0 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_4__0 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_5__0 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__0 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__0 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__0 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__0 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_2__0 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_3__0 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_4__0 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_5__0 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_2__0 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_3__0 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_4__0 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_5__0 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__0 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__0 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__0 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__0 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_5__0_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[0]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__0_n_0 ,\Incrementer_i_reg[0]_i_1__0_n_1 ,\Incrementer_i_reg[0]_i_1__0_n_2 ,\Incrementer_i_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\Incrementer_i_reg[0]_i_1__0_n_4 ,\Incrementer_i_reg[0]_i_1__0_n_5 ,\Incrementer_i_reg[0]_i_1__0_n_6 ,\Incrementer_i_reg[0]_i_1__0_n_7 }),
        .S({\Incrementer_i[0]_i_2__0_n_0 ,\Incrementer_i[0]_i_3__0_n_0 ,\Incrementer_i[0]_i_4__0_n_0 ,\Incrementer_i[0]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[10]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[11]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[12]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[12]_i_1__0 
       (.CI(\Incrementer_i_reg[8]_i_1__0_n_0 ),
        .CO({\Incrementer_i_reg[12]_i_1__0_n_0 ,\Incrementer_i_reg[12]_i_1__0_n_1 ,\Incrementer_i_reg[12]_i_1__0_n_2 ,\Incrementer_i_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O({\Incrementer_i_reg[12]_i_1__0_n_4 ,\Incrementer_i_reg[12]_i_1__0_n_5 ,\Incrementer_i_reg[12]_i_1__0_n_6 ,\Incrementer_i_reg[12]_i_1__0_n_7 }),
        .S({\Incrementer_i[12]_i_2__0_n_0 ,\Incrementer_i[12]_i_3__0_n_0 ,\Incrementer_i[12]_i_4__0_n_0 ,\Incrementer_i[12]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[13]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[14]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[15]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[16]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[16]_i_1__0 
       (.CI(\Incrementer_i_reg[12]_i_1__0_n_0 ),
        .CO({\Incrementer_i_reg[16]_i_1__0_n_0 ,\Incrementer_i_reg[16]_i_1__0_n_1 ,\Incrementer_i_reg[16]_i_1__0_n_2 ,\Incrementer_i_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O({\Incrementer_i_reg[16]_i_1__0_n_4 ,\Incrementer_i_reg[16]_i_1__0_n_5 ,\Incrementer_i_reg[16]_i_1__0_n_6 ,\Incrementer_i_reg[16]_i_1__0_n_7 }),
        .S({\Incrementer_i[16]_i_2__0_n_0 ,\Incrementer_i[16]_i_3__0_n_0 ,\Incrementer_i[16]_i_4__0_n_0 ,\Incrementer_i[16]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[17]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[18]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[19]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[1]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[20]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[20]_i_1__0 
       (.CI(\Incrementer_i_reg[16]_i_1__0_n_0 ),
        .CO({\Incrementer_i_reg[20]_i_1__0_n_0 ,\Incrementer_i_reg[20]_i_1__0_n_1 ,\Incrementer_i_reg[20]_i_1__0_n_2 ,\Incrementer_i_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O({\Incrementer_i_reg[20]_i_1__0_n_4 ,\Incrementer_i_reg[20]_i_1__0_n_5 ,\Incrementer_i_reg[20]_i_1__0_n_6 ,\Incrementer_i_reg[20]_i_1__0_n_7 }),
        .S({\Incrementer_i[20]_i_2__0_n_0 ,\Incrementer_i[20]_i_3__0_n_0 ,\Incrementer_i[20]_i_4__0_n_0 ,\Incrementer_i[20]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[21]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[22]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[23]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[24]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[24]_i_1__0 
       (.CI(\Incrementer_i_reg[20]_i_1__0_n_0 ),
        .CO({\Incrementer_i_reg[24]_i_1__0_n_0 ,\Incrementer_i_reg[24]_i_1__0_n_1 ,\Incrementer_i_reg[24]_i_1__0_n_2 ,\Incrementer_i_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O({\Incrementer_i_reg[24]_i_1__0_n_4 ,\Incrementer_i_reg[24]_i_1__0_n_5 ,\Incrementer_i_reg[24]_i_1__0_n_6 ,\Incrementer_i_reg[24]_i_1__0_n_7 }),
        .S({\Incrementer_i[24]_i_2__0_n_0 ,\Incrementer_i[24]_i_3__0_n_0 ,\Incrementer_i[24]_i_4__0_n_0 ,\Incrementer_i[24]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[25]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[26]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[27]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[28]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[28]_i_1__0 
       (.CI(\Incrementer_i_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_Incrementer_i_reg[28]_i_1__0_CO_UNCONNECTED [3],\Incrementer_i_reg[28]_i_1__0_n_1 ,\Incrementer_i_reg[28]_i_1__0_n_2 ,\Incrementer_i_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O({\Incrementer_i_reg[28]_i_1__0_n_4 ,\Incrementer_i_reg[28]_i_1__0_n_5 ,\Incrementer_i_reg[28]_i_1__0_n_6 ,\Incrementer_i_reg[28]_i_1__0_n_7 }),
        .S({\Incrementer_i[28]_i_2__0_n_0 ,\Incrementer_i[28]_i_3__0_n_0 ,\Incrementer_i[28]_i_4__0_n_0 ,\Incrementer_i[28]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[29]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[2]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[30]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[31]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[3]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[4]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[4]_i_1__0 
       (.CI(\Incrementer_i_reg[0]_i_1__0_n_0 ),
        .CO({\Incrementer_i_reg[4]_i_1__0_n_0 ,\Incrementer_i_reg[4]_i_1__0_n_1 ,\Incrementer_i_reg[4]_i_1__0_n_2 ,\Incrementer_i_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\Incrementer_i_reg[4]_i_1__0_n_4 ,\Incrementer_i_reg[4]_i_1__0_n_5 ,\Incrementer_i_reg[4]_i_1__0_n_6 ,\Incrementer_i_reg[4]_i_1__0_n_7 }),
        .S({\Incrementer_i[4]_i_2__0_n_0 ,\Incrementer_i[4]_i_3__0_n_0 ,\Incrementer_i[4]_i_4__0_n_0 ,\Incrementer_i[4]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[5]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__0_n_5 ),
        .Q(Incrementer_i_reg[6]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1__0_n_4 ),
        .Q(Incrementer_i_reg[7]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_7 ),
        .Q(Incrementer_i_reg[8]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[8]_i_1__0 
       (.CI(\Incrementer_i_reg[4]_i_1__0_n_0 ),
        .CO({\Incrementer_i_reg[8]_i_1__0_n_0 ,\Incrementer_i_reg[8]_i_1__0_n_1 ,\Incrementer_i_reg[8]_i_1__0_n_2 ,\Incrementer_i_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\Incrementer_i_reg[8]_i_1__0_n_4 ,\Incrementer_i_reg[8]_i_1__0_n_5 ,\Incrementer_i_reg[8]_i_1__0_n_6 ,\Incrementer_i_reg[8]_i_1__0_n_7 }),
        .S({\Incrementer_i[8]_i_2__0_n_0 ,\Incrementer_i[8]_i_3__0_n_0 ,\Incrementer_i[8]_i_4__0_n_0 ,\Incrementer_i[8]_i_5__0_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_6 ),
        .Q(Incrementer_i_reg[9]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\Incrementer_reg[31]_0 [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\Incrementer_reg[31]_0 [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\Incrementer_reg[31]_0 [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\Incrementer_reg[31]_0 [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\Incrementer_reg[31]_0 [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\Incrementer_reg[31]_0 [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\Incrementer_reg[31]_0 [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\Incrementer_reg[31]_0 [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\Incrementer_reg[31]_0 [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\Incrementer_reg[31]_0 [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\Incrementer_reg[31]_0 [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\Incrementer_reg[31]_0 [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\Incrementer_reg[31]_0 [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\Incrementer_reg[31]_0 [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\Incrementer_reg[31]_0 [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\Incrementer_reg[31]_0 [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\Incrementer_reg[31]_0 [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\Incrementer_reg[31]_0 [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\Incrementer_reg[31]_0 [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\Incrementer_reg[31]_0 [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\Incrementer_reg[31]_0 [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\Incrementer_reg[31]_0 [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\Incrementer_reg[31]_0 [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\Incrementer_reg[31]_0 [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\Incrementer_reg[31]_0 [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\Incrementer_reg[31]_0 [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\Incrementer_reg[31]_0 [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\Incrementer_reg[31]_0 [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\Incrementer_reg[31]_0 [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\Incrementer_reg[31]_0 [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\Incrementer_reg[31]_0 [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\Incrementer_reg[31]_0 [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_acc_n_incr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13
   (Acc_OF_reg_0,
    \Accum_i_reg[31]_0 ,
    \Incrementer_reg[31]_0 ,
    SR,
    core_aclk,
    \Accum_i_reg[32]_0 ,
    \Accum_i_reg[0]_0 ,
    Metrics_Cnt_En,
    Incr_by_1_reg_0,
    Q,
    core_aresetn,
    CO,
    Incr_by_1_reg_i_2_0,
    \incrementer_input_reg_val_i_reg[31]_0 );
  output Acc_OF_reg_0;
  output [31:0]\Accum_i_reg[31]_0 ;
  output [31:0]\Incrementer_reg[31]_0 ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\Accum_i_reg[32]_0 ;
  input \Accum_i_reg[0]_0 ;
  input Metrics_Cnt_En;
  input Incr_by_1_reg_0;
  input [31:0]Q;
  input core_aresetn;
  input [0:0]CO;
  input [15:0]Incr_by_1_reg_i_2_0;
  input [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;

  wire Acc_OF0;
  wire Acc_OF_reg_0;
  wire [32:0]Accum_i1_in;
  wire \Accum_i[11]_i_2_n_0 ;
  wire \Accum_i[11]_i_3_n_0 ;
  wire \Accum_i[11]_i_4_n_0 ;
  wire \Accum_i[11]_i_5_n_0 ;
  wire \Accum_i[15]_i_2_n_0 ;
  wire \Accum_i[15]_i_3_n_0 ;
  wire \Accum_i[15]_i_4_n_0 ;
  wire \Accum_i[15]_i_5_n_0 ;
  wire \Accum_i[19]_i_2_n_0 ;
  wire \Accum_i[19]_i_3_n_0 ;
  wire \Accum_i[19]_i_4_n_0 ;
  wire \Accum_i[19]_i_5_n_0 ;
  wire \Accum_i[23]_i_2_n_0 ;
  wire \Accum_i[23]_i_3_n_0 ;
  wire \Accum_i[23]_i_4_n_0 ;
  wire \Accum_i[23]_i_5_n_0 ;
  wire \Accum_i[27]_i_2_n_0 ;
  wire \Accum_i[27]_i_3_n_0 ;
  wire \Accum_i[27]_i_4_n_0 ;
  wire \Accum_i[27]_i_5_n_0 ;
  wire \Accum_i[31]_i_3_n_0 ;
  wire \Accum_i[31]_i_4_n_0 ;
  wire \Accum_i[31]_i_5_n_0 ;
  wire \Accum_i[31]_i_6_n_0 ;
  wire \Accum_i[32]_i_2_n_0 ;
  wire \Accum_i[32]_i_4_n_0 ;
  wire \Accum_i[3]_i_2_n_0 ;
  wire \Accum_i[3]_i_3_n_0 ;
  wire \Accum_i[3]_i_4_n_0 ;
  wire \Accum_i[3]_i_5_n_0 ;
  wire \Accum_i[7]_i_2_n_0 ;
  wire \Accum_i[7]_i_3_n_0 ;
  wire \Accum_i[7]_i_4_n_0 ;
  wire \Accum_i[7]_i_5_n_0 ;
  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[11]_i_1_n_0 ;
  wire \Accum_i_reg[11]_i_1_n_1 ;
  wire \Accum_i_reg[11]_i_1_n_2 ;
  wire \Accum_i_reg[11]_i_1_n_3 ;
  wire \Accum_i_reg[15]_i_1_n_0 ;
  wire \Accum_i_reg[15]_i_1_n_1 ;
  wire \Accum_i_reg[15]_i_1_n_2 ;
  wire \Accum_i_reg[15]_i_1_n_3 ;
  wire \Accum_i_reg[19]_i_1_n_0 ;
  wire \Accum_i_reg[19]_i_1_n_1 ;
  wire \Accum_i_reg[19]_i_1_n_2 ;
  wire \Accum_i_reg[19]_i_1_n_3 ;
  wire \Accum_i_reg[23]_i_1_n_0 ;
  wire \Accum_i_reg[23]_i_1_n_1 ;
  wire \Accum_i_reg[23]_i_1_n_2 ;
  wire \Accum_i_reg[23]_i_1_n_3 ;
  wire \Accum_i_reg[27]_i_1_n_0 ;
  wire \Accum_i_reg[27]_i_1_n_1 ;
  wire \Accum_i_reg[27]_i_1_n_2 ;
  wire \Accum_i_reg[27]_i_1_n_3 ;
  wire [31:0]\Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[31]_i_2_n_0 ;
  wire \Accum_i_reg[31]_i_2_n_1 ;
  wire \Accum_i_reg[31]_i_2_n_2 ;
  wire \Accum_i_reg[31]_i_2_n_3 ;
  wire [1:0]\Accum_i_reg[32]_0 ;
  wire \Accum_i_reg[3]_i_1_n_0 ;
  wire \Accum_i_reg[3]_i_1_n_1 ;
  wire \Accum_i_reg[3]_i_1_n_2 ;
  wire \Accum_i_reg[3]_i_1_n_3 ;
  wire \Accum_i_reg[7]_i_1_n_0 ;
  wire \Accum_i_reg[7]_i_1_n_1 ;
  wire \Accum_i_reg[7]_i_1_n_2 ;
  wire \Accum_i_reg[7]_i_1_n_3 ;
  wire [0:0]CO;
  wire Incr_by_1;
  wire Incr_by_122_in;
  wire Incr_by_1_i_10_n_0;
  wire Incr_by_1_i_11_n_0;
  wire Incr_by_1_i_12_n_0;
  wire Incr_by_1_i_1_n_0;
  wire Incr_by_1_i_22_n_0;
  wire Incr_by_1_i_23_n_0;
  wire Incr_by_1_i_24_n_0;
  wire Incr_by_1_i_25_n_0;
  wire Incr_by_1_i_26_n_0;
  wire Incr_by_1_i_27_n_0;
  wire Incr_by_1_i_28_n_0;
  wire Incr_by_1_i_29_n_0;
  wire Incr_by_1_i_5_n_0;
  wire Incr_by_1_i_6_n_0;
  wire Incr_by_1_i_7_n_0;
  wire Incr_by_1_i_8_n_0;
  wire Incr_by_1_i_9_n_0;
  wire Incr_by_1_reg_0;
  wire [15:0]Incr_by_1_reg_i_2_0;
  wire Incr_by_1_reg_i_2_n_1;
  wire Incr_by_1_reg_i_2_n_2;
  wire Incr_by_1_reg_i_2_n_3;
  wire Incr_by_1_reg_i_4_n_0;
  wire Incr_by_1_reg_i_4_n_1;
  wire Incr_by_1_reg_i_4_n_2;
  wire Incr_by_1_reg_i_4_n_3;
  wire \Incrementer_i[0]_i_2_n_0 ;
  wire \Incrementer_i[0]_i_3_n_0 ;
  wire \Incrementer_i[0]_i_4_n_0 ;
  wire \Incrementer_i[0]_i_5_n_0 ;
  wire \Incrementer_i[12]_i_2_n_0 ;
  wire \Incrementer_i[12]_i_3_n_0 ;
  wire \Incrementer_i[12]_i_4_n_0 ;
  wire \Incrementer_i[12]_i_5_n_0 ;
  wire \Incrementer_i[16]_i_2_n_0 ;
  wire \Incrementer_i[16]_i_3_n_0 ;
  wire \Incrementer_i[16]_i_4_n_0 ;
  wire \Incrementer_i[16]_i_5_n_0 ;
  wire \Incrementer_i[20]_i_2_n_0 ;
  wire \Incrementer_i[20]_i_3_n_0 ;
  wire \Incrementer_i[20]_i_4_n_0 ;
  wire \Incrementer_i[20]_i_5_n_0 ;
  wire \Incrementer_i[24]_i_2_n_0 ;
  wire \Incrementer_i[24]_i_3_n_0 ;
  wire \Incrementer_i[24]_i_4_n_0 ;
  wire \Incrementer_i[24]_i_5_n_0 ;
  wire \Incrementer_i[28]_i_2_n_0 ;
  wire \Incrementer_i[28]_i_3_n_0 ;
  wire \Incrementer_i[28]_i_4_n_0 ;
  wire \Incrementer_i[28]_i_5_n_0 ;
  wire \Incrementer_i[4]_i_2_n_0 ;
  wire \Incrementer_i[4]_i_3_n_0 ;
  wire \Incrementer_i[4]_i_4_n_0 ;
  wire \Incrementer_i[4]_i_5_n_0 ;
  wire \Incrementer_i[8]_i_2_n_0 ;
  wire \Incrementer_i[8]_i_3_n_0 ;
  wire \Incrementer_i[8]_i_4_n_0 ;
  wire \Incrementer_i[8]_i_5_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1_n_0 ;
  wire \Incrementer_i_reg[0]_i_1_n_1 ;
  wire \Incrementer_i_reg[0]_i_1_n_2 ;
  wire \Incrementer_i_reg[0]_i_1_n_3 ;
  wire \Incrementer_i_reg[0]_i_1_n_4 ;
  wire \Incrementer_i_reg[0]_i_1_n_5 ;
  wire \Incrementer_i_reg[0]_i_1_n_6 ;
  wire \Incrementer_i_reg[0]_i_1_n_7 ;
  wire \Incrementer_i_reg[12]_i_1_n_0 ;
  wire \Incrementer_i_reg[12]_i_1_n_1 ;
  wire \Incrementer_i_reg[12]_i_1_n_2 ;
  wire \Incrementer_i_reg[12]_i_1_n_3 ;
  wire \Incrementer_i_reg[12]_i_1_n_4 ;
  wire \Incrementer_i_reg[12]_i_1_n_5 ;
  wire \Incrementer_i_reg[12]_i_1_n_6 ;
  wire \Incrementer_i_reg[12]_i_1_n_7 ;
  wire \Incrementer_i_reg[16]_i_1_n_0 ;
  wire \Incrementer_i_reg[16]_i_1_n_1 ;
  wire \Incrementer_i_reg[16]_i_1_n_2 ;
  wire \Incrementer_i_reg[16]_i_1_n_3 ;
  wire \Incrementer_i_reg[16]_i_1_n_4 ;
  wire \Incrementer_i_reg[16]_i_1_n_5 ;
  wire \Incrementer_i_reg[16]_i_1_n_6 ;
  wire \Incrementer_i_reg[16]_i_1_n_7 ;
  wire \Incrementer_i_reg[20]_i_1_n_0 ;
  wire \Incrementer_i_reg[20]_i_1_n_1 ;
  wire \Incrementer_i_reg[20]_i_1_n_2 ;
  wire \Incrementer_i_reg[20]_i_1_n_3 ;
  wire \Incrementer_i_reg[20]_i_1_n_4 ;
  wire \Incrementer_i_reg[20]_i_1_n_5 ;
  wire \Incrementer_i_reg[20]_i_1_n_6 ;
  wire \Incrementer_i_reg[20]_i_1_n_7 ;
  wire \Incrementer_i_reg[24]_i_1_n_0 ;
  wire \Incrementer_i_reg[24]_i_1_n_1 ;
  wire \Incrementer_i_reg[24]_i_1_n_2 ;
  wire \Incrementer_i_reg[24]_i_1_n_3 ;
  wire \Incrementer_i_reg[24]_i_1_n_4 ;
  wire \Incrementer_i_reg[24]_i_1_n_5 ;
  wire \Incrementer_i_reg[24]_i_1_n_6 ;
  wire \Incrementer_i_reg[24]_i_1_n_7 ;
  wire \Incrementer_i_reg[28]_i_1_n_1 ;
  wire \Incrementer_i_reg[28]_i_1_n_2 ;
  wire \Incrementer_i_reg[28]_i_1_n_3 ;
  wire \Incrementer_i_reg[28]_i_1_n_4 ;
  wire \Incrementer_i_reg[28]_i_1_n_5 ;
  wire \Incrementer_i_reg[28]_i_1_n_6 ;
  wire \Incrementer_i_reg[28]_i_1_n_7 ;
  wire \Incrementer_i_reg[4]_i_1_n_0 ;
  wire \Incrementer_i_reg[4]_i_1_n_1 ;
  wire \Incrementer_i_reg[4]_i_1_n_2 ;
  wire \Incrementer_i_reg[4]_i_1_n_3 ;
  wire \Incrementer_i_reg[4]_i_1_n_4 ;
  wire \Incrementer_i_reg[4]_i_1_n_5 ;
  wire \Incrementer_i_reg[4]_i_1_n_6 ;
  wire \Incrementer_i_reg[4]_i_1_n_7 ;
  wire \Incrementer_i_reg[8]_i_1_n_0 ;
  wire \Incrementer_i_reg[8]_i_1_n_1 ;
  wire \Incrementer_i_reg[8]_i_1_n_2 ;
  wire \Incrementer_i_reg[8]_i_1_n_3 ;
  wire \Incrementer_i_reg[8]_i_1_n_4 ;
  wire \Incrementer_i_reg[8]_i_1_n_5 ;
  wire \Incrementer_i_reg[8]_i_1_n_6 ;
  wire \Incrementer_i_reg[8]_i_1_n_7 ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire Metrics_Cnt_En;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [31:0]\incrementer_input_reg_val_i_reg[31]_0 ;
  wire [3:0]\NLW_Accum_i_reg[32]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_Accum_i_reg[32]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_Incr_by_1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF0),
        .Q(Acc_OF_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_2 
       (.I0(\Accum_i_reg[31]_0 [11]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[11]),
        .O(\Accum_i[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_3 
       (.I0(\Accum_i_reg[31]_0 [10]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[10]),
        .O(\Accum_i[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_4 
       (.I0(\Accum_i_reg[31]_0 [9]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[9]),
        .O(\Accum_i[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[11]_i_5 
       (.I0(\Accum_i_reg[31]_0 [8]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[8]),
        .O(\Accum_i[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2 
       (.I0(\Accum_i_reg[31]_0 [15]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3 
       (.I0(\Accum_i_reg[31]_0 [14]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4 
       (.I0(\Accum_i_reg[31]_0 [13]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5 
       (.I0(\Accum_i_reg[31]_0 [12]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_2 
       (.I0(\Accum_i_reg[31]_0 [19]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[19]),
        .O(\Accum_i[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_3 
       (.I0(\Accum_i_reg[31]_0 [18]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[18]),
        .O(\Accum_i[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_4 
       (.I0(\Accum_i_reg[31]_0 [17]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[17]),
        .O(\Accum_i[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[19]_i_5 
       (.I0(\Accum_i_reg[31]_0 [16]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[16]),
        .O(\Accum_i[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2 
       (.I0(\Accum_i_reg[31]_0 [23]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3 
       (.I0(\Accum_i_reg[31]_0 [22]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4 
       (.I0(\Accum_i_reg[31]_0 [21]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5 
       (.I0(\Accum_i_reg[31]_0 [20]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_2 
       (.I0(\Accum_i_reg[31]_0 [27]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[27]),
        .O(\Accum_i[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_3 
       (.I0(\Accum_i_reg[31]_0 [26]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[26]),
        .O(\Accum_i[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_4 
       (.I0(\Accum_i_reg[31]_0 [25]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[25]),
        .O(\Accum_i[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[27]_i_5 
       (.I0(\Accum_i_reg[31]_0 [24]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[24]),
        .O(\Accum_i[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3 
       (.I0(\Accum_i_reg[31]_0 [31]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4 
       (.I0(\Accum_i_reg[31]_0 [30]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5 
       (.I0(\Accum_i_reg[31]_0 [29]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6 
       (.I0(\Accum_i_reg[31]_0 [28]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC0)) 
    \Accum_i[32]_i_2 
       (.I0(\Accum_i_reg[0]_0 ),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .O(\Accum_i[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[32]_i_4 
       (.I0(\Accum_i_reg[0]_0 ),
        .I1(Metrics_Cnt_En),
        .I2(Incr_by_1_reg_0),
        .I3(Overflow),
        .O(\Accum_i[32]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_2 
       (.I0(\Accum_i_reg[31]_0 [3]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[3]),
        .O(\Accum_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_3 
       (.I0(\Accum_i_reg[31]_0 [2]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[2]),
        .O(\Accum_i[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_0 [1]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[1]),
        .O(\Accum_i[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_0 [0]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[0]),
        .O(\Accum_i[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2 
       (.I0(\Accum_i_reg[31]_0 [7]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3 
       (.I0(\Accum_i_reg[31]_0 [6]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4 
       (.I0(\Accum_i_reg[31]_0 [5]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5 
       (.I0(\Accum_i_reg[31]_0 [4]),
        .I1(Incr_by_1_reg_0),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[0]_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg[31]_0 [0]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\Accum_i_reg[31]_0 [10]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\Accum_i_reg[31]_0 [11]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[11]_i_1 
       (.CI(\Accum_i_reg[7]_i_1_n_0 ),
        .CO({\Accum_i_reg[11]_i_1_n_0 ,\Accum_i_reg[11]_i_1_n_1 ,\Accum_i_reg[11]_i_1_n_2 ,\Accum_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(Accum_i1_in[11:8]),
        .S({\Accum_i[11]_i_2_n_0 ,\Accum_i[11]_i_3_n_0 ,\Accum_i[11]_i_4_n_0 ,\Accum_i[11]_i_5_n_0 }));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\Accum_i_reg[31]_0 [12]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\Accum_i_reg[31]_0 [13]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\Accum_i_reg[31]_0 [14]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\Accum_i_reg[31]_0 [15]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[15]_i_1 
       (.CI(\Accum_i_reg[11]_i_1_n_0 ),
        .CO({\Accum_i_reg[15]_i_1_n_0 ,\Accum_i_reg[15]_i_1_n_1 ,\Accum_i_reg[15]_i_1_n_2 ,\Accum_i_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(Accum_i1_in[15:12]),
        .S({\Accum_i[15]_i_2_n_0 ,\Accum_i[15]_i_3_n_0 ,\Accum_i[15]_i_4_n_0 ,\Accum_i[15]_i_5_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\Accum_i_reg[31]_0 [16]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\Accum_i_reg[31]_0 [17]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\Accum_i_reg[31]_0 [18]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\Accum_i_reg[31]_0 [19]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[19]_i_1 
       (.CI(\Accum_i_reg[15]_i_1_n_0 ),
        .CO({\Accum_i_reg[19]_i_1_n_0 ,\Accum_i_reg[19]_i_1_n_1 ,\Accum_i_reg[19]_i_1_n_2 ,\Accum_i_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(Accum_i1_in[19:16]),
        .S({\Accum_i[19]_i_2_n_0 ,\Accum_i[19]_i_3_n_0 ,\Accum_i[19]_i_4_n_0 ,\Accum_i[19]_i_5_n_0 }));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg[31]_0 [1]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\Accum_i_reg[31]_0 [20]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\Accum_i_reg[31]_0 [21]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\Accum_i_reg[31]_0 [22]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\Accum_i_reg[31]_0 [23]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[23]_i_1 
       (.CI(\Accum_i_reg[19]_i_1_n_0 ),
        .CO({\Accum_i_reg[23]_i_1_n_0 ,\Accum_i_reg[23]_i_1_n_1 ,\Accum_i_reg[23]_i_1_n_2 ,\Accum_i_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(Accum_i1_in[23:20]),
        .S({\Accum_i[23]_i_2_n_0 ,\Accum_i[23]_i_3_n_0 ,\Accum_i[23]_i_4_n_0 ,\Accum_i[23]_i_5_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\Accum_i_reg[31]_0 [24]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\Accum_i_reg[31]_0 [25]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\Accum_i_reg[31]_0 [26]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\Accum_i_reg[31]_0 [27]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[27]_i_1 
       (.CI(\Accum_i_reg[23]_i_1_n_0 ),
        .CO({\Accum_i_reg[27]_i_1_n_0 ,\Accum_i_reg[27]_i_1_n_1 ,\Accum_i_reg[27]_i_1_n_2 ,\Accum_i_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(Accum_i1_in[27:24]),
        .S({\Accum_i[27]_i_2_n_0 ,\Accum_i[27]_i_3_n_0 ,\Accum_i[27]_i_4_n_0 ,\Accum_i[27]_i_5_n_0 }));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\Accum_i_reg[31]_0 [28]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\Accum_i_reg[31]_0 [29]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg[31]_0 [2]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\Accum_i_reg[31]_0 [30]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\Accum_i_reg[31]_0 [31]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[31]_i_2 
       (.CI(\Accum_i_reg[27]_i_1_n_0 ),
        .CO({\Accum_i_reg[31]_i_2_n_0 ,\Accum_i_reg[31]_i_2_n_1 ,\Accum_i_reg[31]_i_2_n_2 ,\Accum_i_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(Accum_i1_in[31:28]),
        .S({\Accum_i[31]_i_3_n_0 ,\Accum_i[31]_i_4_n_0 ,\Accum_i[31]_i_5_n_0 ,\Accum_i[31]_i_6_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(Overflow),
        .R(\Accum_i_reg[32]_0 [1]));
  CARRY4 \Accum_i_reg[32]_i_3 
       (.CI(\Accum_i_reg[31]_i_2_n_0 ),
        .CO(\NLW_Accum_i_reg[32]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[32]_i_3_O_UNCONNECTED [3:1],Accum_i1_in[32]}),
        .S({1'b0,1'b0,1'b0,\Accum_i[32]_i_4_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\Accum_i_reg[31]_0 [3]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1_n_0 ,\Accum_i_reg[3]_i_1_n_1 ,\Accum_i_reg[3]_i_1_n_2 ,\Accum_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(Accum_i1_in[3:0]),
        .S({\Accum_i[3]_i_2_n_0 ,\Accum_i[3]_i_3_n_0 ,\Accum_i[3]_i_4_n_0 ,\Accum_i[3]_i_5_n_0 }));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\Accum_i_reg[31]_0 [4]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\Accum_i_reg[31]_0 [5]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\Accum_i_reg[31]_0 [6]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\Accum_i_reg[31]_0 [7]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Accum_i_reg[7]_i_1 
       (.CI(\Accum_i_reg[3]_i_1_n_0 ),
        .CO({\Accum_i_reg[7]_i_1_n_0 ,\Accum_i_reg[7]_i_1_n_1 ,\Accum_i_reg[7]_i_1_n_2 ,\Accum_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(Accum_i1_in[7:4]),
        .S({\Accum_i[7]_i_2_n_0 ,\Accum_i[7]_i_3_n_0 ,\Accum_i[7]_i_4_n_0 ,\Accum_i[7]_i_5_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\Accum_i_reg[31]_0 [8]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[32]_i_2_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\Accum_i_reg[31]_0 [9]),
        .R(\Accum_i_reg[32]_0 [0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(Incr_by_1_reg_0),
        .I1(Metrics_Cnt_En),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(CO),
        .O(Incr_by_1_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_10
       (.I0(Q[12]),
        .I1(Incr_by_1_reg_i_2_0[12]),
        .I2(Q[13]),
        .I3(Incr_by_1_reg_i_2_0[13]),
        .O(Incr_by_1_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_11
       (.I0(Q[10]),
        .I1(Incr_by_1_reg_i_2_0[10]),
        .I2(Q[11]),
        .I3(Incr_by_1_reg_i_2_0[11]),
        .O(Incr_by_1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12
       (.I0(Q[8]),
        .I1(Incr_by_1_reg_i_2_0[8]),
        .I2(Q[9]),
        .I3(Incr_by_1_reg_i_2_0[9]),
        .O(Incr_by_1_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22
       (.I0(Q[6]),
        .I1(Incr_by_1_reg_i_2_0[6]),
        .I2(Incr_by_1_reg_i_2_0[7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23
       (.I0(Q[4]),
        .I1(Incr_by_1_reg_i_2_0[4]),
        .I2(Incr_by_1_reg_i_2_0[5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24
       (.I0(Q[2]),
        .I1(Incr_by_1_reg_i_2_0[2]),
        .I2(Incr_by_1_reg_i_2_0[3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25
       (.I0(Q[0]),
        .I1(Incr_by_1_reg_i_2_0[0]),
        .I2(Incr_by_1_reg_i_2_0[1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_26
       (.I0(Q[6]),
        .I1(Incr_by_1_reg_i_2_0[6]),
        .I2(Q[7]),
        .I3(Incr_by_1_reg_i_2_0[7]),
        .O(Incr_by_1_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_27
       (.I0(Q[4]),
        .I1(Incr_by_1_reg_i_2_0[4]),
        .I2(Q[5]),
        .I3(Incr_by_1_reg_i_2_0[5]),
        .O(Incr_by_1_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28
       (.I0(Q[2]),
        .I1(Incr_by_1_reg_i_2_0[2]),
        .I2(Q[3]),
        .I3(Incr_by_1_reg_i_2_0[3]),
        .O(Incr_by_1_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29
       (.I0(Q[0]),
        .I1(Incr_by_1_reg_i_2_0[0]),
        .I2(Q[1]),
        .I3(Incr_by_1_reg_i_2_0[1]),
        .O(Incr_by_1_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5
       (.I0(Q[14]),
        .I1(Incr_by_1_reg_i_2_0[14]),
        .I2(Incr_by_1_reg_i_2_0[15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6
       (.I0(Q[12]),
        .I1(Incr_by_1_reg_i_2_0[12]),
        .I2(Incr_by_1_reg_i_2_0[13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7
       (.I0(Q[10]),
        .I1(Incr_by_1_reg_i_2_0[10]),
        .I2(Incr_by_1_reg_i_2_0[11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8
       (.I0(Q[8]),
        .I1(Incr_by_1_reg_i_2_0[8]),
        .I2(Incr_by_1_reg_i_2_0[9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_9
       (.I0(Q[14]),
        .I1(Incr_by_1_reg_i_2_0[14]),
        .I2(Q[15]),
        .I3(Incr_by_1_reg_i_2_0[15]),
        .O(Incr_by_1_i_9_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incr_by_1_i_1_n_0),
        .Q(Incr_by_1),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_2
       (.CI(Incr_by_1_reg_i_4_n_0),
        .CO({Incr_by_122_in,Incr_by_1_reg_i_2_n_1,Incr_by_1_reg_i_2_n_2,Incr_by_1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({Incr_by_1_i_5_n_0,Incr_by_1_i_6_n_0,Incr_by_1_i_7_n_0,Incr_by_1_i_8_n_0}),
        .O(NLW_Incr_by_1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_9_n_0,Incr_by_1_i_10_n_0,Incr_by_1_i_11_n_0,Incr_by_1_i_12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_4
       (.CI(1'b0),
        .CO({Incr_by_1_reg_i_4_n_0,Incr_by_1_reg_i_4_n_1,Incr_by_1_reg_i_4_n_2,Incr_by_1_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({Incr_by_1_i_22_n_0,Incr_by_1_i_23_n_0,Incr_by_1_i_24_n_0,Incr_by_1_i_25_n_0}),
        .O(NLW_Incr_by_1_reg_i_4_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_26_n_0,Incr_by_1_i_27_n_0,Incr_by_1_i_28_n_0,Incr_by_1_i_29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_2 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_3 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_4 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[12]_i_5 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_2 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_3 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_4 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[20]_i_5 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_2 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_3 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_4 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[28]_i_5 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_2 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_3 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_4 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[4]_i_5 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_5_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_7 ),
        .Q(Incrementer_i_reg[0]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1_n_0 ,\Incrementer_i_reg[0]_i_1_n_1 ,\Incrementer_i_reg[0]_i_1_n_2 ,\Incrementer_i_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\Incrementer_i_reg[0]_i_1_n_4 ,\Incrementer_i_reg[0]_i_1_n_5 ,\Incrementer_i_reg[0]_i_1_n_6 ,\Incrementer_i_reg[0]_i_1_n_7 }),
        .S({\Incrementer_i[0]_i_2_n_0 ,\Incrementer_i[0]_i_3_n_0 ,\Incrementer_i[0]_i_4_n_0 ,\Incrementer_i[0]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_5 ),
        .Q(Incrementer_i_reg[10]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_4 ),
        .Q(Incrementer_i_reg[11]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1_n_7 ),
        .Q(Incrementer_i_reg[12]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[12]_i_1 
       (.CI(\Incrementer_i_reg[8]_i_1_n_0 ),
        .CO({\Incrementer_i_reg[12]_i_1_n_0 ,\Incrementer_i_reg[12]_i_1_n_1 ,\Incrementer_i_reg[12]_i_1_n_2 ,\Incrementer_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O({\Incrementer_i_reg[12]_i_1_n_4 ,\Incrementer_i_reg[12]_i_1_n_5 ,\Incrementer_i_reg[12]_i_1_n_6 ,\Incrementer_i_reg[12]_i_1_n_7 }),
        .S({\Incrementer_i[12]_i_2_n_0 ,\Incrementer_i[12]_i_3_n_0 ,\Incrementer_i[12]_i_4_n_0 ,\Incrementer_i[12]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1_n_6 ),
        .Q(Incrementer_i_reg[13]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1_n_5 ),
        .Q(Incrementer_i_reg[14]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[12]_i_1_n_4 ),
        .Q(Incrementer_i_reg[15]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_7 ),
        .Q(Incrementer_i_reg[16]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[16]_i_1 
       (.CI(\Incrementer_i_reg[12]_i_1_n_0 ),
        .CO({\Incrementer_i_reg[16]_i_1_n_0 ,\Incrementer_i_reg[16]_i_1_n_1 ,\Incrementer_i_reg[16]_i_1_n_2 ,\Incrementer_i_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O({\Incrementer_i_reg[16]_i_1_n_4 ,\Incrementer_i_reg[16]_i_1_n_5 ,\Incrementer_i_reg[16]_i_1_n_6 ,\Incrementer_i_reg[16]_i_1_n_7 }),
        .S({\Incrementer_i[16]_i_2_n_0 ,\Incrementer_i[16]_i_3_n_0 ,\Incrementer_i[16]_i_4_n_0 ,\Incrementer_i[16]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_6 ),
        .Q(Incrementer_i_reg[17]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_5 ),
        .Q(Incrementer_i_reg[18]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_4 ),
        .Q(Incrementer_i_reg[19]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_6 ),
        .Q(Incrementer_i_reg[1]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1_n_7 ),
        .Q(Incrementer_i_reg[20]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[20]_i_1 
       (.CI(\Incrementer_i_reg[16]_i_1_n_0 ),
        .CO({\Incrementer_i_reg[20]_i_1_n_0 ,\Incrementer_i_reg[20]_i_1_n_1 ,\Incrementer_i_reg[20]_i_1_n_2 ,\Incrementer_i_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O({\Incrementer_i_reg[20]_i_1_n_4 ,\Incrementer_i_reg[20]_i_1_n_5 ,\Incrementer_i_reg[20]_i_1_n_6 ,\Incrementer_i_reg[20]_i_1_n_7 }),
        .S({\Incrementer_i[20]_i_2_n_0 ,\Incrementer_i[20]_i_3_n_0 ,\Incrementer_i[20]_i_4_n_0 ,\Incrementer_i[20]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1_n_6 ),
        .Q(Incrementer_i_reg[21]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1_n_5 ),
        .Q(Incrementer_i_reg[22]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[20]_i_1_n_4 ),
        .Q(Incrementer_i_reg[23]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_7 ),
        .Q(Incrementer_i_reg[24]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[24]_i_1 
       (.CI(\Incrementer_i_reg[20]_i_1_n_0 ),
        .CO({\Incrementer_i_reg[24]_i_1_n_0 ,\Incrementer_i_reg[24]_i_1_n_1 ,\Incrementer_i_reg[24]_i_1_n_2 ,\Incrementer_i_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O({\Incrementer_i_reg[24]_i_1_n_4 ,\Incrementer_i_reg[24]_i_1_n_5 ,\Incrementer_i_reg[24]_i_1_n_6 ,\Incrementer_i_reg[24]_i_1_n_7 }),
        .S({\Incrementer_i[24]_i_2_n_0 ,\Incrementer_i[24]_i_3_n_0 ,\Incrementer_i[24]_i_4_n_0 ,\Incrementer_i[24]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_6 ),
        .Q(Incrementer_i_reg[25]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_5 ),
        .Q(Incrementer_i_reg[26]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_4 ),
        .Q(Incrementer_i_reg[27]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1_n_7 ),
        .Q(Incrementer_i_reg[28]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[28]_i_1 
       (.CI(\Incrementer_i_reg[24]_i_1_n_0 ),
        .CO({\NLW_Incrementer_i_reg[28]_i_1_CO_UNCONNECTED [3],\Incrementer_i_reg[28]_i_1_n_1 ,\Incrementer_i_reg[28]_i_1_n_2 ,\Incrementer_i_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O({\Incrementer_i_reg[28]_i_1_n_4 ,\Incrementer_i_reg[28]_i_1_n_5 ,\Incrementer_i_reg[28]_i_1_n_6 ,\Incrementer_i_reg[28]_i_1_n_7 }),
        .S({\Incrementer_i[28]_i_2_n_0 ,\Incrementer_i[28]_i_3_n_0 ,\Incrementer_i[28]_i_4_n_0 ,\Incrementer_i[28]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1_n_6 ),
        .Q(Incrementer_i_reg[29]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_5 ),
        .Q(Incrementer_i_reg[2]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1_n_5 ),
        .Q(Incrementer_i_reg[30]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[28]_i_1_n_4 ),
        .Q(Incrementer_i_reg[31]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_4 ),
        .Q(Incrementer_i_reg[3]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1_n_7 ),
        .Q(Incrementer_i_reg[4]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[4]_i_1 
       (.CI(\Incrementer_i_reg[0]_i_1_n_0 ),
        .CO({\Incrementer_i_reg[4]_i_1_n_0 ,\Incrementer_i_reg[4]_i_1_n_1 ,\Incrementer_i_reg[4]_i_1_n_2 ,\Incrementer_i_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\Incrementer_i_reg[4]_i_1_n_4 ,\Incrementer_i_reg[4]_i_1_n_5 ,\Incrementer_i_reg[4]_i_1_n_6 ,\Incrementer_i_reg[4]_i_1_n_7 }),
        .S({\Incrementer_i[4]_i_2_n_0 ,\Incrementer_i[4]_i_3_n_0 ,\Incrementer_i[4]_i_4_n_0 ,\Incrementer_i[4]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1_n_6 ),
        .Q(Incrementer_i_reg[5]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1_n_5 ),
        .Q(Incrementer_i_reg[6]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[4]_i_1_n_4 ),
        .Q(Incrementer_i_reg[7]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_7 ),
        .Q(Incrementer_i_reg[8]),
        .R(\Accum_i_reg[32]_0 [0]));
  CARRY4 \Incrementer_i_reg[8]_i_1 
       (.CI(\Incrementer_i_reg[4]_i_1_n_0 ),
        .CO({\Incrementer_i_reg[8]_i_1_n_0 ,\Incrementer_i_reg[8]_i_1_n_1 ,\Incrementer_i_reg[8]_i_1_n_2 ,\Incrementer_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\Incrementer_i_reg[8]_i_1_n_4 ,\Incrementer_i_reg[8]_i_1_n_5 ,\Incrementer_i_reg[8]_i_1_n_6 ,\Incrementer_i_reg[8]_i_1_n_7 }),
        .S({\Incrementer_i[8]_i_2_n_0 ,\Incrementer_i[8]_i_3_n_0 ,\Incrementer_i[8]_i_4_n_0 ,\Incrementer_i[8]_i_5_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_6 ),
        .Q(Incrementer_i_reg[9]),
        .R(\Accum_i_reg[32]_0 [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\Incrementer_reg[31]_0 [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\Incrementer_reg[31]_0 [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\Incrementer_reg[31]_0 [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\Incrementer_reg[31]_0 [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\Incrementer_reg[31]_0 [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\Incrementer_reg[31]_0 [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\Incrementer_reg[31]_0 [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\Incrementer_reg[31]_0 [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\Incrementer_reg[31]_0 [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\Incrementer_reg[31]_0 [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\Incrementer_reg[31]_0 [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\Incrementer_reg[31]_0 [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\Incrementer_reg[31]_0 [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\Incrementer_reg[31]_0 [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\Incrementer_reg[31]_0 [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\Incrementer_reg[31]_0 [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\Incrementer_reg[31]_0 [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\Incrementer_reg[31]_0 [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\Incrementer_reg[31]_0 [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\Incrementer_reg[31]_0 [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\Incrementer_reg[31]_0 [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\Incrementer_reg[31]_0 [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\Incrementer_reg[31]_0 [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\Incrementer_reg[31]_0 [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\Incrementer_reg[31]_0 [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\Incrementer_reg[31]_0 [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\Incrementer_reg[31]_0 [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\Incrementer_reg[31]_0 [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\Incrementer_reg[31]_0 [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\Incrementer_reg[31]_0 [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\Incrementer_reg[31]_0 [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\Incrementer_reg[31]_0 [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\incrementer_input_reg_val_i_reg[31]_0 [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_advanced
   (Metrics_Cnt_Reset,
    p_0_in,
    interrupt,
    trigger_in_ack,
    rvalid_reg,
    arready_i_reg,
    awready_i_reg,
    s_axi_bvalid,
    Q,
    s_axi_wready,
    \Count_Out_i_reg[32] ,
    \Beat_fifo_Wr_data_reg[63] ,
    \Rd_Latency_Fifo_Wr_Data_reg[32] ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31] ,
    \Beat_fifo_Wr_data_reg[63]_0 ,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ,
    s_axi_rdata,
    out,
    O173,
    p_51_in,
    O175,
    F1_Wr_En,
    O176,
    O177,
    E,
    O178,
    O179,
    Ext_Trig_Metric_en_reg,
    O180,
    O181,
    Ext_Trig_Metric_en_reg_0,
    O182,
    O183,
    Rd_Latency_Fifo_Wr_En_reg,
    O184,
    O187,
    Beat_fifo_Wr_en_reg,
    O188,
    O189,
    O190,
    Ext_Trig_Metric_en_reg_1,
    O191,
    O192,
    O193,
    O194,
    O196,
    O197,
    F1_Wr_Data,
    \rptr_reg[4] ,
    O244,
    p_51_in_0,
    O246,
    F1_Wr_En_1,
    O247,
    O248,
    Write_iss_going_on_reg,
    O249,
    O250,
    Ext_Trig_Metric_en_reg_2,
    O251,
    O252,
    Ext_Trig_Metric_en_reg_3,
    O253,
    O254,
    Rd_Latency_Fifo_Wr_En_reg_0,
    O255,
    O258,
    Beat_fifo_Wr_en_reg_0,
    O259,
    O260,
    O261,
    Ext_Trig_Metric_en_reg_4,
    O262,
    O263,
    O264,
    O265,
    O267,
    O268,
    F1_Wr_Data_2,
    core_aresetn,
    slot_1_axi_aclk,
    Din,
    ext_clk_1,
    core_aclk,
    dout0_3,
    dout0_4,
    dout0_5,
    dout0_6,
    dout0_7,
    slot_1_axi_arid,
    slot_0_axi_aclk,
    dout0_8,
    dout0_9,
    dout0_10,
    dout0_11,
    dout0_12,
    slot_0_axi_arid,
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ,
    ext_clk_0,
    s_axi_aclk,
    trigger_in,
    ext_rstn_1,
    ext_rstn_0,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    D,
    dout0,
    \dout_reg[32] ,
    \dout_reg[32]_0 ,
    \dout_reg[63] ,
    \dout_reg[31] ,
    slot_1_axi_wstrb,
    \s_level_out_bus_d1_cdc_to_reg[1] ,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    \dout_reg[7] ,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    \dout_reg[63]_0 ,
    \dout_reg[31]_0 ,
    slot_0_axi_wstrb,
    \s_level_out_bus_d1_cdc_to_reg[1]_0 ,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    s_axi_awaddr,
    s_axi_wdata,
    SR,
    s_axi_aresetn,
    s_axi_araddr,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    slot_1_axi_rid,
    slot_1_axi_awid,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axi_bvalid,
    slot_1_axi_rlast,
    slot_1_axi_bid,
    slot_1_axi_bready,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    slot_0_axi_rid,
    slot_0_axi_awid,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_bvalid,
    slot_0_axi_rlast,
    slot_0_axi_bid,
    slot_0_axi_bready,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] );
  output Metrics_Cnt_Reset;
  output p_0_in;
  output interrupt;
  output trigger_in_ack;
  output rvalid_reg;
  output arready_i_reg;
  output awready_i_reg;
  output s_axi_bvalid;
  output [32:0]Q;
  output s_axi_wready;
  output [32:0]\Count_Out_i_reg[32] ;
  output [63:0]\Beat_fifo_Wr_data_reg[63] ;
  output [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  output [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31] ;
  output [63:0]\Beat_fifo_Wr_data_reg[63]_0 ;
  output [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  output [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ;
  output [31:0]s_axi_rdata;
  output [4:0]out;
  output [4:0]O173;
  output p_51_in;
  output [4:0]O175;
  output F1_Wr_En;
  output [4:0]O176;
  output [4:0]O177;
  output [0:0]E;
  output [4:0]O178;
  output [4:0]O179;
  output [0:0]Ext_Trig_Metric_en_reg;
  output [4:0]O180;
  output [4:0]O181;
  output [0:0]Ext_Trig_Metric_en_reg_0;
  output [4:0]O182;
  output [4:0]O183;
  output [0:0]Rd_Latency_Fifo_Wr_En_reg;
  output [4:0]O184;
  output [4:0]O187;
  output [0:0]Beat_fifo_Wr_en_reg;
  output [4:0]O188;
  output [4:0]O189;
  output [4:0]O190;
  output [0:0]Ext_Trig_Metric_en_reg_1;
  output [4:0]O191;
  output [4:0]O192;
  output [4:0]O193;
  output [4:0]O194;
  output [4:0]O196;
  output [4:0]O197;
  output F1_Wr_Data;
  output [4:0]\rptr_reg[4] ;
  output [4:0]O244;
  output p_51_in_0;
  output [4:0]O246;
  output F1_Wr_En_1;
  output [4:0]O247;
  output [4:0]O248;
  output [0:0]Write_iss_going_on_reg;
  output [4:0]O249;
  output [4:0]O250;
  output [0:0]Ext_Trig_Metric_en_reg_2;
  output [4:0]O251;
  output [4:0]O252;
  output [0:0]Ext_Trig_Metric_en_reg_3;
  output [4:0]O253;
  output [4:0]O254;
  output [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  output [4:0]O255;
  output [4:0]O258;
  output [0:0]Beat_fifo_Wr_en_reg_0;
  output [4:0]O259;
  output [4:0]O260;
  output [4:0]O261;
  output [0:0]Ext_Trig_Metric_en_reg_4;
  output [4:0]O262;
  output [4:0]O263;
  output [4:0]O264;
  output [4:0]O265;
  output [4:0]O267;
  output [4:0]O268;
  output F1_Wr_Data_2;
  input core_aresetn;
  input slot_1_axi_aclk;
  input [2:0]Din;
  input ext_clk_1;
  input core_aclk;
  input dout0_3;
  input dout0_4;
  input dout0_5;
  input dout0_6;
  input dout0_7;
  input [0:0]slot_1_axi_arid;
  input slot_0_axi_aclk;
  input dout0_8;
  input dout0_9;
  input dout0_10;
  input dout0_11;
  input dout0_12;
  input [0:0]slot_0_axi_arid;
  input [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ;
  input ext_clk_0;
  input s_axi_aclk;
  input trigger_in;
  input ext_rstn_1;
  input ext_rstn_0;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input [7:0]D;
  input [32:0]dout0;
  input [32:0]\dout_reg[32] ;
  input [32:0]\dout_reg[32]_0 ;
  input [63:0]\dout_reg[63] ;
  input [31:0]\dout_reg[31] ;
  input [3:0]slot_1_axi_wstrb;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;
  input slot_1_axi_wlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [7:0]\dout_reg[7] ;
  input [32:0]\dout_reg[32]_1 ;
  input [32:0]\dout_reg[32]_2 ;
  input [32:0]\dout_reg[32]_3 ;
  input [63:0]\dout_reg[63]_0 ;
  input [31:0]\dout_reg[31]_0 ;
  input [3:0]slot_0_axi_wstrb;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  input slot_0_axi_wlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input [15:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [0:0]SR;
  input s_axi_aresetn;
  input [15:0]s_axi_araddr;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input [0:0]slot_1_axi_rid;
  input [0:0]slot_1_axi_awid;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axi_bvalid;
  input slot_1_axi_rlast;
  input [0:0]slot_1_axi_bid;
  input slot_1_axi_bready;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input [0:0]slot_0_axi_rid;
  input [0:0]slot_0_axi_awid;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_bvalid;
  input slot_0_axi_rlast;
  input [0:0]slot_0_axi_bid;
  input slot_0_axi_bready;
  input \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;

  wire ARID_reg;
  wire ARID_reg_8;
  wire Acc_OF_0;
  wire Acc_OF_1;
  wire Acc_OF_2;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Addr_7downto4_is_0x1;
  wire [63:0]\Beat_fifo_Wr_data_reg[63] ;
  wire [63:0]\Beat_fifo_Wr_data_reg[63]_0 ;
  wire Beat_fifo_Wr_en;
  wire Beat_fifo_Wr_en_9;
  wire [0:0]Beat_fifo_Wr_en_reg;
  wire [0:0]Beat_fifo_Wr_en_reg_0;
  wire [9:2]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire Carry_Out;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [32:32]Count_Out_i;
  wire [32:0]\Count_Out_i_reg[32] ;
  wire [7:0]D;
  wire [2:0]Din;
  wire [0:0]E;
  wire En_Id_Based_sync;
  wire Enlog_Reg_Set_Rd_En;
  wire Event_Log_Set_Rd_En;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_0;
  wire Ext_Trig_Metric_en;
  wire Ext_Trig_Metric_en_7;
  wire [0:0]Ext_Trig_Metric_en_reg;
  wire [0:0]Ext_Trig_Metric_en_reg_0;
  wire [0:0]Ext_Trig_Metric_en_reg_1;
  wire [0:0]Ext_Trig_Metric_en_reg_2;
  wire [0:0]Ext_Trig_Metric_en_reg_3;
  wire [0:0]Ext_Trig_Metric_en_reg_4;
  wire [1:0]External_Event_Cnt_En;
  wire F12_Rd_Vld;
  wire F12_Rd_Vld_12;
  wire F1_Rd_Data;
  wire F1_Rd_Data_20;
  wire F1_Wr_Data;
  wire F1_Wr_Data_2;
  wire F1_Wr_En;
  wire F1_Wr_En_1;
  wire F2_Rd_Data;
  wire F2_Rd_Data_19;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg__0_13;
  wire [32:0]FBC1_Rd_Data;
  wire [34:1]FBC1_Rd_Data_4;
  wire FBC_Rd_Data;
  wire FBC_Rd_Data_18;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_16;
  wire \FBC_WR_BEAT_CNT/empty2__0 ;
  wire \FBC_WR_BEAT_CNT/empty2__0_32 ;
  wire [0:0]FSWI1_Rd_Data;
  wire [31:1]FSWI1_Rd_Data_3;
  wire FSWI_Rd_Data;
  wire FSWI_Rd_Data_17;
  wire FSWI_Rd_Vld;
  wire FSWI_Rd_Vld_10;
  wire FWL_Rd_Data;
  wire FWL_Rd_Vld;
  wire [31:0]\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in ;
  wire \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in_Valid ;
  wire [32:32]\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in ;
  wire \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in_Valid ;
  wire [32:15]\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val ;
  wire \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  wire \GEN_SLOT1.metric_calc_inst1_n_20 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_201 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_202 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_203 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_204 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_205 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_206 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_207 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_208 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_209 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_210 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_211 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_212 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_213 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_214 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_215 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_216 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_217 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_218 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_219 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_220 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_221 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_222 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_223 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_224 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_225 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_226 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_227 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_228 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_229 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_23 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_230 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_231 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_232 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_233 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_234 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_235 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_236 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_237 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_238 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_239 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_240 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_241 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_242 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_243 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_244 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_245 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_246 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_247 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_248 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_249 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_266 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_267 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_268 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_269 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_270 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_271 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_272 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_273 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_274 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_275 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_276 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_277 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_278 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_279 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_28 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_280 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_281 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_282 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_283 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_284 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_285 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_286 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_287 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_288 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_289 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_290 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_291 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_292 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_293 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_294 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_295 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_296 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_297 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_298 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_299 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_300 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_301 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_302 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_303 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_304 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_305 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_306 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_307 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_308 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_309 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_310 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_358 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_359 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_360 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_361 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_362 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_363 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_364 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_365 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_366 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_367 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_368 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_369 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_370 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_371 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_372 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_373 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_374 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_375 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_407 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_408 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_409 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_410 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_411 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_412 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_413 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_414 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_415 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_416 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_417 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_418 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_419 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_420 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_421 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_422 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_423 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_424 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_456 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_457 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_458 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_459 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_460 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_461 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_462 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_463 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_464 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_465 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_466 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_467 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_468 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_469 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_470 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_471 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_472 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_64 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_65 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_66 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_67 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_68 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_69 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_70 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_71 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_72 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_73 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_74 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_75 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_76 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_77 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_779 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_78 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_780 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_79 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_80 ;
  wire \GEN_SLOT1.mon_fifo_ext_event1_inst_n_0 ;
  wire \GEN_SLOT1.mon_fifo_ext_event1_inst_n_1 ;
  wire \GEN_SLOT1.mon_fifo_ext_event1_inst_n_2 ;
  wire [31:0]Global_Clk_Cnt;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_Reset_sync;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire Global_Intr_En;
  wire Global_Intr_En_i_1_n_0;
  wire ID2_Mask_Rd_En;
  wire ID2_Mask_Wr_En;
  wire ID_Mask_Rd_En;
  wire ID_Mask_Wr_En;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_DataValid;
  wire Incr_Reg_Set_Rd_En;
  wire [31:0]Incrementer_0;
  wire [31:0]Incrementer_1;
  wire [31:0]Incrementer_2;
  wire Interval_Cnt_En;
  wire Interval_Cnt_En0;
  wire Interval_Cnt_En_i_1_n_0;
  wire Interval_Cnt_Ld_i_1_n_0;
  wire Interval_Cnt_Ld_sync;
  wire [12:0]Intr_Reg_IER;
  wire Intr_Reg_IER_Wr_En;
  wire [5:0]Intr_Reg_ISR;
  wire Intr_Reg_ISR_Wr_En;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d1;
  wire Latency_ID2_Rd_En;
  wire Latency_ID2_Wr_En;
  wire Latency_ID_Rd_En;
  wire Latency_ID_Wr_En;
  wire [31:0]Metric_Cnt_0;
  wire [31:0]Metric_Cnt_1;
  wire [31:0]Metric_Cnt_2;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire [5:0]Metric_Sel_0;
  wire [5:0]Metric_Sel_1;
  wire [5:0]Metric_Sel_2;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metric_Sel_Reg_0_Wr_En;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_Int_33;
  wire Metrics_Cnt_Reset;
  wire Metrics_Cnt_Reset_Final__0;
  wire [1:0]Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire Mst_Rd_Idle_Cnt_En0_29;
  wire [1:0]Num_BValids_En;
  wire Num_BValids_En0;
  wire Num_BValids_En0_27;
  wire [1:0]Num_RLasts_En;
  wire Num_RLasts_En0;
  wire Num_RLasts_En0_34;
  wire [4:0]O173;
  wire [4:0]O175;
  wire [4:0]O176;
  wire [4:0]O177;
  wire [4:0]O178;
  wire [4:0]O179;
  wire [4:0]O180;
  wire [4:0]O181;
  wire [4:0]O182;
  wire [4:0]O183;
  wire [4:0]O184;
  wire [4:0]O187;
  wire [4:0]O188;
  wire [4:0]O189;
  wire [4:0]O190;
  wire [4:0]O191;
  wire [4:0]O192;
  wire [4:0]O193;
  wire [4:0]O194;
  wire [4:0]O196;
  wire [4:0]O197;
  wire [4:0]O244;
  wire [4:0]O246;
  wire [4:0]O247;
  wire [4:0]O248;
  wire [4:0]O249;
  wire [4:0]O250;
  wire [4:0]O251;
  wire [4:0]O252;
  wire [4:0]O253;
  wire [4:0]O254;
  wire [4:0]O255;
  wire [4:0]O258;
  wire [4:0]O259;
  wire [4:0]O260;
  wire [4:0]O261;
  wire [4:0]O262;
  wire [4:0]O263;
  wire [4:0]O264;
  wire [4:0]O265;
  wire [4:0]O267;
  wire [4:0]O268;
  wire [32:0]Q;
  wire [15:0]Range_Reg_0;
  wire Range_Reg_0_CDC0;
  wire [15:0]Range_Reg_1;
  wire Range_Reg_1_CDC0;
  wire [15:0]Range_Reg_2;
  wire Range_Reg_2_CDC0;
  wire Rd_Add_Issue6_out;
  wire Rd_Add_Issue6_out_26;
  wire Rd_En_sync;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En2_24;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire Rd_Latency_Fifo_Wr_En1;
  wire Rd_Latency_Fifo_Wr_En1_25;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  wire Read_Beat_Cnt_En1;
  wire Read_Beat_Cnt_En1_28;
  wire [1:0]Read_Latency_En;
  wire Reset_On_Sample_Int_Lapse_i_1_n_0;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire Rng_Reg_Set_Rd_En;
  wire [1:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire Rtrans_Cnt_En0_30;
  wire [31:0]S0_Max_Read_Latency;
  wire [31:0]S0_Max_Write_Latency;
  wire [31:0]S0_Min_Read_Latency;
  wire [31:0]S0_Min_Write_Latency;
  wire [16:0]S0_Read_Byte_Cnt;
  wire S0_Read_Byte_Cnt_En;
  wire [31:0]S0_Read_Latency;
  wire [2:2]S0_S_Null_Byte_Cnt;
  wire [16:1]S0_Write_Byte_Cnt;
  wire [31:0]S0_Write_Latency;
  wire [16:0]S1_Max_Read_Latency;
  wire [31:0]S1_Max_Write_Latency;
  wire [31:0]S1_Min_Read_Latency;
  wire [31:0]S1_Min_Write_Latency;
  wire [16:0]S1_Read_Byte_Cnt;
  wire S1_Read_Byte_Cnt_En;
  wire [31:0]S1_Read_Latency;
  wire [2:2]S1_S_Null_Byte_Cnt;
  wire [31:2]S1_Write_Byte_Cnt;
  wire [31:0]S1_Write_Latency;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire [31:0]Samp_Incrementer_0;
  wire [31:0]Samp_Incrementer_1;
  wire [31:0]Samp_Incrementer_2;
  wire [31:0]Samp_Metric_Cnt_0;
  wire [31:0]Samp_Metric_Cnt_1;
  wire [31:0]Samp_Metric_Cnt_2;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_En__0;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire Sample_Interval_i_reg_CDC0;
  wire Sample_Reg_Rd_En;
  wire Sel_Reg_Set_Rd_En;
  wire [1:0]Slv_Wr_Idle_Cnt_En;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31] ;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ;
  wire Status_Reg_Set_Rd_En;
  wire Use_Ext_Trig;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire [1:0]Write_Beat_Cnt_En;
  wire [0:0]Write_Latency_En;
  wire [0:0]Write_iss_going_on_reg;
  wire [1:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire Wtrans_Cnt_En0_31;
  wire arready_i_reg;
  wire awready_i_reg;
  wire axi_interface_inst_n_13;
  wire axi_interface_inst_n_15;
  wire axi_interface_inst_n_16;
  wire axi_interface_inst_n_17;
  wire axi_interface_inst_n_18;
  wire axi_interface_inst_n_19;
  wire axi_interface_inst_n_21;
  wire axi_interface_inst_n_22;
  wire axi_interface_inst_n_64;
  wire [31:0]\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in ;
  wire \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in_Valid ;
  wire [32:32]\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/accumulate ;
  wire [31:0]\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val ;
  wire \cdc_sync_inst1/p_0_in ;
  wire \cdc_sync_inst1/p_0_in0_in ;
  wire \cdc_sync_inst1/p_1_in ;
  wire \cdc_sync_inst1/p_in_d1_cdc_from_reg0 ;
  wire \cdc_sync_inst1/s_out_re ;
  wire \cdc_sync_inst2/p_0_in ;
  wire \cdc_sync_inst2/p_0_in0_in ;
  wire \cdc_sync_inst2/p_1_in ;
  wire \cdc_sync_inst2/p_in_d1_cdc_from_reg0 ;
  wire \cdc_sync_inst2/s_out_re ;
  wire core_aclk;
  wire core_aresetn;
  wire \counter_inst/Overflow ;
  wire [32:0]dout0;
  wire dout0_10;
  wire dout0_11;
  wire dout0_12;
  wire dout0_3;
  wire dout0_4;
  wire dout0_5;
  wire dout0_6;
  wire dout0_7;
  wire dout0_8;
  wire dout0_9;
  wire [31:0]\dout_reg[31] ;
  wire [31:0]\dout_reg[31]_0 ;
  wire [32:0]\dout_reg[32] ;
  wire [32:0]\dout_reg[32]_0 ;
  wire [32:0]\dout_reg[32]_1 ;
  wire [32:0]\dout_reg[32]_2 ;
  wire [32:0]\dout_reg[32]_3 ;
  wire [63:0]\dout_reg[63] ;
  wire [63:0]\dout_reg[63]_0 ;
  wire [7:0]\dout_reg[7] ;
  wire ext_clk_0;
  wire ext_clk_1;
  wire ext_rstn_0;
  wire ext_rstn_1;
  wire [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ;
  wire id_matched_return01_out;
  wire id_matched_return01_out_23;
  wire id_matched_return07_out;
  wire id_matched_return07_out_21;
  wire interrupt;
  wire metric_calc_inst0_n_100;
  wire metric_calc_inst0_n_101;
  wire metric_calc_inst0_n_102;
  wire metric_calc_inst0_n_103;
  wire metric_calc_inst0_n_104;
  wire metric_calc_inst0_n_105;
  wire metric_calc_inst0_n_106;
  wire metric_calc_inst0_n_107;
  wire metric_calc_inst0_n_108;
  wire metric_calc_inst0_n_109;
  wire metric_calc_inst0_n_110;
  wire metric_calc_inst0_n_19;
  wire metric_calc_inst0_n_22;
  wire metric_calc_inst0_n_261;
  wire metric_calc_inst0_n_262;
  wire metric_calc_inst0_n_263;
  wire metric_calc_inst0_n_264;
  wire metric_calc_inst0_n_265;
  wire metric_calc_inst0_n_266;
  wire metric_calc_inst0_n_267;
  wire metric_calc_inst0_n_268;
  wire metric_calc_inst0_n_269;
  wire metric_calc_inst0_n_27;
  wire metric_calc_inst0_n_270;
  wire metric_calc_inst0_n_271;
  wire metric_calc_inst0_n_272;
  wire metric_calc_inst0_n_273;
  wire metric_calc_inst0_n_274;
  wire metric_calc_inst0_n_275;
  wire metric_calc_inst0_n_276;
  wire metric_calc_inst0_n_277;
  wire metric_calc_inst0_n_278;
  wire metric_calc_inst0_n_279;
  wire metric_calc_inst0_n_280;
  wire metric_calc_inst0_n_281;
  wire metric_calc_inst0_n_282;
  wire metric_calc_inst0_n_283;
  wire metric_calc_inst0_n_284;
  wire metric_calc_inst0_n_285;
  wire metric_calc_inst0_n_286;
  wire metric_calc_inst0_n_287;
  wire metric_calc_inst0_n_288;
  wire metric_calc_inst0_n_289;
  wire metric_calc_inst0_n_290;
  wire metric_calc_inst0_n_291;
  wire metric_calc_inst0_n_292;
  wire metric_calc_inst0_n_293;
  wire metric_calc_inst0_n_294;
  wire metric_calc_inst0_n_295;
  wire metric_calc_inst0_n_296;
  wire metric_calc_inst0_n_297;
  wire metric_calc_inst0_n_298;
  wire metric_calc_inst0_n_299;
  wire metric_calc_inst0_n_300;
  wire metric_calc_inst0_n_301;
  wire metric_calc_inst0_n_302;
  wire metric_calc_inst0_n_303;
  wire metric_calc_inst0_n_304;
  wire metric_calc_inst0_n_305;
  wire metric_calc_inst0_n_306;
  wire metric_calc_inst0_n_307;
  wire metric_calc_inst0_n_308;
  wire metric_calc_inst0_n_309;
  wire metric_calc_inst0_n_310;
  wire metric_calc_inst0_n_311;
  wire metric_calc_inst0_n_61;
  wire metric_calc_inst0_n_666;
  wire metric_calc_inst0_n_667;
  wire metric_calc_inst0_n_94;
  wire metric_calc_inst0_n_95;
  wire metric_calc_inst0_n_96;
  wire metric_calc_inst0_n_97;
  wire metric_calc_inst0_n_98;
  wire metric_calc_inst0_n_99;
  wire metric_counters_inst_n_10;
  wire metric_counters_inst_n_11;
  wire metric_counters_inst_n_12;
  wire metric_counters_inst_n_13;
  wire metric_counters_inst_n_14;
  wire metric_counters_inst_n_15;
  wire metric_counters_inst_n_16;
  wire metric_counters_inst_n_17;
  wire metric_counters_inst_n_18;
  wire metric_counters_inst_n_19;
  wire metric_counters_inst_n_20;
  wire metric_counters_inst_n_21;
  wire metric_counters_inst_n_22;
  wire metric_counters_inst_n_23;
  wire metric_counters_inst_n_24;
  wire metric_counters_inst_n_25;
  wire metric_counters_inst_n_26;
  wire metric_counters_inst_n_27;
  wire metric_counters_inst_n_28;
  wire metric_counters_inst_n_29;
  wire metric_counters_inst_n_3;
  wire metric_counters_inst_n_30;
  wire metric_counters_inst_n_31;
  wire metric_counters_inst_n_32;
  wire metric_counters_inst_n_33;
  wire metric_counters_inst_n_34;
  wire metric_counters_inst_n_35;
  wire metric_counters_inst_n_36;
  wire metric_counters_inst_n_37;
  wire metric_counters_inst_n_38;
  wire metric_counters_inst_n_39;
  wire metric_counters_inst_n_40;
  wire metric_counters_inst_n_41;
  wire metric_counters_inst_n_42;
  wire metric_counters_inst_n_43;
  wire metric_counters_inst_n_44;
  wire metric_counters_inst_n_45;
  wire metric_counters_inst_n_46;
  wire metric_counters_inst_n_47;
  wire metric_counters_inst_n_48;
  wire metric_counters_inst_n_49;
  wire metric_counters_inst_n_5;
  wire metric_counters_inst_n_50;
  wire metric_counters_inst_n_51;
  wire metric_counters_inst_n_52;
  wire metric_counters_inst_n_53;
  wire metric_counters_inst_n_54;
  wire metric_counters_inst_n_55;
  wire metric_counters_inst_n_56;
  wire metric_counters_inst_n_7;
  wire metric_counters_inst_n_9;
  wire mon_fifo_ext_event0_inst_n_0;
  wire mon_fifo_ext_event0_inst_n_1;
  wire mon_fifo_ext_event0_inst_n_2;
  wire [4:0]out;
  wire p_0_in;
  wire p_1_in;
  wire p_25_in;
  wire p_46_in;
  wire p_46_in_15;
  wire p_51_in;
  wire p_51_in_0;
  wire p_54_in;
  wire p_54_in_2;
  wire register_module_inst_n_124;
  wire register_module_inst_n_125;
  wire register_module_inst_n_130;
  wire register_module_inst_n_131;
  wire register_module_inst_n_132;
  wire register_module_inst_n_165;
  wire register_module_inst_n_198;
  wire register_module_inst_n_231;
  wire register_module_inst_n_232;
  wire register_module_inst_n_233;
  wire register_module_inst_n_234;
  wire register_module_inst_n_235;
  wire register_module_inst_n_236;
  wire register_module_inst_n_237;
  wire register_module_inst_n_238;
  wire register_module_inst_n_239;
  wire register_module_inst_n_240;
  wire register_module_inst_n_241;
  wire register_module_inst_n_242;
  wire register_module_inst_n_243;
  wire register_module_inst_n_246;
  wire register_module_inst_n_248;
  wire register_module_inst_n_250;
  wire register_module_inst_n_251;
  wire register_module_inst_n_252;
  wire register_module_inst_n_253;
  wire register_module_inst_n_254;
  wire register_module_inst_n_255;
  wire register_module_inst_n_256;
  wire register_module_inst_n_257;
  wire register_module_inst_n_258;
  wire register_module_inst_n_259;
  wire register_module_inst_n_260;
  wire register_module_inst_n_261;
  wire register_module_inst_n_262;
  wire register_module_inst_n_263;
  wire register_module_inst_n_264;
  wire register_module_inst_n_265;
  wire register_module_inst_n_266;
  wire register_module_inst_n_267;
  wire register_module_inst_n_268;
  wire register_module_inst_n_27;
  wire register_module_inst_n_43;
  wire register_module_inst_n_59;
  wire register_module_inst_n_60;
  wire register_module_inst_n_61;
  wire register_module_inst_n_62;
  wire rid_match_reg;
  wire rid_match_reg_14;
  wire [4:0]\rptr_reg[4] ;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n_1;
  wire rvalid_reg;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  wire [0:0]s_level_out_bus_d6;
  wire slot_0_axi_aclk;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [3:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_1_axi_aclk;
  wire [0:0]slot_1_axi_arid;
  wire slot_1_axi_arready;
  wire slot_1_axi_arvalid;
  wire [0:0]slot_1_axi_awid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire [0:0]slot_1_axi_bid;
  wire slot_1_axi_bready;
  wire slot_1_axi_bvalid;
  wire [0:0]slot_1_axi_rid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire trigger_in;
  wire trigger_in_ack;
  wire trigger_in_sync;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_6;
  wire update_max_Wr_Lat_i_1__0_n_0;
  wire update_max_Wr_Lat_i_1_n_0;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_5;
  wire update_min_Wr_Lat_i_1__0_n_0;
  wire update_min_Wr_Lat_i_1_n_0;
  wire wid_match_reg;
  wire wid_match_reg_11;
  wire wid_match_reg_i_1__0_n_0;
  wire wid_match_reg_i_1_n_0;
  wire wr_latency_start;
  wire wr_latency_start_22;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_31 
       (.I0(FSWI_Rd_Vld),
        .I1(FSWI_Rd_Data),
        .O(Slv_Wr_Idle_Cnt_En[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_32 
       (.I0(FSWI_Rd_Vld_10),
        .I1(FSWI_Rd_Data_17),
        .O(Slv_Wr_Idle_Cnt_En[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_intl_cnt \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst 
       (.\Count_Out_i_reg[0] (register_module_inst_n_61),
        .\Count_Out_i_reg[32] (register_module_inst_n_60),
        .Interval_Cnt_Ld_sync(Interval_Cnt_Ld_sync),
        .O(Count_Out_i),
        .Overflow(\counter_inst/Overflow ),
        .SR(p_0_in),
        .Sample_Interval(Sample_Interval),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1 \GEN_SLOT1.ext_calc_inst1 
       (.Ext_Event_Valid_d1_reg_0(\GEN_SLOT1.mon_fifo_ext_event1_inst_n_1 ),
        .Ext_Event_d1_reg_0(\GEN_SLOT1.mon_fifo_ext_event1_inst_n_2 ),
        .Ext_Event_going_on(Ext_Event_going_on),
        .Ext_Event_going_on_reg_0(\GEN_SLOT1.mon_fifo_ext_event1_inst_n_0 ),
        .External_Event_Cnt_En(External_Event_Cnt_En[1]),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .rst_int_n(rst_int_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1 \GEN_SLOT1.metric_calc_inst1 
       (.ARID_reg(ARID_reg),
        .\Beat_fifo_Wr_data_reg[63]_0 (\Beat_fifo_Wr_data_reg[63] ),
        .Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .Beat_fifo_Wr_en_reg_0(Beat_fifo_Wr_en_reg),
        .\Count_Out_i_reg[0] (register_module_inst_n_43),
        .D(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val [31:1]),
        .E(p_46_in),
        .En_Id_Based(En_Id_Based_sync),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en_reg),
        .Ext_Trig_Metric_en_reg_1(Ext_Trig_Metric_en_reg_0),
        .Ext_Trig_Metric_en_reg_2(Ext_Trig_Metric_en_reg_1),
        .F12_Rd_Vld(F12_Rd_Vld),
        .F1_Rd_Data(F1_Rd_Data),
        .F1_Wr_Data(F1_Wr_Data),
        .F2_Rd_Data(F2_Rd_Data),
        .F34_Rd_Vld_reg__0(F34_Rd_Vld_reg__0),
        .FBC_Rd_Data(FBC_Rd_Data),
        .FBC_Rd_Vld(FBC_Rd_Vld),
        .FBC_Rd_Vld_0(FBC_Rd_Vld_16),
        .FBC_Rd_Vld_reg_0(\GEN_SLOT1.metric_calc_inst1_n_64 ),
        .FBC_Rd_Vld_reg_1(\GEN_SLOT1.metric_calc_inst1_n_65 ),
        .FBC_Rd_Vld_reg_10(\GEN_SLOT1.metric_calc_inst1_n_74 ),
        .FBC_Rd_Vld_reg_11(\GEN_SLOT1.metric_calc_inst1_n_75 ),
        .FBC_Rd_Vld_reg_12(\GEN_SLOT1.metric_calc_inst1_n_76 ),
        .FBC_Rd_Vld_reg_13(\GEN_SLOT1.metric_calc_inst1_n_77 ),
        .FBC_Rd_Vld_reg_14(\GEN_SLOT1.metric_calc_inst1_n_78 ),
        .FBC_Rd_Vld_reg_15(\GEN_SLOT1.metric_calc_inst1_n_79 ),
        .FBC_Rd_Vld_reg_2(\GEN_SLOT1.metric_calc_inst1_n_66 ),
        .FBC_Rd_Vld_reg_3(\GEN_SLOT1.metric_calc_inst1_n_67 ),
        .FBC_Rd_Vld_reg_4(\GEN_SLOT1.metric_calc_inst1_n_68 ),
        .FBC_Rd_Vld_reg_5(\GEN_SLOT1.metric_calc_inst1_n_69 ),
        .FBC_Rd_Vld_reg_6(\GEN_SLOT1.metric_calc_inst1_n_70 ),
        .FBC_Rd_Vld_reg_7(\GEN_SLOT1.metric_calc_inst1_n_71 ),
        .FBC_Rd_Vld_reg_8(\GEN_SLOT1.metric_calc_inst1_n_72 ),
        .FBC_Rd_Vld_reg_9(\GEN_SLOT1.metric_calc_inst1_n_73 ),
        .FSWI_Rd_Data(FSWI_Rd_Data),
        .FSWI_Rd_Vld(FSWI_Rd_Vld),
        .FSWI_Rd_Vld_1(FSWI_Rd_Vld_10),
        .FSWI_Rd_Vld_reg_0(\GEN_SLOT1.metric_calc_inst1_n_80 ),
        .FSWI_Rd_Vld_reg_1(\GEN_SLOT1.metric_calc_inst1_n_358 ),
        .FSWI_Rd_Vld_reg_10(\GEN_SLOT1.metric_calc_inst1_n_367 ),
        .FSWI_Rd_Vld_reg_11(\GEN_SLOT1.metric_calc_inst1_n_368 ),
        .FSWI_Rd_Vld_reg_12(\GEN_SLOT1.metric_calc_inst1_n_369 ),
        .FSWI_Rd_Vld_reg_13(\GEN_SLOT1.metric_calc_inst1_n_370 ),
        .FSWI_Rd_Vld_reg_14(\GEN_SLOT1.metric_calc_inst1_n_371 ),
        .FSWI_Rd_Vld_reg_15(\GEN_SLOT1.metric_calc_inst1_n_372 ),
        .FSWI_Rd_Vld_reg_16(\GEN_SLOT1.metric_calc_inst1_n_373 ),
        .FSWI_Rd_Vld_reg_17(\GEN_SLOT1.metric_calc_inst1_n_407 ),
        .FSWI_Rd_Vld_reg_18(\GEN_SLOT1.metric_calc_inst1_n_408 ),
        .FSWI_Rd_Vld_reg_19(\GEN_SLOT1.metric_calc_inst1_n_409 ),
        .FSWI_Rd_Vld_reg_2(\GEN_SLOT1.metric_calc_inst1_n_359 ),
        .FSWI_Rd_Vld_reg_20(\GEN_SLOT1.metric_calc_inst1_n_410 ),
        .FSWI_Rd_Vld_reg_21(\GEN_SLOT1.metric_calc_inst1_n_411 ),
        .FSWI_Rd_Vld_reg_22(\GEN_SLOT1.metric_calc_inst1_n_412 ),
        .FSWI_Rd_Vld_reg_23(\GEN_SLOT1.metric_calc_inst1_n_413 ),
        .FSWI_Rd_Vld_reg_24(\GEN_SLOT1.metric_calc_inst1_n_414 ),
        .FSWI_Rd_Vld_reg_25(\GEN_SLOT1.metric_calc_inst1_n_415 ),
        .FSWI_Rd_Vld_reg_26(\GEN_SLOT1.metric_calc_inst1_n_416 ),
        .FSWI_Rd_Vld_reg_27(\GEN_SLOT1.metric_calc_inst1_n_417 ),
        .FSWI_Rd_Vld_reg_28(\GEN_SLOT1.metric_calc_inst1_n_418 ),
        .FSWI_Rd_Vld_reg_29(\GEN_SLOT1.metric_calc_inst1_n_419 ),
        .FSWI_Rd_Vld_reg_3(\GEN_SLOT1.metric_calc_inst1_n_360 ),
        .FSWI_Rd_Vld_reg_30(\GEN_SLOT1.metric_calc_inst1_n_420 ),
        .FSWI_Rd_Vld_reg_31(\GEN_SLOT1.metric_calc_inst1_n_421 ),
        .FSWI_Rd_Vld_reg_32(\GEN_SLOT1.metric_calc_inst1_n_422 ),
        .FSWI_Rd_Vld_reg_33(\GEN_SLOT1.metric_calc_inst1_n_456 ),
        .FSWI_Rd_Vld_reg_34(\GEN_SLOT1.metric_calc_inst1_n_457 ),
        .FSWI_Rd_Vld_reg_35(\GEN_SLOT1.metric_calc_inst1_n_458 ),
        .FSWI_Rd_Vld_reg_36(\GEN_SLOT1.metric_calc_inst1_n_459 ),
        .FSWI_Rd_Vld_reg_37(\GEN_SLOT1.metric_calc_inst1_n_460 ),
        .FSWI_Rd_Vld_reg_38(\GEN_SLOT1.metric_calc_inst1_n_461 ),
        .FSWI_Rd_Vld_reg_39(\GEN_SLOT1.metric_calc_inst1_n_462 ),
        .FSWI_Rd_Vld_reg_4(\GEN_SLOT1.metric_calc_inst1_n_361 ),
        .FSWI_Rd_Vld_reg_40(\GEN_SLOT1.metric_calc_inst1_n_463 ),
        .FSWI_Rd_Vld_reg_41(\GEN_SLOT1.metric_calc_inst1_n_464 ),
        .FSWI_Rd_Vld_reg_42(\GEN_SLOT1.metric_calc_inst1_n_465 ),
        .FSWI_Rd_Vld_reg_43(\GEN_SLOT1.metric_calc_inst1_n_466 ),
        .FSWI_Rd_Vld_reg_44(\GEN_SLOT1.metric_calc_inst1_n_467 ),
        .FSWI_Rd_Vld_reg_45(\GEN_SLOT1.metric_calc_inst1_n_468 ),
        .FSWI_Rd_Vld_reg_46(\GEN_SLOT1.metric_calc_inst1_n_469 ),
        .FSWI_Rd_Vld_reg_47(\GEN_SLOT1.metric_calc_inst1_n_470 ),
        .FSWI_Rd_Vld_reg_48(\GEN_SLOT1.metric_calc_inst1_n_471 ),
        .FSWI_Rd_Vld_reg_5(\GEN_SLOT1.metric_calc_inst1_n_362 ),
        .FSWI_Rd_Vld_reg_6(\GEN_SLOT1.metric_calc_inst1_n_363 ),
        .FSWI_Rd_Vld_reg_7(\GEN_SLOT1.metric_calc_inst1_n_364 ),
        .FSWI_Rd_Vld_reg_8(\GEN_SLOT1.metric_calc_inst1_n_365 ),
        .FSWI_Rd_Vld_reg_9(\GEN_SLOT1.metric_calc_inst1_n_366 ),
        .FWL_Rd_Data(FWL_Rd_Data),
        .FWL_Rd_Vld(FWL_Rd_Vld),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 (\GEN_SLOT1.metric_calc_inst1_n_374 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1 (\GEN_SLOT1.metric_calc_inst1_n_423 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2 (\GEN_SLOT1.metric_calc_inst1_n_472 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ({S1_Read_Byte_Cnt[16:3],S1_Read_Byte_Cnt[1:0]}),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0 (\GEN_SLOT1.metric_calc_inst1_n_310 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1 (\GEN_SLOT1.metric_calc_inst1_n_375 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2 (\GEN_SLOT1.metric_calc_inst1_n_424 ),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] (\GEN_SLOT1.metric_calc_inst1_n_248 ),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] (\GEN_SLOT1.metric_calc_inst1_n_246 ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] (\GEN_SLOT1.metric_calc_inst1_n_247 ),
        .\GEN_MUX_N_CNT.Add_in[0]_i_5__1 (S0_Read_Byte_Cnt[0]),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4 (register_module_inst_n_256),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4_0 (register_module_inst_n_232),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__0 (register_module_inst_n_262),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 (register_module_inst_n_233),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__1 (register_module_inst_n_268),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 (register_module_inst_n_234),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_17 (Write_Latency_En),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (metric_calc_inst0_n_267),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_0 (metric_calc_inst0_n_268),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_1 (metric_calc_inst0_n_269),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (metric_calc_inst0_n_270),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_0 (metric_calc_inst0_n_271),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_1 (metric_calc_inst0_n_272),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (metric_calc_inst0_n_273),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_0 (metric_calc_inst0_n_274),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_1 (metric_calc_inst0_n_275),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (metric_calc_inst0_n_276),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_0 (metric_calc_inst0_n_277),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_1 (metric_calc_inst0_n_278),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (metric_calc_inst0_n_279),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_0 (metric_calc_inst0_n_280),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_1 (metric_calc_inst0_n_281),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (metric_calc_inst0_n_282),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_0 (metric_calc_inst0_n_283),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_1 (metric_calc_inst0_n_284),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (metric_calc_inst0_n_285),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_0 (metric_calc_inst0_n_286),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_1 (metric_calc_inst0_n_287),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (metric_calc_inst0_n_288),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_0 (metric_calc_inst0_n_289),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_1 (metric_calc_inst0_n_290),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (metric_calc_inst0_n_291),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_0 (metric_calc_inst0_n_292),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_1 (metric_calc_inst0_n_293),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (metric_calc_inst0_n_294),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_0 (metric_calc_inst0_n_295),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_1 (metric_calc_inst0_n_296),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (metric_calc_inst0_n_297),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_0 (metric_calc_inst0_n_298),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_1 (metric_calc_inst0_n_299),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (metric_calc_inst0_n_300),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_0 (metric_calc_inst0_n_301),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_1 (metric_calc_inst0_n_302),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (metric_calc_inst0_n_303),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_0 (metric_calc_inst0_n_304),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_1 (metric_calc_inst0_n_305),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (register_module_inst_n_252),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_0 (register_module_inst_n_258),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_1 (register_module_inst_n_264),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (metric_calc_inst0_n_306),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_0 (metric_calc_inst0_n_307),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_1 (metric_calc_inst0_n_308),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (S0_Read_Latency[31:17]),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (register_module_inst_n_237),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (register_module_inst_n_251),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (register_module_inst_n_240),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (register_module_inst_n_257),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (register_module_inst_n_243),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (register_module_inst_n_263),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_6 (metric_calc_inst0_n_309),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_7 (metric_calc_inst0_n_310),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_8 (metric_calc_inst0_n_311),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (register_module_inst_n_253),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (FBC1_Rd_Data_4[31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (register_module_inst_n_254),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 (register_module_inst_n_266),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 (register_module_inst_n_231),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 (register_module_inst_n_267),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 (register_module_inst_n_165),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 (FSWI1_Rd_Data_3),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 (register_module_inst_n_255),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 (register_module_inst_n_259),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 (register_module_inst_n_260),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 (register_module_inst_n_198),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 (register_module_inst_n_261),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 (register_module_inst_n_265),
        .\Max_Read_Latency_Int_reg[16]_0 ({S1_Max_Read_Latency[16:3],S1_Max_Read_Latency[1:0]}),
        .\Max_Write_Latency_Int_reg[31]_0 (S1_Max_Write_Latency),
        .Metric_Sel_0({Metric_Sel_0[5],Metric_Sel_0[0]}),
        .Metric_Sel_1({Metric_Sel_1[5],Metric_Sel_1[0]}),
        .Metric_Sel_2({Metric_Sel_2[5],Metric_Sel_2[0]}),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int_33),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset),
        .\Min_Read_Latency_Int_reg[31]_0 (S1_Min_Read_Latency),
        .\Min_Write_Latency_Int_reg[31]_0 (S1_Min_Write_Latency),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En[1]),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0_29),
        .No_Rd_Ready_reg_0(\GEN_SLOT1.metric_calc_inst1_n_28 ),
        .Num_BValids_En(Num_BValids_En[1]),
        .Num_BValids_En0(Num_BValids_En0_27),
        .Num_RLasts_En(Num_RLasts_En[1]),
        .Num_RLasts_En0(Num_RLasts_En0_34),
        .O220(\GEN_SLOT1.metric_calc_inst1_n_779 ),
        .O221(\GEN_SLOT1.metric_calc_inst1_n_780 ),
        .Q(Q),
        .Rd_Add_Issue6_out(Rd_Add_Issue6_out_26),
        .Rd_Add_Issue_reg_0(\GEN_SLOT1.metric_calc_inst1_n_23 ),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2_24),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (\Rd_Latency_Fifo_Wr_Data_reg[32] ),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_1 (Rd_Latency_Fifo_Wr_En1_25),
        .Rd_Latency_Fifo_Wr_En_reg_0(Rd_Latency_Fifo_Wr_En_reg),
        .Read_Beat_Cnt_En1(Read_Beat_Cnt_En1_28),
        .Read_Latency_En(Read_Latency_En[1]),
        .\Read_Latency_Int_reg[17]_0 (\GEN_SLOT1.metric_calc_inst1_n_249 ),
        .\Read_Latency_Int_reg[17]_1 (\GEN_SLOT1.metric_calc_inst1_n_266 ),
        .\Read_Latency_Int_reg[17]_2 (\GEN_SLOT1.metric_calc_inst1_n_267 ),
        .\Read_Latency_Int_reg[18]_0 (\GEN_SLOT1.metric_calc_inst1_n_268 ),
        .\Read_Latency_Int_reg[18]_1 (\GEN_SLOT1.metric_calc_inst1_n_269 ),
        .\Read_Latency_Int_reg[18]_2 (\GEN_SLOT1.metric_calc_inst1_n_270 ),
        .\Read_Latency_Int_reg[19]_0 (\GEN_SLOT1.metric_calc_inst1_n_271 ),
        .\Read_Latency_Int_reg[19]_1 (\GEN_SLOT1.metric_calc_inst1_n_272 ),
        .\Read_Latency_Int_reg[19]_2 (\GEN_SLOT1.metric_calc_inst1_n_273 ),
        .\Read_Latency_Int_reg[20]_0 (\GEN_SLOT1.metric_calc_inst1_n_274 ),
        .\Read_Latency_Int_reg[20]_1 (\GEN_SLOT1.metric_calc_inst1_n_275 ),
        .\Read_Latency_Int_reg[20]_2 (\GEN_SLOT1.metric_calc_inst1_n_276 ),
        .\Read_Latency_Int_reg[21]_0 (\GEN_SLOT1.metric_calc_inst1_n_277 ),
        .\Read_Latency_Int_reg[21]_1 (\GEN_SLOT1.metric_calc_inst1_n_278 ),
        .\Read_Latency_Int_reg[21]_2 (\GEN_SLOT1.metric_calc_inst1_n_279 ),
        .\Read_Latency_Int_reg[22]_0 (\GEN_SLOT1.metric_calc_inst1_n_280 ),
        .\Read_Latency_Int_reg[22]_1 (\GEN_SLOT1.metric_calc_inst1_n_281 ),
        .\Read_Latency_Int_reg[22]_2 (\GEN_SLOT1.metric_calc_inst1_n_282 ),
        .\Read_Latency_Int_reg[23]_0 (\GEN_SLOT1.metric_calc_inst1_n_283 ),
        .\Read_Latency_Int_reg[23]_1 (\GEN_SLOT1.metric_calc_inst1_n_284 ),
        .\Read_Latency_Int_reg[23]_2 (\GEN_SLOT1.metric_calc_inst1_n_285 ),
        .\Read_Latency_Int_reg[24]_0 (\GEN_SLOT1.metric_calc_inst1_n_286 ),
        .\Read_Latency_Int_reg[24]_1 (\GEN_SLOT1.metric_calc_inst1_n_287 ),
        .\Read_Latency_Int_reg[24]_2 (\GEN_SLOT1.metric_calc_inst1_n_288 ),
        .\Read_Latency_Int_reg[25]_0 (\GEN_SLOT1.metric_calc_inst1_n_289 ),
        .\Read_Latency_Int_reg[25]_1 (\GEN_SLOT1.metric_calc_inst1_n_290 ),
        .\Read_Latency_Int_reg[25]_2 (\GEN_SLOT1.metric_calc_inst1_n_291 ),
        .\Read_Latency_Int_reg[26]_0 (\GEN_SLOT1.metric_calc_inst1_n_292 ),
        .\Read_Latency_Int_reg[26]_1 (\GEN_SLOT1.metric_calc_inst1_n_293 ),
        .\Read_Latency_Int_reg[26]_2 (\GEN_SLOT1.metric_calc_inst1_n_294 ),
        .\Read_Latency_Int_reg[27]_0 (\GEN_SLOT1.metric_calc_inst1_n_295 ),
        .\Read_Latency_Int_reg[27]_1 (\GEN_SLOT1.metric_calc_inst1_n_296 ),
        .\Read_Latency_Int_reg[27]_2 (\GEN_SLOT1.metric_calc_inst1_n_297 ),
        .\Read_Latency_Int_reg[28]_0 (\GEN_SLOT1.metric_calc_inst1_n_298 ),
        .\Read_Latency_Int_reg[28]_1 (\GEN_SLOT1.metric_calc_inst1_n_299 ),
        .\Read_Latency_Int_reg[28]_2 (\GEN_SLOT1.metric_calc_inst1_n_300 ),
        .\Read_Latency_Int_reg[29]_0 (\GEN_SLOT1.metric_calc_inst1_n_301 ),
        .\Read_Latency_Int_reg[29]_1 (\GEN_SLOT1.metric_calc_inst1_n_302 ),
        .\Read_Latency_Int_reg[29]_2 (\GEN_SLOT1.metric_calc_inst1_n_303 ),
        .\Read_Latency_Int_reg[30]_0 (\GEN_SLOT1.metric_calc_inst1_n_304 ),
        .\Read_Latency_Int_reg[30]_1 (\GEN_SLOT1.metric_calc_inst1_n_305 ),
        .\Read_Latency_Int_reg[30]_2 (\GEN_SLOT1.metric_calc_inst1_n_306 ),
        .\Read_Latency_Int_reg[31]_0 (\GEN_SLOT1.metric_calc_inst1_n_307 ),
        .\Read_Latency_Int_reg[31]_1 (\GEN_SLOT1.metric_calc_inst1_n_308 ),
        .\Read_Latency_Int_reg[31]_2 (\GEN_SLOT1.metric_calc_inst1_n_309 ),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[1]),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0_30),
        .S1_Read_Byte_Cnt_En(S1_Read_Byte_Cnt_En),
        .S1_Read_Latency(S1_Read_Latency),
        .S1_S_Null_Byte_Cnt(S1_S_Null_Byte_Cnt),
        .S1_Write_Byte_Cnt({S1_Write_Byte_Cnt[31:17],S1_Write_Byte_Cnt[2]}),
        .Slv_Wr_Idle_Cnt_En(Slv_Wr_Idle_Cnt_En),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 (\Slv_Wr_Idle_Fifo_Wr_data_reg[31] ),
        .Use_Ext_Trigger(Use_Ext_Trig),
        .Wr_Add_Issue_reg_0(\GEN_SLOT1.metric_calc_inst1_n_20 ),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En[1]),
        .\Write_Latency_Int_reg[31]_0 (S1_Write_Latency),
        .Write_iss_going_on_reg_0(E),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[1]),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0_31),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .dout0(dout0),
        .dout0_3(dout0_3),
        .dout0_4(dout0_4),
        .dout0_5(dout0_5),
        .dout0_6(dout0_6),
        .dout0_7(dout0_7),
        .\dout_reg[0] (FSWI1_Rd_Data),
        .\dout_reg[10] (\GEN_SLOT1.metric_calc_inst1_n_225 ),
        .\dout_reg[10]_0 (\GEN_SLOT1.metric_calc_inst1_n_226 ),
        .\dout_reg[10]_1 (\GEN_SLOT1.metric_calc_inst1_n_227 ),
        .\dout_reg[11] (\GEN_SLOT1.metric_calc_inst1_n_228 ),
        .\dout_reg[11]_0 (\GEN_SLOT1.metric_calc_inst1_n_229 ),
        .\dout_reg[11]_1 (\GEN_SLOT1.metric_calc_inst1_n_230 ),
        .\dout_reg[12] (\GEN_SLOT1.metric_calc_inst1_n_231 ),
        .\dout_reg[12]_0 (\GEN_SLOT1.metric_calc_inst1_n_232 ),
        .\dout_reg[12]_1 (\GEN_SLOT1.metric_calc_inst1_n_233 ),
        .\dout_reg[13] (\GEN_SLOT1.metric_calc_inst1_n_234 ),
        .\dout_reg[13]_0 (\GEN_SLOT1.metric_calc_inst1_n_235 ),
        .\dout_reg[13]_1 (\GEN_SLOT1.metric_calc_inst1_n_236 ),
        .\dout_reg[14] (\GEN_SLOT1.metric_calc_inst1_n_237 ),
        .\dout_reg[14]_0 (\GEN_SLOT1.metric_calc_inst1_n_238 ),
        .\dout_reg[14]_1 (\GEN_SLOT1.metric_calc_inst1_n_239 ),
        .\dout_reg[15] (\GEN_SLOT1.metric_calc_inst1_n_240 ),
        .\dout_reg[15]_0 (\GEN_SLOT1.metric_calc_inst1_n_241 ),
        .\dout_reg[15]_1 (\GEN_SLOT1.metric_calc_inst1_n_242 ),
        .\dout_reg[16] (\GEN_SLOT1.metric_calc_inst1_n_243 ),
        .\dout_reg[16]_0 (\GEN_SLOT1.metric_calc_inst1_n_244 ),
        .\dout_reg[16]_1 (\GEN_SLOT1.metric_calc_inst1_n_245 ),
        .\dout_reg[1] (\GEN_SLOT1.metric_calc_inst1_n_201 ),
        .\dout_reg[1]_0 (\GEN_SLOT1.metric_calc_inst1_n_202 ),
        .\dout_reg[1]_1 (\GEN_SLOT1.metric_calc_inst1_n_203 ),
        .\dout_reg[31] (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val [31:1]),
        .\dout_reg[31]_0 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val [31:1]),
        .\dout_reg[31]_1 (\dout_reg[31] ),
        .\dout_reg[32] ({FBC1_Rd_Data[32],FBC1_Rd_Data[0]}),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .\dout_reg[3] (\GEN_SLOT1.metric_calc_inst1_n_204 ),
        .\dout_reg[3]_0 (\GEN_SLOT1.metric_calc_inst1_n_205 ),
        .\dout_reg[3]_1 (\GEN_SLOT1.metric_calc_inst1_n_206 ),
        .\dout_reg[4] (\GEN_SLOT1.metric_calc_inst1_n_207 ),
        .\dout_reg[4]_0 (\GEN_SLOT1.metric_calc_inst1_n_208 ),
        .\dout_reg[4]_1 (\GEN_SLOT1.metric_calc_inst1_n_209 ),
        .\dout_reg[5] (\GEN_SLOT1.metric_calc_inst1_n_210 ),
        .\dout_reg[5]_0 (\GEN_SLOT1.metric_calc_inst1_n_211 ),
        .\dout_reg[5]_1 (\GEN_SLOT1.metric_calc_inst1_n_212 ),
        .\dout_reg[63] (\dout_reg[63] ),
        .\dout_reg[6] (\GEN_SLOT1.metric_calc_inst1_n_213 ),
        .\dout_reg[6]_0 (\GEN_SLOT1.metric_calc_inst1_n_214 ),
        .\dout_reg[6]_1 (\GEN_SLOT1.metric_calc_inst1_n_215 ),
        .\dout_reg[7] (\GEN_SLOT1.metric_calc_inst1_n_216 ),
        .\dout_reg[7]_0 (\GEN_SLOT1.metric_calc_inst1_n_217 ),
        .\dout_reg[7]_1 (\GEN_SLOT1.metric_calc_inst1_n_218 ),
        .\dout_reg[7]_2 (D),
        .\dout_reg[8] (\GEN_SLOT1.metric_calc_inst1_n_219 ),
        .\dout_reg[8]_0 (\GEN_SLOT1.metric_calc_inst1_n_220 ),
        .\dout_reg[8]_1 (\GEN_SLOT1.metric_calc_inst1_n_221 ),
        .\dout_reg[9] (\GEN_SLOT1.metric_calc_inst1_n_222 ),
        .\dout_reg[9]_0 (\GEN_SLOT1.metric_calc_inst1_n_223 ),
        .\dout_reg[9]_1 (\GEN_SLOT1.metric_calc_inst1_n_224 ),
        .empty2__0(\FBC_WR_BEAT_CNT/empty2__0_32 ),
        .id_matched_return01_out(id_matched_return01_out_23),
        .id_matched_return07_out(id_matched_return07_out_21),
        .p_54_in(p_54_in),
        .rid_match_reg(rid_match_reg),
        .\rptr_reg[4] (out),
        .\rptr_reg[4]_0 (O183),
        .\rptr_reg[4]_1 (O189),
        .\rptr_reg[4]_2 (O187),
        .\rptr_reg[4]_3 (O196),
        .\rptr_reg[4]_4 (O193),
        .\rptr_reg[4]_5 (O191),
        .\rptr_reg[4]_6 (O181),
        .\rptr_reg[4]_7 (O179),
        .\rptr_reg[4]_8 (O177),
        .\rptr_reg[4]_9 (O175),
        .\s_level_out_bus_d1_cdc_to_reg[1] (\s_level_out_bus_d1_cdc_to_reg[1] ),
        .slot_1_axi_arid(slot_1_axi_arid),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arready_0(p_51_in),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .slot_1_axi_wlast(slot_1_axi_wlast),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wstrb(slot_1_axi_wstrb),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .update_max_Wr_Lat(update_max_Wr_Lat),
        .update_max_Wr_Lat_reg_0(update_max_Wr_Lat_i_1_n_0),
        .update_min_Wr_Lat(update_min_Wr_Lat),
        .update_min_Wr_Lat_reg_0(update_min_Wr_Lat_i_1_n_0),
        .wid_match_reg(wid_match_reg),
        .wid_match_reg_reg_0(wid_match_reg_i_1_n_0),
        .\wptr_reg[0] (F1_Wr_En),
        .\wptr_reg[4] (O173),
        .\wptr_reg[4]_0 (O176),
        .\wptr_reg[4]_1 (O178),
        .\wptr_reg[4]_2 (O184),
        .\wptr_reg[4]_3 (O180),
        .\wptr_reg[4]_4 (O182),
        .\wptr_reg[4]_5 (O188),
        .\wptr_reg[4]_6 (O190),
        .\wptr_reg[4]_7 (O192),
        .\wptr_reg[4]_8 (O194),
        .\wptr_reg[4]_9 (O197),
        .wr_latency_start(wr_latency_start_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1 \GEN_SLOT1.mon_fifo_ext_event1_inst 
       (.Din(Din),
        .Ext_Event_going_on(Ext_Event_going_on),
        .Ext_Event_going_on_reg(\GEN_SLOT1.mon_fifo_ext_event1_inst_n_0 ),
        .SR(p_0_in),
        .\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 (\GEN_SLOT1.mon_fifo_ext_event1_inst_n_2 ),
        .\USE_MON_FIFO.fifo_rd_en_reg_reg_0 (\GEN_SLOT1.mon_fifo_ext_event1_inst_n_1 ),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .ext_clk_1(ext_clk_1),
        .ext_rstn_1(ext_rstn_1),
        .rst_int_n(rst_int_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1 \GEN_SLOT1.mon_fifo_inst_1 
       (.core_aresetn(core_aresetn),
        .slot_1_axi_aclk(slot_1_axi_aclk));
  LUT4 #(
    .INIT(16'hFB08)) 
    Global_Intr_En_i_1
       (.I0(s_axi_wdata[0]),
        .I1(axi_interface_inst_n_18),
        .I2(axi_interface_inst_n_64),
        .I3(Global_Intr_En),
        .O(Global_Intr_En_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    Interval_Cnt_En_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Interval_Cnt_En0),
        .I2(Interval_Cnt_En),
        .O(Interval_Cnt_En_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Interval_Cnt_Ld_i_1
       (.I0(s_axi_wdata[1]),
        .I1(Interval_Cnt_En0),
        .I2(Interval_Cnt_Ld_sync),
        .O(Interval_Cnt_Ld_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAFAEAEA)) 
    Metrics_Cnt_Reset_Final
       (.I0(Metrics_Cnt_Reset),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(Reset_On_Sample_Int_Lapse_sync),
        .I3(Lat_Sample_Reg_Rd_En_d1),
        .I4(Lat_Sample_Reg_Rd_En),
        .O(Metrics_Cnt_Reset_Final__0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Reset_On_Sample_Int_Lapse_i_1
       (.I0(s_axi_wdata[8]),
        .I1(Interval_Cnt_En0),
        .I2(Reset_On_Sample_Int_Lapse_sync),
        .O(Reset_On_Sample_Int_Lapse_i_1_n_0));
  LUT4 #(
    .INIT(16'hEEFE)) 
    Sample_En
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(Lat_Sample_Reg_Rd_En),
        .I3(Lat_Sample_Reg_Rd_En_d1),
        .O(Sample_En__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_axi_interface axi_interface_inst
       (.Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Addr_7downto4_is_0x0(Addr_7downto4_is_0x0),
        .Addr_7downto4_is_0x1(Addr_7downto4_is_0x1),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .D(IP2Bus_Data),
        .E(IP2Bus_DataValid),
        .Enlog_Reg_Set_Rd_En(Enlog_Reg_Set_Rd_En),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .Global_Clk_Cnt_LSB_Rd_En(Global_Clk_Cnt_LSB_Rd_En),
        .Global_Clk_Cnt_MSB_Rd_En(Global_Clk_Cnt_MSB_Rd_En),
        .Global_Clk_Cnt_Set_Rd_En(Global_Clk_Cnt_Set_Rd_En),
        .ID2_Mask_Rd_En(ID2_Mask_Rd_En),
        .ID_Mask_Rd_En(ID_Mask_Rd_En),
        .Incr_Reg_Set_Rd_En(Incr_Reg_Set_Rd_En),
        .Interval_Cnt_En0(Interval_Cnt_En0),
        .Intr_Reg_ISR_Wr_En(Intr_Reg_ISR_Wr_En),
        .Intr_Reg_Set_Rd_En(Intr_Reg_Set_Rd_En),
        .Latency_ID2_Rd_En(Latency_ID2_Rd_En),
        .Latency_ID_Rd_En(Latency_ID_Rd_En),
        .Metric_Cnt_Reg_Set_Rd_En(Metric_Cnt_Reg_Set_Rd_En),
        .Metric_Sel_Reg_0_Rd_En(Metric_Sel_Reg_0_Rd_En),
        .Q(Bus2IP_Addr),
        .Rng_Reg_Set_Rd_En(Rng_Reg_Set_Rd_En),
        .SR(s_level_out_bus_d6),
        .Samp_Incr_Reg_Set_Rd_En(Samp_Incr_Reg_Set_Rd_En),
        .Samp_Metric_Cnt_Reg_Set_Rd_En(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Sel_Reg_Set_Rd_En(Sel_Reg_Set_Rd_En),
        .Status_Reg_Set_Rd_En(Status_Reg_Set_Rd_En),
        .arready_i_reg_0(arready_i_reg),
        .awready_i_reg_0(awready_i_reg),
        .\bus2ip_addr_i_reg[1]_0 (axi_interface_inst_n_16),
        .\bus2ip_addr_i_reg[1]_1 (Range_Reg_0_CDC0),
        .\bus2ip_addr_i_reg[1]_2 (ID_Mask_Wr_En),
        .\bus2ip_addr_i_reg[2]_0 (axi_interface_inst_n_18),
        .\bus2ip_addr_i_reg[2]_1 (axi_interface_inst_n_22),
        .\bus2ip_addr_i_reg[2]_2 (Sample_Reg_Rd_En),
        .\bus2ip_addr_i_reg[3]_0 (axi_interface_inst_n_13),
        .\bus2ip_addr_i_reg[3]_1 (axi_interface_inst_n_15),
        .\bus2ip_addr_i_reg[3]_2 (Latency_ID2_Wr_En),
        .\bus2ip_addr_i_reg[4]_0 (axi_interface_inst_n_21),
        .\bus2ip_addr_i_reg[4]_1 (Intr_Reg_IER_Wr_En),
        .\bus2ip_addr_i_reg[4]_2 (axi_interface_inst_n_64),
        .\bus2ip_addr_i_reg[5]_0 (Range_Reg_1_CDC0),
        .\bus2ip_addr_i_reg[5]_1 (Latency_ID_Wr_En),
        .\bus2ip_addr_i_reg[6]_0 (axi_interface_inst_n_17),
        .\bus2ip_addr_i_reg[6]_1 (axi_interface_inst_n_19),
        .\bus2ip_addr_i_reg[6]_2 (Sample_Interval_i_reg_CDC0),
        .\bus2ip_addr_i_reg[6]_3 (Range_Reg_2_CDC0),
        .\bus2ip_addr_i_reg[6]_4 (ID2_Mask_Wr_En),
        .\bus2ip_addr_i_reg[7]_0 (Metric_Sel_Reg_0_Wr_En),
        .out(\cdc_sync_inst1/p_0_in0_in ),
        .p_25_in(p_25_in),
        .p_in_d1_cdc_from_reg0(\cdc_sync_inst1/p_in_d1_cdc_from_reg0 ),
        .rvalid_reg_0(rvalid_reg),
        .rvalid_reg_1(register_module_inst_n_27),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc ext_calc_inst0
       (.Ext_Event_Valid_d1_reg_0(mon_fifo_ext_event0_inst_n_1),
        .Ext_Event_d1_reg_0(mon_fifo_ext_event0_inst_n_2),
        .Ext_Event_going_on(Ext_Event_going_on_0),
        .Ext_Event_going_on_reg_0(mon_fifo_ext_event0_inst_n_0),
        .External_Event_Cnt_En(External_Event_Cnt_En[0]),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .rst_int_n(rst_int_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_glbl_clk_cnt global_clock_counter_inst
       (.Carry_Out(Carry_Out),
        .\Count_Out_i_reg[0] (register_module_inst_n_62),
        .D(Global_Clk_Cnt),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .SR(p_0_in),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_interrupt_module interrupt_module_inst
       (.Acc_OF(Acc_OF_2),
        .Carry_Out(Carry_Out),
        .E(Intr_Reg_IER_Wr_En),
        .\GEN_ISR_REG[3].ISR_reg[3]_0 (Acc_OF_0),
        .\GEN_ISR_REG[4].ISR_reg[4]_0 (Acc_OF_1),
        .Global_Intr_En(Global_Intr_En),
        .Intr_Reg_ISR({Intr_Reg_ISR[5:3],Intr_Reg_ISR[1:0]}),
        .Intr_Reg_ISR_Wr_En(Intr_Reg_ISR_Wr_En),
        .Q({Intr_Reg_IER[12:3],Intr_Reg_IER[1:0]}),
        .SR(s_level_out_bus_d6),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .interrupt(interrupt),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata({s_axi_wdata[12:3],s_axi_wdata[1:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc metric_calc_inst0
       (.ARID_reg(ARID_reg_8),
        .\Beat_fifo_Wr_data_reg[63]_0 (\Beat_fifo_Wr_data_reg[63]_0 ),
        .Beat_fifo_Wr_en(Beat_fifo_Wr_en_9),
        .Beat_fifo_Wr_en_reg_0(Beat_fifo_Wr_en_reg_0),
        .\Count_Out_i_reg[0] (register_module_inst_n_59),
        .\Count_Out_i_reg[32] (\Count_Out_i_reg[32] ),
        .E(p_46_in_15),
        .En_Id_Based(En_Id_Based_sync),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en_7),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en_reg_2),
        .Ext_Trig_Metric_en_reg_1(Ext_Trig_Metric_en_reg_3),
        .Ext_Trig_Metric_en_reg_2(Ext_Trig_Metric_en_reg_4),
        .F12_Rd_Vld(F12_Rd_Vld_12),
        .F1_Rd_Data(F1_Rd_Data_20),
        .F1_Wr_Data_2(F1_Wr_Data_2),
        .F2_Rd_Data(F2_Rd_Data_19),
        .F34_Rd_Vld_reg__0(F34_Rd_Vld_reg__0_13),
        .FBC_Rd_Data(FBC_Rd_Data_18),
        .FBC_Rd_Vld(FBC_Rd_Vld_16),
        .FBC_Rd_Vld_0(FBC_Rd_Vld),
        .FBC_Rd_Vld_reg_0(metric_calc_inst0_n_61),
        .FBC_Rd_Vld_reg_1(metric_calc_inst0_n_94),
        .FBC_Rd_Vld_reg_10(metric_calc_inst0_n_103),
        .FBC_Rd_Vld_reg_11(metric_calc_inst0_n_104),
        .FBC_Rd_Vld_reg_12(metric_calc_inst0_n_105),
        .FBC_Rd_Vld_reg_13(metric_calc_inst0_n_106),
        .FBC_Rd_Vld_reg_14(metric_calc_inst0_n_107),
        .FBC_Rd_Vld_reg_15(metric_calc_inst0_n_108),
        .FBC_Rd_Vld_reg_16(metric_calc_inst0_n_109),
        .FBC_Rd_Vld_reg_2(metric_calc_inst0_n_95),
        .FBC_Rd_Vld_reg_3(metric_calc_inst0_n_96),
        .FBC_Rd_Vld_reg_4(metric_calc_inst0_n_97),
        .FBC_Rd_Vld_reg_5(metric_calc_inst0_n_98),
        .FBC_Rd_Vld_reg_6(metric_calc_inst0_n_99),
        .FBC_Rd_Vld_reg_7(metric_calc_inst0_n_100),
        .FBC_Rd_Vld_reg_8(metric_calc_inst0_n_101),
        .FBC_Rd_Vld_reg_9(metric_calc_inst0_n_102),
        .FSWI_Rd_Data(FSWI_Rd_Data_17),
        .FSWI_Rd_Vld(FSWI_Rd_Vld_10),
        .FSWI_Rd_Vld_reg_0(metric_calc_inst0_n_110),
        .FWL_Rd_Data(FWL_Rd_Data),
        .FWL_Rd_Vld(FWL_Rd_Vld),
        .FWL_Rd_Vld_reg_0(metric_calc_inst0_n_261),
        .FWL_Rd_Vld_reg_1(metric_calc_inst0_n_262),
        .FWL_Rd_Vld_reg_2(metric_calc_inst0_n_263),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 (S0_Read_Byte_Cnt),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8 ({Metric_Sel_1[5],Metric_Sel_1[2]}),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8_0 (FBC1_Rd_Data[32]),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8__0 ({Metric_Sel_2[5],Metric_Sel_2[2]}),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8__1 ({Metric_Sel_0[5],Metric_Sel_0[2]}),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6 (register_module_inst_n_236),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6_0 (register_module_inst_n_235),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__0 (register_module_inst_n_239),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 (register_module_inst_n_238),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__1 (register_module_inst_n_242),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 (register_module_inst_n_241),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10 (register_module_inst_n_124),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10_0 (register_module_inst_n_125),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10__0 (register_module_inst_n_130),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 (register_module_inst_n_131),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_6 (register_module_inst_n_132),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_6_0 (register_module_inst_n_246),
        .\Max_Read_Latency_Int_reg[31]_0 (S0_Max_Read_Latency),
        .\Max_Write_Latency_Int_reg[31]_0 (S0_Max_Write_Latency),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset),
        .\Min_Read_Latency_Int_reg[31]_0 (S0_Min_Read_Latency),
        .\Min_Write_Latency_Int_reg[31]_0 (S0_Min_Write_Latency),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En[0]),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0),
        .No_Rd_Ready_reg_0(metric_calc_inst0_n_27),
        .Num_BValids_En(Num_BValids_En[0]),
        .Num_BValids_En0(Num_BValids_En0),
        .Num_RLasts_En(Num_RLasts_En[0]),
        .Num_RLasts_En0(Num_RLasts_En0),
        .O291(metric_calc_inst0_n_666),
        .O292(metric_calc_inst0_n_667),
        .Q({FBC1_Rd_Data_4[34],FBC1_Rd_Data_4[31:1]}),
        .Rd_Add_Issue6_out(Rd_Add_Issue6_out),
        .Rd_Add_Issue_reg_0(metric_calc_inst0_n_22),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_1 (Rd_Latency_Fifo_Wr_En1),
        .Rd_Latency_Fifo_Wr_En_reg_0(Rd_Latency_Fifo_Wr_En_reg_0),
        .Read_Beat_Cnt_En1(Read_Beat_Cnt_En1),
        .Read_Latency_En(Read_Latency_En[0]),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[0]),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S0_Read_Latency(S0_Read_Latency),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .S0_Write_Byte_Cnt({S0_Write_Byte_Cnt[16:3],S0_Write_Byte_Cnt[1]}),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 (\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ),
        .Use_Ext_Trigger(Use_Ext_Trig),
        .Wr_Add_Issue_reg_0(metric_calc_inst0_n_19),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En[0]),
        .Write_Latency_En_Int_reg_0(Write_Latency_En),
        .\Write_Latency_Int_reg[31]_0 (S0_Write_Latency),
        .Write_iss_going_on_reg_0(Write_iss_going_on_reg),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[0]),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .dout0_10(dout0_10),
        .dout0_11(dout0_11),
        .dout0_12(dout0_12),
        .dout0_8(dout0_8),
        .dout0_9(dout0_9),
        .\dout_reg[17] (metric_calc_inst0_n_267),
        .\dout_reg[17]_0 (metric_calc_inst0_n_268),
        .\dout_reg[17]_1 (metric_calc_inst0_n_269),
        .\dout_reg[18] (metric_calc_inst0_n_270),
        .\dout_reg[18]_0 (metric_calc_inst0_n_271),
        .\dout_reg[18]_1 (metric_calc_inst0_n_272),
        .\dout_reg[19] (metric_calc_inst0_n_273),
        .\dout_reg[19]_0 (metric_calc_inst0_n_274),
        .\dout_reg[19]_1 (metric_calc_inst0_n_275),
        .\dout_reg[20] (metric_calc_inst0_n_276),
        .\dout_reg[20]_0 (metric_calc_inst0_n_277),
        .\dout_reg[20]_1 (metric_calc_inst0_n_278),
        .\dout_reg[21] (metric_calc_inst0_n_279),
        .\dout_reg[21]_0 (metric_calc_inst0_n_280),
        .\dout_reg[21]_1 (metric_calc_inst0_n_281),
        .\dout_reg[22] (metric_calc_inst0_n_282),
        .\dout_reg[22]_0 (metric_calc_inst0_n_283),
        .\dout_reg[22]_1 (metric_calc_inst0_n_284),
        .\dout_reg[23] (metric_calc_inst0_n_285),
        .\dout_reg[23]_0 (metric_calc_inst0_n_286),
        .\dout_reg[23]_1 (metric_calc_inst0_n_287),
        .\dout_reg[24] (metric_calc_inst0_n_288),
        .\dout_reg[24]_0 (metric_calc_inst0_n_289),
        .\dout_reg[24]_1 (metric_calc_inst0_n_290),
        .\dout_reg[25] (metric_calc_inst0_n_291),
        .\dout_reg[25]_0 (metric_calc_inst0_n_292),
        .\dout_reg[25]_1 (metric_calc_inst0_n_293),
        .\dout_reg[26] (metric_calc_inst0_n_294),
        .\dout_reg[26]_0 (metric_calc_inst0_n_295),
        .\dout_reg[26]_1 (metric_calc_inst0_n_296),
        .\dout_reg[27] (metric_calc_inst0_n_297),
        .\dout_reg[27]_0 (metric_calc_inst0_n_298),
        .\dout_reg[27]_1 (metric_calc_inst0_n_299),
        .\dout_reg[28] (metric_calc_inst0_n_300),
        .\dout_reg[28]_0 (metric_calc_inst0_n_301),
        .\dout_reg[28]_1 (metric_calc_inst0_n_302),
        .\dout_reg[29] (metric_calc_inst0_n_303),
        .\dout_reg[29]_0 (metric_calc_inst0_n_304),
        .\dout_reg[29]_1 (metric_calc_inst0_n_305),
        .\dout_reg[30] (metric_calc_inst0_n_306),
        .\dout_reg[30]_0 (metric_calc_inst0_n_307),
        .\dout_reg[30]_1 (metric_calc_inst0_n_308),
        .\dout_reg[31] (FSWI1_Rd_Data_3),
        .\dout_reg[31]_0 (metric_calc_inst0_n_309),
        .\dout_reg[31]_1 (metric_calc_inst0_n_310),
        .\dout_reg[31]_2 (metric_calc_inst0_n_311),
        .\dout_reg[31]_3 (\dout_reg[31]_0 ),
        .\dout_reg[32] (metric_calc_inst0_n_264),
        .\dout_reg[32]_0 (metric_calc_inst0_n_265),
        .\dout_reg[32]_1 (metric_calc_inst0_n_266),
        .\dout_reg[32]_2 (\dout_reg[32]_1 ),
        .\dout_reg[32]_3 (\dout_reg[32]_2 ),
        .\dout_reg[32]_4 (\dout_reg[32]_3 ),
        .\dout_reg[63] (\dout_reg[63]_0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .empty2__0(\FBC_WR_BEAT_CNT/empty2__0 ),
        .id_matched_return01_out(id_matched_return01_out),
        .id_matched_return07_out(id_matched_return07_out),
        .p_54_in(p_54_in_2),
        .rid_match_reg(rid_match_reg_14),
        .\rptr_reg[4] (\rptr_reg[4] ),
        .\rptr_reg[4]_0 (O254),
        .\rptr_reg[4]_1 (O260),
        .\rptr_reg[4]_2 (O258),
        .\rptr_reg[4]_3 (O267),
        .\rptr_reg[4]_4 (O264),
        .\rptr_reg[4]_5 (O262),
        .\rptr_reg[4]_6 (O252),
        .\rptr_reg[4]_7 (O250),
        .\rptr_reg[4]_8 (O248),
        .\rptr_reg[4]_9 (O246),
        .\s_level_out_bus_d1_cdc_to_reg[1] (\s_level_out_bus_d1_cdc_to_reg[1]_0 ),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arready_0(p_51_in_0),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .update_max_Wr_Lat(update_max_Wr_Lat_6),
        .update_max_Wr_Lat_reg_0(update_max_Wr_Lat_i_1__0_n_0),
        .update_min_Wr_Lat(update_min_Wr_Lat_5),
        .update_min_Wr_Lat_reg_0(update_min_Wr_Lat_i_1__0_n_0),
        .wid_match_reg(wid_match_reg_11),
        .wid_match_reg_reg_0(wid_match_reg_i_1__0_n_0),
        .\wptr_reg[0] (F1_Wr_En_1),
        .\wptr_reg[4] (O244),
        .\wptr_reg[4]_0 (O247),
        .\wptr_reg[4]_1 (O249),
        .\wptr_reg[4]_2 (O255),
        .\wptr_reg[4]_3 (O251),
        .\wptr_reg[4]_4 (O253),
        .\wptr_reg[4]_5 (O259),
        .\wptr_reg[4]_6 (O261),
        .\wptr_reg[4]_7 (O263),
        .\wptr_reg[4]_8 (O265),
        .\wptr_reg[4]_9 (O268),
        .wr_latency_start(wr_latency_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_counters metric_counters_inst
       (.Acc_OF(Acc_OF_2),
        .Acc_OF_reg(Acc_OF_1),
        .Acc_OF_reg_0(Acc_OF_0),
        .\Accum_i_reg[31] (Metric_Cnt_1),
        .\Accum_i_reg[31]_0 (Metric_Cnt_2),
        .\Accum_i_reg[31]_1 (Metric_Cnt_0),
        .\Accum_i_reg[32] ({\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ,\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [15]}),
        .\Accum_i_reg[32]_0 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [32]),
        .\Accum_i_reg[32]_1 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .Add_in_Valid(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in_Valid ),
        .Add_in_Valid_2(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in_Valid ),
        .Add_in_Valid_3(\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in_Valid ),
        .CO(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .D(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (metric_counters_inst_n_3),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (metric_counters_inst_n_5),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_1 (metric_counters_inst_n_7),
        .\GEN_MUX_N_CNT.Add_in_reg[15] ({metric_counters_inst_n_25,metric_counters_inst_n_26,metric_counters_inst_n_27,metric_counters_inst_n_28,metric_counters_inst_n_29,metric_counters_inst_n_30,metric_counters_inst_n_31,metric_counters_inst_n_32,metric_counters_inst_n_33,metric_counters_inst_n_34,metric_counters_inst_n_35,metric_counters_inst_n_36,metric_counters_inst_n_37,metric_counters_inst_n_38,metric_counters_inst_n_39,metric_counters_inst_n_40}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_0 ({metric_counters_inst_n_41,metric_counters_inst_n_42,metric_counters_inst_n_43,metric_counters_inst_n_44,metric_counters_inst_n_45,metric_counters_inst_n_46,metric_counters_inst_n_47,metric_counters_inst_n_48,metric_counters_inst_n_49,metric_counters_inst_n_50,metric_counters_inst_n_51,metric_counters_inst_n_52,metric_counters_inst_n_53,metric_counters_inst_n_54,metric_counters_inst_n_55,metric_counters_inst_n_56}),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in ),
        .\GEN_MUX_N_CNT.accumulate_reg (register_module_inst_n_248),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (register_module_inst_n_250),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val ),
        .Incr_by_1_reg(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_0(\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_i_2(Range_Reg_1),
        .Incr_by_1_reg_i_2__0(Range_Reg_2),
        .Incr_by_1_reg_i_2__1(Range_Reg_0),
        .\Incrementer_reg[31] (Incrementer_1),
        .\Incrementer_reg[31]_0 (Incrementer_2),
        .\Incrementer_reg[31]_1 (Incrementer_0),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q({metric_counters_inst_n_9,metric_counters_inst_n_10,metric_counters_inst_n_11,metric_counters_inst_n_12,metric_counters_inst_n_13,metric_counters_inst_n_14,metric_counters_inst_n_15,metric_counters_inst_n_16,metric_counters_inst_n_17,metric_counters_inst_n_18,metric_counters_inst_n_19,metric_counters_inst_n_20,metric_counters_inst_n_21,metric_counters_inst_n_22,metric_counters_inst_n_23,metric_counters_inst_n_24}),
        .SR(p_0_in),
        .accumulate(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/accumulate ),
        .accumulate_0(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/accumulate ),
        .accumulate_1(\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/accumulate ),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .p_1_in(p_1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0 mon_fifo_ext_event0_inst
       (.Ext_Event_going_on(Ext_Event_going_on_0),
        .Ext_Event_going_on_reg(mon_fifo_ext_event0_inst_n_0),
        .SR(p_0_in),
        .\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 (mon_fifo_ext_event0_inst_n_2),
        .\USE_MON_FIFO.fifo_rd_en_reg_reg_0 (mon_fifo_ext_event0_inst_n_1),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] (\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ),
        .rst_int_n(rst_int_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo mon_fifo_inst_0
       (.core_aresetn(core_aresetn),
        .slot_0_axi_aclk(slot_0_axi_aclk));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__0
       (.I0(\cdc_sync_inst2/p_0_in0_in ),
        .I1(Rd_En_sync),
        .O(\cdc_sync_inst2/p_in_d1_cdc_from_reg0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_register_module register_module_inst
       (.ARID_reg(ARID_reg),
        .ARID_reg_21(ARID_reg_8),
        .\Accum_i_reg[32] (metric_counters_inst_n_3),
        .\Accum_i_reg[32]_0 (metric_counters_inst_n_5),
        .\Accum_i_reg[32]_1 (metric_counters_inst_n_7),
        .Add_in_Valid(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in_Valid ),
        .Add_in_Valid_13(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in_Valid ),
        .Add_in_Valid_14(\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in_Valid ),
        .Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Addr_7downto4_is_0x0(Addr_7downto4_is_0x0),
        .Addr_7downto4_is_0x1(Addr_7downto4_is_0x1),
        .Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .Beat_fifo_Wr_en_18(Beat_fifo_Wr_en_9),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .CO(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Carry_Out_reg(register_module_inst_n_61),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .\Count_Out_i_reg[32] (register_module_inst_n_60),
        .D(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/Add_in ),
        .E(IP2Bus_DataValid),
        .En_Id_Based(En_Id_Based_sync),
        .En_Id_Based_reg_0(Rd_Latency_Fifo_Wr_En1_25),
        .En_Id_Based_reg_1(Rd_Latency_Fifo_Wr_En1),
        .Enlog_Reg_Set_Rd_En(Enlog_Reg_Set_Rd_En),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .Ext_Trig_Metric_en_17(Ext_Trig_Metric_en_7),
        .External_Event_Cnt_En(External_Event_Cnt_En),
        .F1_Wr_En(F1_Wr_En),
        .F1_Wr_En_1(F1_Wr_En_1),
        .FBC_Rd_Data(FBC_Rd_Data_18),
        .FBC_Rd_Data_24(FBC_Rd_Data),
        .FBC_Rd_Vld(FBC_Rd_Vld_16),
        .FBC_Rd_Vld_25(FBC_Rd_Vld),
        .FSWI_Rd_Vld(FSWI_Rd_Vld),
        .\GEN_ARSIZE_AXI4.Num_RLasts_En_reg (p_46_in),
        .\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 (p_46_in_15),
        .\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 (Global_Clk_Cnt),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 (register_module_inst_n_130),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 (register_module_inst_n_131),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2 (register_module_inst_n_231),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 (register_module_inst_n_242),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 (register_module_inst_n_243),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 (register_module_inst_n_264),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6 (register_module_inst_n_265),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7 (register_module_inst_n_266),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8 (register_module_inst_n_267),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 (register_module_inst_n_268),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 (register_module_inst_n_234),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 (register_module_inst_n_241),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/incrementer_input_reg_val [0]),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1 (register_module_inst_n_250),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 ({Metric_Sel_0[5],Metric_Sel_0[2],Metric_Sel_0[0]}),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 (register_module_inst_n_263),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 (Metric_Sel_Reg_0_Wr_En),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 (Range_Reg_0),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 (Range_Reg_0_CDC0),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 (register_module_inst_n_132),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1 (register_module_inst_n_165),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 (register_module_inst_n_236),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 (register_module_inst_n_237),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 (register_module_inst_n_246),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 (register_module_inst_n_252),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6 (register_module_inst_n_253),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7 (register_module_inst_n_254),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8 (register_module_inst_n_255),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 (register_module_inst_n_256),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 (register_module_inst_n_232),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 (register_module_inst_n_235),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0 (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/incrementer_input_reg_val [0]),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 ({Metric_Sel_1[5],Metric_Sel_1[2],Metric_Sel_1[0]}),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 (register_module_inst_n_251),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 (Range_Reg_1_CDC0),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0 (register_module_inst_n_124),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 (register_module_inst_n_125),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2 (register_module_inst_n_198),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 (register_module_inst_n_239),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 (register_module_inst_n_240),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 (register_module_inst_n_258),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6 (register_module_inst_n_259),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7 (register_module_inst_n_260),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8 (register_module_inst_n_261),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 (register_module_inst_n_262),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 (register_module_inst_n_233),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 (register_module_inst_n_238),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/incrementer_input_reg_val [0]),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1 (register_module_inst_n_248),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 ({Metric_Sel_2[5],Metric_Sel_2[2],Metric_Sel_2[0]}),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 (register_module_inst_n_257),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 (Range_Reg_2),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 (Range_Reg_2_CDC0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (Incrementer_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (Incrementer_1),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (Metric_Cnt_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (Metric_Cnt_1),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (Samp_Incrementer_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (Samp_Incrementer_1),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (Samp_Metric_Cnt_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (Samp_Metric_Cnt_1),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (Incrementer_2),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (Samp_Incrementer_2),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 (Metric_Cnt_2),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 (Samp_Metric_Cnt_2),
        .\GEN_MUX_N_CNT.Add_in[0]_i_2_0 (metric_calc_inst0_n_264),
        .\GEN_MUX_N_CNT.Add_in[0]_i_2__0_0 (metric_calc_inst0_n_265),
        .\GEN_MUX_N_CNT.Add_in[0]_i_2__1_0 (metric_calc_inst0_n_266),
        .\GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 (metric_calc_inst0_n_103),
        .\GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 (metric_calc_inst0_n_104),
        .\GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 (metric_calc_inst0_n_105),
        .\GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 (metric_calc_inst0_n_106),
        .\GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 (metric_calc_inst0_n_107),
        .\GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 (metric_calc_inst0_n_108),
        .\GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 (metric_calc_inst0_n_109),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 (metric_calc_inst0_n_94),
        .\GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 (metric_calc_inst0_n_95),
        .\GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 (metric_calc_inst0_n_96),
        .\GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 (metric_calc_inst0_n_97),
        .\GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 (metric_calc_inst0_n_98),
        .\GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 (metric_calc_inst0_n_99),
        .\GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 (metric_calc_inst0_n_100),
        .\GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 (metric_calc_inst0_n_101),
        .\GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 (metric_calc_inst0_n_102),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_2_0 (metric_calc_inst0_n_262),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_2_1 (\GEN_SLOT1.metric_calc_inst1_n_247 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0 (metric_calc_inst0_n_263),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1 (\GEN_SLOT1.metric_calc_inst1_n_248 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_5_0 (\GEN_SLOT1.metric_calc_inst1_n_246 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (metric_calc_inst0_n_261),
        .\GEN_MUX_N_CNT.Add_in_reg[0] (FSWI1_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_reg[0]_0 (\GEN_SLOT1.metric_calc_inst1_n_374 ),
        .\GEN_MUX_N_CNT.Add_in_reg[0]_1 (\GEN_SLOT1.metric_calc_inst1_n_423 ),
        .\GEN_MUX_N_CNT.Add_in_reg[0]_2 (\GEN_SLOT1.metric_calc_inst1_n_472 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10] (\GEN_SLOT1.metric_calc_inst1_n_225 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_0 (\GEN_SLOT1.metric_calc_inst1_n_367 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_1 (\GEN_SLOT1.metric_calc_inst1_n_226 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_2 (\GEN_SLOT1.metric_calc_inst1_n_416 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_3 (\GEN_SLOT1.metric_calc_inst1_n_227 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_4 (\GEN_SLOT1.metric_calc_inst1_n_465 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11] (\GEN_SLOT1.metric_calc_inst1_n_228 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_0 (\GEN_SLOT1.metric_calc_inst1_n_368 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_1 (\GEN_SLOT1.metric_calc_inst1_n_229 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_2 (\GEN_SLOT1.metric_calc_inst1_n_417 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_3 (\GEN_SLOT1.metric_calc_inst1_n_230 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_4 (\GEN_SLOT1.metric_calc_inst1_n_466 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12] (\GEN_SLOT1.metric_calc_inst1_n_231 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_0 (\GEN_SLOT1.metric_calc_inst1_n_369 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_1 (\GEN_SLOT1.metric_calc_inst1_n_232 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_2 (\GEN_SLOT1.metric_calc_inst1_n_418 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_3 (\GEN_SLOT1.metric_calc_inst1_n_233 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_4 (\GEN_SLOT1.metric_calc_inst1_n_467 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13] (\GEN_SLOT1.metric_calc_inst1_n_234 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_0 (\GEN_SLOT1.metric_calc_inst1_n_370 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_1 (\GEN_SLOT1.metric_calc_inst1_n_235 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_2 (\GEN_SLOT1.metric_calc_inst1_n_419 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_3 (\GEN_SLOT1.metric_calc_inst1_n_236 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_4 (\GEN_SLOT1.metric_calc_inst1_n_468 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14] (\GEN_SLOT1.metric_calc_inst1_n_237 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_0 (\GEN_SLOT1.metric_calc_inst1_n_371 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_1 (\GEN_SLOT1.metric_calc_inst1_n_238 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_2 (\GEN_SLOT1.metric_calc_inst1_n_420 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_3 (\GEN_SLOT1.metric_calc_inst1_n_239 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_4 (\GEN_SLOT1.metric_calc_inst1_n_469 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15] (\GEN_SLOT1.metric_calc_inst1_n_240 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_0 (\GEN_SLOT1.metric_calc_inst1_n_372 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_1 (\GEN_SLOT1.metric_calc_inst1_n_241 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_2 (\GEN_SLOT1.metric_calc_inst1_n_421 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_3 (\GEN_SLOT1.metric_calc_inst1_n_242 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_4 (\GEN_SLOT1.metric_calc_inst1_n_470 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16] (S0_Read_Byte_Cnt),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_0 (\GEN_SLOT1.metric_calc_inst1_n_243 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_1 (\GEN_SLOT1.metric_calc_inst1_n_373 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_2 (\GEN_SLOT1.metric_calc_inst1_n_244 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_3 (\GEN_SLOT1.metric_calc_inst1_n_422 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_4 (\GEN_SLOT1.metric_calc_inst1_n_245 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_5 (\GEN_SLOT1.metric_calc_inst1_n_471 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_6 ({S1_Read_Byte_Cnt[16:3],S1_Read_Byte_Cnt[1:0]}),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_7 ({S1_Max_Read_Latency[16:3],S1_Max_Read_Latency[1:0]}),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (\GEN_SLOT1.metric_calc_inst1_n_249 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_0 (\GEN_SLOT1.metric_calc_inst1_n_266 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_1 (\GEN_SLOT1.metric_calc_inst1_n_267 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_2 (\GEN_SLOT1.metric_calc_inst1_n_65 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (\GEN_SLOT1.metric_calc_inst1_n_268 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_0 (\GEN_SLOT1.metric_calc_inst1_n_269 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_1 (\GEN_SLOT1.metric_calc_inst1_n_270 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_2 (\GEN_SLOT1.metric_calc_inst1_n_66 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (\GEN_SLOT1.metric_calc_inst1_n_271 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_0 (\GEN_SLOT1.metric_calc_inst1_n_272 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_1 (\GEN_SLOT1.metric_calc_inst1_n_273 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_2 (\GEN_SLOT1.metric_calc_inst1_n_67 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (\GEN_SLOT1.metric_calc_inst1_n_201 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_0 (\GEN_SLOT1.metric_calc_inst1_n_358 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_1 (\GEN_SLOT1.metric_calc_inst1_n_202 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_2 (\GEN_SLOT1.metric_calc_inst1_n_407 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_3 (\GEN_SLOT1.metric_calc_inst1_n_203 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_4 (\GEN_SLOT1.metric_calc_inst1_n_456 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (\GEN_SLOT1.metric_calc_inst1_n_274 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_0 (\GEN_SLOT1.metric_calc_inst1_n_275 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_1 (\GEN_SLOT1.metric_calc_inst1_n_276 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_2 (\GEN_SLOT1.metric_calc_inst1_n_68 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (\GEN_SLOT1.metric_calc_inst1_n_277 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_0 (\GEN_SLOT1.metric_calc_inst1_n_278 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_1 (\GEN_SLOT1.metric_calc_inst1_n_279 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_2 (\GEN_SLOT1.metric_calc_inst1_n_69 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (\GEN_SLOT1.metric_calc_inst1_n_280 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_0 (\GEN_SLOT1.metric_calc_inst1_n_281 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_1 (\GEN_SLOT1.metric_calc_inst1_n_282 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_2 (\GEN_SLOT1.metric_calc_inst1_n_70 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (\GEN_SLOT1.metric_calc_inst1_n_283 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_0 (\GEN_SLOT1.metric_calc_inst1_n_284 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_1 (\GEN_SLOT1.metric_calc_inst1_n_285 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_2 (\GEN_SLOT1.metric_calc_inst1_n_71 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (\GEN_SLOT1.metric_calc_inst1_n_286 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_0 (\GEN_SLOT1.metric_calc_inst1_n_287 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_1 (\GEN_SLOT1.metric_calc_inst1_n_288 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_2 (\GEN_SLOT1.metric_calc_inst1_n_72 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (\GEN_SLOT1.metric_calc_inst1_n_289 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_0 (\GEN_SLOT1.metric_calc_inst1_n_290 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_1 (\GEN_SLOT1.metric_calc_inst1_n_291 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_2 (\GEN_SLOT1.metric_calc_inst1_n_73 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (\GEN_SLOT1.metric_calc_inst1_n_292 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_0 (\GEN_SLOT1.metric_calc_inst1_n_293 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_1 (\GEN_SLOT1.metric_calc_inst1_n_294 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_2 (\GEN_SLOT1.metric_calc_inst1_n_74 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (\GEN_SLOT1.metric_calc_inst1_n_295 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_0 (\GEN_SLOT1.metric_calc_inst1_n_296 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_1 (\GEN_SLOT1.metric_calc_inst1_n_297 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_2 (\GEN_SLOT1.metric_calc_inst1_n_75 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (\GEN_SLOT1.metric_calc_inst1_n_298 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_0 (\GEN_SLOT1.metric_calc_inst1_n_299 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_1 (\GEN_SLOT1.metric_calc_inst1_n_300 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_2 (\GEN_SLOT1.metric_calc_inst1_n_76 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (\GEN_SLOT1.metric_calc_inst1_n_301 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_0 (\GEN_SLOT1.metric_calc_inst1_n_302 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_1 (\GEN_SLOT1.metric_calc_inst1_n_303 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_2 (\GEN_SLOT1.metric_calc_inst1_n_77 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (\GEN_SLOT1.metric_calc_inst1_n_310 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_0 (\GEN_SLOT1.metric_calc_inst1_n_375 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_1 (\GEN_SLOT1.metric_calc_inst1_n_424 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_2 (FBC1_Rd_Data_4[34]),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_3 (\GEN_SLOT1.metric_calc_inst1_n_359 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_4 (\GEN_SLOT1.metric_calc_inst1_n_408 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_5 (\GEN_SLOT1.metric_calc_inst1_n_457 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_6 (\GEN_SLOT1.metric_calc_inst1_n_64 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (\GEN_SLOT1.metric_calc_inst1_n_304 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_0 (\GEN_SLOT1.metric_calc_inst1_n_305 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_1 (\GEN_SLOT1.metric_calc_inst1_n_306 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_2 (\GEN_SLOT1.metric_calc_inst1_n_78 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (S0_Max_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (S0_Min_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (\GEN_SLOT1.metric_calc_inst1_n_307 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_10 (S1_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_11 (\GEN_SLOT1.metric_calc_inst1_n_79 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (\GEN_SLOT1.metric_calc_inst1_n_308 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (\GEN_SLOT1.metric_calc_inst1_n_309 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (S1_Min_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (S1_Min_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_6 (S0_Max_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_7 (S0_Min_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_8 (S1_Max_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_9 (S0_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[3] (\GEN_SLOT1.metric_calc_inst1_n_204 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_0 (\GEN_SLOT1.metric_calc_inst1_n_360 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_1 (\GEN_SLOT1.metric_calc_inst1_n_205 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_2 (\GEN_SLOT1.metric_calc_inst1_n_409 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_3 (\GEN_SLOT1.metric_calc_inst1_n_206 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_4 (\GEN_SLOT1.metric_calc_inst1_n_458 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4] (\GEN_SLOT1.metric_calc_inst1_n_207 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_0 (\GEN_SLOT1.metric_calc_inst1_n_361 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_1 (\GEN_SLOT1.metric_calc_inst1_n_208 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_2 (\GEN_SLOT1.metric_calc_inst1_n_410 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_3 (\GEN_SLOT1.metric_calc_inst1_n_209 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_4 (\GEN_SLOT1.metric_calc_inst1_n_459 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5] (\GEN_SLOT1.metric_calc_inst1_n_210 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_0 (\GEN_SLOT1.metric_calc_inst1_n_362 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_1 (\GEN_SLOT1.metric_calc_inst1_n_211 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_2 (\GEN_SLOT1.metric_calc_inst1_n_411 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_3 (\GEN_SLOT1.metric_calc_inst1_n_212 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_4 (\GEN_SLOT1.metric_calc_inst1_n_460 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6] (\GEN_SLOT1.metric_calc_inst1_n_213 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_0 (\GEN_SLOT1.metric_calc_inst1_n_363 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_1 (\GEN_SLOT1.metric_calc_inst1_n_214 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_2 (\GEN_SLOT1.metric_calc_inst1_n_412 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_3 (\GEN_SLOT1.metric_calc_inst1_n_215 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_4 (\GEN_SLOT1.metric_calc_inst1_n_461 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7] (\GEN_SLOT1.metric_calc_inst1_n_216 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_0 (\GEN_SLOT1.metric_calc_inst1_n_364 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_1 (\GEN_SLOT1.metric_calc_inst1_n_217 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_2 (\GEN_SLOT1.metric_calc_inst1_n_413 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_3 (\GEN_SLOT1.metric_calc_inst1_n_218 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_4 (\GEN_SLOT1.metric_calc_inst1_n_462 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8] (\GEN_SLOT1.metric_calc_inst1_n_219 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_0 (\GEN_SLOT1.metric_calc_inst1_n_365 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_1 (\GEN_SLOT1.metric_calc_inst1_n_220 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_2 (\GEN_SLOT1.metric_calc_inst1_n_414 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_3 (\GEN_SLOT1.metric_calc_inst1_n_221 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_4 (\GEN_SLOT1.metric_calc_inst1_n_463 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9] (\GEN_SLOT1.metric_calc_inst1_n_222 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_0 (\GEN_SLOT1.metric_calc_inst1_n_366 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_1 (\GEN_SLOT1.metric_calc_inst1_n_223 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_2 (\GEN_SLOT1.metric_calc_inst1_n_415 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_3 (\GEN_SLOT1.metric_calc_inst1_n_224 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_4 (\GEN_SLOT1.metric_calc_inst1_n_464 ),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ,\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [15]}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [32]),
        .\GEN_MUX_N_CNT.accumulate_reg_1 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 (FBC1_Rd_Data[0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 (metric_calc_inst0_n_61),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] (metric_calc_inst0_n_110),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 (\GEN_SLOT1.metric_calc_inst1_n_80 ),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_LSB_Rd_En(Global_Clk_Cnt_LSB_Rd_En),
        .Global_Clk_Cnt_MSB_Rd_En(Global_Clk_Cnt_MSB_Rd_En),
        .Global_Clk_Cnt_Reset_reg_0(register_module_inst_n_62),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .Global_Clk_Cnt_Set_Rd_En(Global_Clk_Cnt_Set_Rd_En),
        .Global_Intr_En(Global_Intr_En),
        .Global_Intr_En_reg_0(Global_Intr_En_i_1_n_0),
        .ID2_Mask_Rd_En(ID2_Mask_Rd_En),
        .ID_Mask_Rd_En(ID_Mask_Rd_En),
        .IP2Bus_DataValid_reg_0(register_module_inst_n_27),
        .\IP2Bus_Data_reg[12]_0 ({Intr_Reg_IER[12:3],Intr_Reg_IER[1:0]}),
        .\IP2Bus_Data_reg[31]_0 (IP2Bus_Data),
        .Incr_Reg_Set_Rd_En(Incr_Reg_Set_Rd_En),
        .Incr_by_1_reg_i_3_0({metric_counters_inst_n_9,metric_counters_inst_n_10,metric_counters_inst_n_11,metric_counters_inst_n_12,metric_counters_inst_n_13,metric_counters_inst_n_14,metric_counters_inst_n_15,metric_counters_inst_n_16,metric_counters_inst_n_17,metric_counters_inst_n_18,metric_counters_inst_n_19,metric_counters_inst_n_20,metric_counters_inst_n_21,metric_counters_inst_n_22,metric_counters_inst_n_23,metric_counters_inst_n_24}),
        .Incr_by_1_reg_i_3__0_0({metric_counters_inst_n_25,metric_counters_inst_n_26,metric_counters_inst_n_27,metric_counters_inst_n_28,metric_counters_inst_n_29,metric_counters_inst_n_30,metric_counters_inst_n_31,metric_counters_inst_n_32,metric_counters_inst_n_33,metric_counters_inst_n_34,metric_counters_inst_n_35,metric_counters_inst_n_36,metric_counters_inst_n_37,metric_counters_inst_n_38,metric_counters_inst_n_39,metric_counters_inst_n_40}),
        .Incr_by_1_reg_i_3__1_0({metric_counters_inst_n_41,metric_counters_inst_n_42,metric_counters_inst_n_43,metric_counters_inst_n_44,metric_counters_inst_n_45,metric_counters_inst_n_46,metric_counters_inst_n_47,metric_counters_inst_n_48,metric_counters_inst_n_49,metric_counters_inst_n_50,metric_counters_inst_n_51,metric_counters_inst_n_52,metric_counters_inst_n_53,metric_counters_inst_n_54,metric_counters_inst_n_55,metric_counters_inst_n_56}),
        .Interval_Cnt_En(Interval_Cnt_En),
        .Interval_Cnt_En_reg_0(Interval_Cnt_En_i_1_n_0),
        .Interval_Cnt_Ld_reg_0(Interval_Cnt_Ld_i_1_n_0),
        .Interval_Cnt_Ld_sync(Interval_Cnt_Ld_sync),
        .Intr_Reg_ISR({Intr_Reg_ISR[5:3],Intr_Reg_ISR[1:0]}),
        .Intr_Reg_Set_Rd_En(Intr_Reg_Set_Rd_En),
        .Lat_Addr_3downto0_is_0x8_reg_0(axi_interface_inst_n_22),
        .Lat_Addr_7downto4_is_0x2_reg_0(axi_interface_inst_n_21),
        .\Lat_Addr_9downto2_CDC_reg[7]_0 (Bus2IP_Addr),
        .Lat_Intr_Reg_GIE_Rd_En_reg_0(axi_interface_inst_n_13),
        .Lat_Intr_Reg_IER_Rd_En_reg_0(axi_interface_inst_n_15),
        .Lat_Intr_Reg_ISR_Rd_En_reg_0(axi_interface_inst_n_16),
        .Lat_Sample_Reg_Rd_En(Lat_Sample_Reg_Rd_En),
        .Lat_Sample_Reg_Rd_En_d1(Lat_Sample_Reg_Rd_En_d1),
        .Lat_Status_Reg_FOC_Rd_En_reg_0(axi_interface_inst_n_17),
        .Lat_Status_Reg_WIF_Rd_En_reg_0(axi_interface_inst_n_19),
        .\Latency2_WID_CDC_reg[15]_0 (Latency_ID2_Wr_En),
        .Latency_ID2_Rd_En(Latency_ID2_Rd_En),
        .Latency_ID_Rd_En(Latency_ID_Rd_En),
        .\Latency_WID_CDC_reg[15]_0 (Latency_ID_Wr_En),
        .Metric_Cnt_Reg_Set_Rd_En(Metric_Cnt_Reg_Set_Rd_En),
        .Metric_Sel_Reg_0_Rd_En(Metric_Sel_Reg_0_Rd_En),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int_33),
        .Metrics_Cnt_En_Int_1(Metrics_Cnt_En_Int),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset),
        .Metrics_Cnt_Reset_Final__0(Metrics_Cnt_Reset_Final__0),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0_29),
        .Mst_Rd_Idle_Cnt_En0_5(Mst_Rd_Idle_Cnt_En0),
        .Num_BValids_En(Num_BValids_En),
        .Num_BValids_En0(Num_BValids_En0_27),
        .Num_BValids_En0_7(Num_BValids_En0),
        .Num_RLasts_En(Num_RLasts_En),
        .Num_RLasts_En0(Num_RLasts_En0_34),
        .Num_RLasts_En0_0(Num_RLasts_En0),
        .O(Count_Out_i),
        .Overflow(\counter_inst/Overflow ),
        .Q(Range_Reg_1),
        .Rd_Add_Issue6_out(Rd_Add_Issue6_out_26),
        .Rd_Add_Issue6_out_8(Rd_Add_Issue6_out),
        .Rd_Add_Issue_reg(\GEN_SLOT1.metric_calc_inst1_n_28 ),
        .Rd_Add_Issue_reg_0(metric_calc_inst0_n_27),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2_24),
        .Rd_Latency_Fifo_Rd_En2_9(Rd_Latency_Fifo_Rd_En2),
        .\Rd_Latency_Fifo_Wr_Data_reg[32] (\GEN_SLOT1.metric_calc_inst1_n_23 ),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (metric_calc_inst0_n_22),
        .Read_Beat_Cnt_En1(Read_Beat_Cnt_En1_28),
        .Read_Beat_Cnt_En1_6(Read_Beat_Cnt_En1),
        .Read_Latency_En(Read_Latency_En),
        .Reset_On_Sample_Int_Lapse_reg_0(Reset_On_Sample_Int_Lapse_i_1_n_0),
        .Reset_On_Sample_Int_Lapse_sync(Reset_On_Sample_Int_Lapse_sync),
        .Rng_Reg_Set_Rd_En(Rng_Reg_Set_Rd_En),
        .Rtrans_Cnt_En(Rtrans_Cnt_En),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0_30),
        .Rtrans_Cnt_En0_4(Rtrans_Cnt_En0),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S0_Read_Latency(S0_Read_Latency[16:0]),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .S0_Write_Byte_Cnt({S0_Write_Byte_Cnt[16:3],S0_Write_Byte_Cnt[1]}),
        .S1_Read_Byte_Cnt_En(S1_Read_Byte_Cnt_En),
        .S1_Read_Latency(S1_Read_Latency),
        .S1_S_Null_Byte_Cnt(S1_S_Null_Byte_Cnt),
        .S1_Write_Byte_Cnt({S1_Write_Byte_Cnt[31:17],S1_Write_Byte_Cnt[2]}),
        .SR(s_level_out_bus_d6),
        .\S_Null_Byte_Cnt_reg[2] (register_module_inst_n_43),
        .\S_Null_Byte_Cnt_reg[2]_0 (register_module_inst_n_59),
        .Samp_Incr_Reg_Set_Rd_En(Samp_Incr_Reg_Set_Rd_En),
        .Samp_Metric_Cnt_Reg_Set_Rd_En(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .\Sample_Interval_i_reg_CDC_reg[31]_0 (Sample_Interval),
        .\Sample_Interval_i_reg_CDC_reg[31]_1 (Sample_Interval_i_reg_CDC0),
        .\Sample_Time_Diff_Reg_reg[31]_0 (Sample_Reg_Rd_En),
        .Sel_Reg_Set_Rd_En(Sel_Reg_Set_Rd_En),
        .Status_Reg_Set_Rd_En(Status_Reg_Set_Rd_En),
        .Use_Ext_Trigger(Use_Ext_Trig),
        .\WID_Mask2_CDC_reg[15]_0 (ID2_Mask_Wr_En),
        .\WID_Mask_CDC_reg[15]_0 (ID_Mask_Wr_En),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En),
        .\Write_Latency_Int_reg[31] (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/Add_in ),
        .\Write_Latency_Int_reg[31]_0 (\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/Add_in ),
        .Wtrans_Cnt_En(Wtrans_Cnt_En),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0_31),
        .Wtrans_Cnt_En0_3(Wtrans_Cnt_En0),
        .accumulate(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1/accumulate ),
        .accumulate_22(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2/accumulate ),
        .accumulate_23(\axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0/accumulate ),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .empty2__0(\FBC_WR_BEAT_CNT/empty2__0_32 ),
        .empty2__0_2(\FBC_WR_BEAT_CNT/empty2__0 ),
        .id_matched_return01_out(id_matched_return01_out_23),
        .id_matched_return01_out_10(id_matched_return01_out),
        .id_matched_return07_out(id_matched_return07_out_21),
        .id_matched_return07_out_12(id_matched_return07_out),
        .out(\cdc_sync_inst1/p_0_in0_in ),
        .p_1_in(p_1_in),
        .p_25_in(p_25_in),
        .p_51_in(p_51_in),
        .p_51_in_0(p_51_in_0),
        .p_54_in(p_54_in),
        .p_54_in_19(p_54_in_2),
        .p_in_d1_cdc_from_reg(\cdc_sync_inst2/p_0_in0_in ),
        .p_in_d1_cdc_from_reg0(\cdc_sync_inst1/p_in_d1_cdc_from_reg0 ),
        .p_in_d1_cdc_from_reg0_15(\cdc_sync_inst2/p_in_d1_cdc_from_reg0 ),
        .p_in_d1_cdc_from_reg_0(p_0_in),
        .rid_match_reg(rid_match_reg),
        .rid_match_reg_20(rid_match_reg_14),
        .rvalid_reg(rvalid_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_out_d4_reg(\cdc_sync_inst1/p_1_in ),
        .s_out_d4_reg_0(\cdc_sync_inst2/p_1_in ),
        .s_out_d5_reg(\cdc_sync_inst1/p_0_in ),
        .s_out_d5_reg_0(\cdc_sync_inst2/p_0_in ),
        .s_out_re(\cdc_sync_inst1/s_out_re ),
        .s_out_re_16(\cdc_sync_inst2/s_out_re ),
        .scndry_out_int_d1_reg(Rd_En_sync),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_1_axi_arid(slot_1_axi_arid),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awid(slot_1_axi_awid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_bid(slot_1_axi_bid),
        .slot_1_axi_bready(slot_1_axi_bready),
        .slot_1_axi_bvalid(slot_1_axi_bvalid),
        .slot_1_axi_rid(slot_1_axi_rid),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .\wptr_reg[0] (\GEN_SLOT1.metric_calc_inst1_n_20 ),
        .\wptr_reg[0]_0 (metric_calc_inst0_n_19),
        .wr_latency_start(wr_latency_start_22),
        .wr_latency_start_11(wr_latency_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_metrics_data sampled_metrics_data_inst
       (.D(Metric_Cnt_0),
        .E(Sample_En__0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 (Samp_Incrementer_0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 (Incrementer_0),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 (Samp_Incrementer_1),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 (Incrementer_1),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 (Samp_Metric_Cnt_1),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 (Metric_Cnt_1),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 (Samp_Incrementer_2),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 (Incrementer_2),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 (Samp_Metric_Cnt_2),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 (Metric_Cnt_2),
        .Q(Samp_Metric_Cnt_0),
        .SR(SR),
        .core_aclk(core_aclk));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1
       (.I0(\cdc_sync_inst1/p_0_in ),
        .I1(\cdc_sync_inst1/p_1_in ),
        .O(\cdc_sync_inst1/s_out_re ));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__0
       (.I0(\cdc_sync_inst2/p_0_in ),
        .I1(\cdc_sync_inst2/p_1_in ),
        .O(\cdc_sync_inst2/s_out_re ));
  LUT1 #(
    .INIT(2'h1)) 
    trigger_in_ack_r_i_1
       (.I0(core_aresetn),
        .O(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE trigger_in_ack_r_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in_sync),
        .Q(trigger_in_ack),
        .R(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4 trigger_sig_cdc_sync
       (.core_aclk(core_aclk),
        .out(trigger_in_sync),
        .s_level_out_d5_reg_0(p_0_in),
        .trigger_in(trigger_in));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_max_Wr_Lat_i_1
       (.I0(\GEN_SLOT1.metric_calc_inst1_n_779 ),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_max_Wr_Lat),
        .O(update_max_Wr_Lat_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_max_Wr_Lat_i_1__0
       (.I0(metric_calc_inst0_n_666),
        .I1(F34_Rd_Vld_reg__0_13),
        .I2(update_max_Wr_Lat_6),
        .O(update_max_Wr_Lat_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_min_Wr_Lat_i_1
       (.I0(\GEN_SLOT1.metric_calc_inst1_n_780 ),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_min_Wr_Lat),
        .O(update_min_Wr_Lat_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_min_Wr_Lat_i_1__0
       (.I0(metric_calc_inst0_n_667),
        .I1(F34_Rd_Vld_reg__0_13),
        .I2(update_min_Wr_Lat_5),
        .O(update_min_Wr_Lat_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    wid_match_reg_i_1
       (.I0(F1_Rd_Data),
        .I1(F2_Rd_Data),
        .I2(F12_Rd_Vld),
        .I3(wid_match_reg),
        .O(wid_match_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    wid_match_reg_i_1__0
       (.I0(F1_Rd_Data_20),
        .I1(F2_Rd_Data_19),
        .I2(F12_Rd_Vld_12),
        .I3(wid_match_reg_11),
        .O(wid_match_reg_i_1__0_n_0));
endmodule

(* C_COMMON_CLOCK = "0" *) (* C_DATA_CNT_WIDTH = "5" *) (* C_DATA_WIDTH = "3" *) 
(* C_EN_SAFETY_CKT = "0" *) (* C_FAMILY = "zynq" *) (* C_FIFO_DEPTH = "32" *) 
(* C_FULL_FLAGS_RST = "1" *) (* C_IMPLEMENTATION_TYPE = "2" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_USE_BLOCKMEM = "2" *) (* C_USE_FWFT = "1" *) 
(* C_USE_XPM = "1" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* RD_LATENCY = "0" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_MODE = "fwft" *) (* WR_PNTR_WIDTH = "5" *) 
(* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo
   (Din,
    Wr_en,
    Wr_clk,
    Rd_en,
    Rd_clk,
    fifo_rst,
    Dout,
    Full,
    wr_rst_busy,
    Empty,
    rd_data_count,
    wr_data_count,
    almost_empty,
    almost_full);
  input [2:0]Din;
  input Wr_en;
  input Wr_clk;
  input Rd_en;
  input Rd_clk;
  input fifo_rst;
  output [2:0]Dout;
  output Full;
  output wr_rst_busy;
  output Empty;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_empty;
  output almost_full;

  wire [2:0]Din;
  wire [2:0]Dout;
  wire Empty;
  wire Full;
  wire Rd_clk;
  wire Rd_en;
  wire Wr_clk;
  wire Wr_en;
  wire almost_empty;
  wire almost_full;
  wire fifo_rst;
  wire full_int;
  wire [4:0]rd_data_count;
  wire [4:0]wr_data_count;
  wire wr_rst_busy;
  wire \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    Full_INST_0
       (.I0(full_int),
        .I1(wr_rst_busy),
        .O(Full));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "4" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async \XPM_ASYNC.inst 
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(\NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED ),
        .din(Din),
        .dout(Dout),
        .empty(Empty),
        .full(full_int),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_XPM_ASYNC.inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED ),
        .rd_clk(Rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(Rd_en),
        .rd_rst_busy(\NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED ),
        .rst(fifo_rst),
        .sbiterr(\NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_XPM_ASYNC.inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED ),
        .wr_clk(Wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(Wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_COMMON_CLOCK = "0" *) (* C_DATA_CNT_WIDTH = "5" *) (* C_DATA_WIDTH = "3" *) 
(* C_EN_SAFETY_CKT = "0" *) (* C_FAMILY = "zynq" *) (* C_FIFO_DEPTH = "32" *) 
(* C_FULL_FLAGS_RST = "1" *) (* C_IMPLEMENTATION_TYPE = "2" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_USE_BLOCKMEM = "2" *) (* C_USE_FWFT = "1" *) 
(* C_USE_XPM = "1" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_async_fifo" *) 
(* RD_LATENCY = "0" *) (* RD_PNTR_WIDTH = "5" *) (* READ_MODE = "fwft" *) 
(* WR_PNTR_WIDTH = "5" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1
   (Din,
    Wr_en,
    Wr_clk,
    Rd_en,
    Rd_clk,
    fifo_rst,
    Dout,
    Full,
    wr_rst_busy,
    Empty,
    rd_data_count,
    wr_data_count,
    almost_empty,
    almost_full);
  input [2:0]Din;
  input Wr_en;
  input Wr_clk;
  input Rd_en;
  input Rd_clk;
  input fifo_rst;
  output [2:0]Dout;
  output Full;
  output wr_rst_busy;
  output Empty;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_empty;
  output almost_full;

  wire [2:0]Din;
  wire [2:0]Dout;
  wire Empty;
  wire Full;
  wire Rd_clk;
  wire Rd_en;
  wire Wr_clk;
  wire Wr_en;
  wire almost_empty;
  wire almost_full;
  wire fifo_rst;
  wire full_int;
  wire [4:0]rd_data_count;
  wire [4:0]wr_data_count;
  wire wr_rst_busy;
  wire \NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_overflow_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_underflow_UNCONNECTED ;
  wire \NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    Full_INST_0
       (.I0(full_int),
        .I1(wr_rst_busy),
        .O(Full));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "4" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1 \XPM_ASYNC.inst 
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(\NLW_XPM_ASYNC.inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_XPM_ASYNC.inst_dbiterr_UNCONNECTED ),
        .din(Din),
        .dout(Dout),
        .empty(Empty),
        .full(full_int),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_XPM_ASYNC.inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_XPM_ASYNC.inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_XPM_ASYNC.inst_prog_full_UNCONNECTED ),
        .rd_clk(Rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(Rd_en),
        .rd_rst_busy(\NLW_XPM_ASYNC.inst_rd_rst_busy_UNCONNECTED ),
        .rst(fifo_rst),
        .sbiterr(\NLW_XPM_ASYNC.inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_XPM_ASYNC.inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_XPM_ASYNC.inst_wr_ack_UNCONNECTED ),
        .wr_clk(Wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(Wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_axi_interface
   (Bus2IP_RdCE,
    rvalid_reg_0,
    arready_i_reg_0,
    awready_i_reg_0,
    s_axi_bvalid,
    Q,
    \bus2ip_addr_i_reg[3]_0 ,
    Intr_Reg_Set_Rd_En,
    \bus2ip_addr_i_reg[3]_1 ,
    \bus2ip_addr_i_reg[1]_0 ,
    \bus2ip_addr_i_reg[6]_0 ,
    \bus2ip_addr_i_reg[2]_0 ,
    \bus2ip_addr_i_reg[6]_1 ,
    Addr_3downto0_is_0x4,
    \bus2ip_addr_i_reg[4]_0 ,
    \bus2ip_addr_i_reg[2]_1 ,
    s_axi_wready,
    Event_Log_Set_Rd_En,
    Addr_7downto4_is_0x0,
    s_axi_rdata,
    p_in_d1_cdc_from_reg0,
    Interval_Cnt_En0,
    \bus2ip_addr_i_reg[7]_0 ,
    \bus2ip_addr_i_reg[4]_1 ,
    \bus2ip_addr_i_reg[6]_2 ,
    Intr_Reg_ISR_Wr_En,
    \bus2ip_addr_i_reg[4]_2 ,
    Status_Reg_Set_Rd_En,
    \bus2ip_addr_i_reg[2]_2 ,
    p_25_in,
    Metric_Sel_Reg_0_Rd_En,
    Sel_Reg_Set_Rd_En,
    Global_Clk_Cnt_LSB_Rd_En,
    Global_Clk_Cnt_MSB_Rd_En,
    Global_Clk_Cnt_Set_Rd_En,
    Incr_Reg_Set_Rd_En,
    Metric_Cnt_Reg_Set_Rd_En,
    Enlog_Reg_Set_Rd_En,
    Rng_Reg_Set_Rd_En,
    \bus2ip_addr_i_reg[5]_0 ,
    \bus2ip_addr_i_reg[6]_3 ,
    \bus2ip_addr_i_reg[1]_1 ,
    Samp_Incr_Reg_Set_Rd_En,
    Samp_Metric_Cnt_Reg_Set_Rd_En,
    Control_Set_Rd_En,
    Latency_ID_Rd_En,
    Latency_ID2_Rd_En,
    ID_Mask_Rd_En,
    ID2_Mask_Rd_En,
    \bus2ip_addr_i_reg[6]_4 ,
    \bus2ip_addr_i_reg[1]_2 ,
    \bus2ip_addr_i_reg[3]_2 ,
    \bus2ip_addr_i_reg[5]_1 ,
    Control_Set_Wr_En,
    Addr_7downto4_is_0x1,
    Addr_3downto0_is_0xC,
    SR,
    s_axi_aclk,
    rvalid_reg_1,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_aresetn,
    s_axi_araddr,
    s_axi_awaddr,
    E,
    D,
    out);
  output Bus2IP_RdCE;
  output rvalid_reg_0;
  output arready_i_reg_0;
  output awready_i_reg_0;
  output s_axi_bvalid;
  output [7:0]Q;
  output \bus2ip_addr_i_reg[3]_0 ;
  output Intr_Reg_Set_Rd_En;
  output \bus2ip_addr_i_reg[3]_1 ;
  output \bus2ip_addr_i_reg[1]_0 ;
  output \bus2ip_addr_i_reg[6]_0 ;
  output \bus2ip_addr_i_reg[2]_0 ;
  output \bus2ip_addr_i_reg[6]_1 ;
  output Addr_3downto0_is_0x4;
  output \bus2ip_addr_i_reg[4]_0 ;
  output \bus2ip_addr_i_reg[2]_1 ;
  output s_axi_wready;
  output Event_Log_Set_Rd_En;
  output Addr_7downto4_is_0x0;
  output [31:0]s_axi_rdata;
  output p_in_d1_cdc_from_reg0;
  output Interval_Cnt_En0;
  output [0:0]\bus2ip_addr_i_reg[7]_0 ;
  output [0:0]\bus2ip_addr_i_reg[4]_1 ;
  output [0:0]\bus2ip_addr_i_reg[6]_2 ;
  output Intr_Reg_ISR_Wr_En;
  output \bus2ip_addr_i_reg[4]_2 ;
  output Status_Reg_Set_Rd_En;
  output [0:0]\bus2ip_addr_i_reg[2]_2 ;
  output p_25_in;
  output Metric_Sel_Reg_0_Rd_En;
  output Sel_Reg_Set_Rd_En;
  output Global_Clk_Cnt_LSB_Rd_En;
  output Global_Clk_Cnt_MSB_Rd_En;
  output Global_Clk_Cnt_Set_Rd_En;
  output Incr_Reg_Set_Rd_En;
  output Metric_Cnt_Reg_Set_Rd_En;
  output Enlog_Reg_Set_Rd_En;
  output Rng_Reg_Set_Rd_En;
  output [0:0]\bus2ip_addr_i_reg[5]_0 ;
  output [0:0]\bus2ip_addr_i_reg[6]_3 ;
  output [0:0]\bus2ip_addr_i_reg[1]_1 ;
  output Samp_Incr_Reg_Set_Rd_En;
  output Samp_Metric_Cnt_Reg_Set_Rd_En;
  output Control_Set_Rd_En;
  output Latency_ID_Rd_En;
  output Latency_ID2_Rd_En;
  output ID_Mask_Rd_En;
  output ID2_Mask_Rd_En;
  output [0:0]\bus2ip_addr_i_reg[6]_4 ;
  output [0:0]\bus2ip_addr_i_reg[1]_2 ;
  output [0:0]\bus2ip_addr_i_reg[3]_2 ;
  output [0:0]\bus2ip_addr_i_reg[5]_1 ;
  output Control_Set_Wr_En;
  output Addr_7downto4_is_0x1;
  output Addr_3downto0_is_0xC;
  input [0:0]SR;
  input s_axi_aclk;
  input rvalid_reg_1;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input [0:0]E;
  input [31:0]D;
  input out;

  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Addr_7downto4_is_0x1;
  wire [15:0]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [31:0]D;
  wire [0:0]E;
  wire Enlog_Reg_Set_Rd_En;
  wire Event_Log_Set_Rd_En;
  wire \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ;
  wire \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0 ;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire ID2_Mask_Rd_En;
  wire ID_Mask_Rd_En;
  wire Incr_Reg_Set_Rd_En;
  wire Interval_Cnt_En0;
  wire Intr_Reg_ISR_Wr_En;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En_i_2_n_0;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0;
  wire Lat_ID2_Mask_Rd_En_i_2_n_0;
  wire Lat_Incr_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0;
  wire Latency_ID2_Rd_En;
  wire Latency_ID_Rd_En;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metrics_Cnt_En_i_2_n_0;
  wire [7:0]Q;
  wire Rng_Reg_Set_Rd_En;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire \Sample_Interval_i_reg_CDC[31]_i_2_n_0 ;
  wire \Sample_Interval_i_reg_CDC[31]_i_3_n_0 ;
  wire Sel_Reg_Set_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire arready_i0;
  wire arready_i_i_1_n_0;
  wire arready_i_reg_0;
  wire awready_i_i_1_n_0;
  wire awready_i_reg_0;
  wire \bus2ip_addr_i[15]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg[1]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[1]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[1]_2 ;
  wire \bus2ip_addr_i_reg[2]_0 ;
  wire \bus2ip_addr_i_reg[2]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[2]_2 ;
  wire \bus2ip_addr_i_reg[3]_0 ;
  wire \bus2ip_addr_i_reg[3]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[3]_2 ;
  wire \bus2ip_addr_i_reg[4]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_1 ;
  wire \bus2ip_addr_i_reg[4]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_1 ;
  wire \bus2ip_addr_i_reg[6]_0 ;
  wire \bus2ip_addr_i_reg[6]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[6]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[6]_3 ;
  wire [0:0]\bus2ip_addr_i_reg[6]_4 ;
  wire [0:0]\bus2ip_addr_i_reg[7]_0 ;
  wire bvalid_i_2_n_0;
  wire out;
  wire p_25_in;
  wire [15:0]p_2_in;
  wire p_5_in;
  wire p_in_d1_cdc_from_reg0;
  wire rd_in_progress;
  wire rd_in_progress_i_1_n_0;
  wire rvalid_reg_0;
  wire rvalid_reg_1;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_req_pend;
  wire [15:0]wr_req_pend_addr;
  wire wr_req_pend_i_1_n_0;
  wire wr_req_pend_pulse;
  wire write_req;
  wire write_req_i_1_n_0;

  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \GEN_ISR_REG[0].ISR[0]_i_2 
       (.I0(\bus2ip_addr_i_reg[2]_1 ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\Sample_Interval_i_reg_CDC[31]_i_3_n_0 ),
        .O(Intr_Reg_ISR_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_1 
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Addr_7downto4_is_0x0),
        .I5(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2 
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I5(Bus2IP_WrCE),
        .O(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_METRIC_1.Range_Reg_1_CDC[31]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[6]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_2.Range_Reg_2_CDC[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    Global_Intr_En_i_2
       (.I0(\Sample_Interval_i_reg_CDC[31]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\bus2ip_addr_i_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \IER[12]_i_1 
       (.I0(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\bus2ip_addr_i_reg[4]_1 ));
  FDRE \IP2Bus_Data_sampled_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(s_axi_rdata[17]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(s_axi_rdata[18]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(s_axi_rdata[19]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(s_axi_rdata[20]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(s_axi_rdata[21]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(s_axi_rdata[22]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(s_axi_rdata[23]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(s_axi_rdata[24]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(s_axi_rdata[25]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(s_axi_rdata[26]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(s_axi_rdata[27]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(s_axi_rdata[28]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(s_axi_rdata[29]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(s_axi_rdata[30]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(s_axi_rdata[31]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE \IP2Bus_Data_sampled_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    Interval_Cnt_En_i_2
       (.I0(\Sample_Interval_i_reg_CDC[31]_i_3_n_0 ),
        .I1(\bus2ip_addr_i_reg[2]_1 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(Interval_Cnt_En0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    Lat_Addr_3downto0_is_0x4_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[1]),
        .O(Addr_3downto0_is_0x4));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    Lat_Addr_3downto0_is_0x8_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .O(\bus2ip_addr_i_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h0200)) 
    Lat_Addr_3downto0_is_0xC_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .O(Addr_3downto0_is_0xC));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Lat_Addr_7downto4_is_0x0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(Addr_7downto4_is_0x0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Lat_Addr_7downto4_is_0x1_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(Addr_7downto4_is_0x1));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    Lat_Addr_7downto4_is_0x2_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\bus2ip_addr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Control_Set_Rd_En_i_1
       (.I0(\bus2ip_addr_i_reg[2]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(Control_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    Lat_Enlog_Reg_Set_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Enlog_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    Lat_Event_Log_Set_Rd_En_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Bus2IP_Addr[10]),
        .I3(Bus2IP_Addr[11]),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .O(Event_Log_Set_Rd_En));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Lat_Event_Log_Set_Rd_En_i_2
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[12]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .O(Lat_Event_Log_Set_Rd_En_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    Lat_Global_Clk_Cnt_LSB_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Addr_3downto0_is_0x4),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(Global_Clk_Cnt_LSB_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(\bus2ip_addr_i_reg[2]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(Global_Clk_Cnt_MSB_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Bus2IP_Addr[11]),
        .I2(Bus2IP_Addr[10]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .O(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_3
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[1]),
        .O(\bus2ip_addr_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    Lat_Global_Clk_Cnt_Set_Rd_En_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Global_Clk_Cnt_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    Lat_ID2_Mask_Rd_En_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\bus2ip_addr_i_reg[2]_0 ),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(ID2_Mask_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    Lat_ID2_Mask_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I2(Q[7]),
        .I3(Bus2IP_Addr[10]),
        .I4(Bus2IP_Addr[11]),
        .I5(Q[6]),
        .O(Lat_ID2_Mask_Rd_En_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    Lat_ID_Mask_Rd_En_i_1
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(ID_Mask_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    Lat_Incr_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Incr_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    Lat_Incr_Reg_Set_Rd_En_i_2
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I5(Bus2IP_RdCE),
        .O(Lat_Incr_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    Lat_Intr_Reg_GIE_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(\bus2ip_addr_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    Lat_Intr_Reg_IER_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(\bus2ip_addr_i_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    Lat_Intr_Reg_ISR_Rd_En_i_1
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(\bus2ip_addr_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    Lat_Intr_Reg_Set_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(Intr_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    Lat_Latency_ID2_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(Latency_ID2_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Latency_ID_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Lat_ID2_Mask_Rd_En_i_2_n_0),
        .O(Latency_ID_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    Lat_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Metric_Cnt_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    Lat_Metric_Sel_Reg_0_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Metric_Sel_Reg_0_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    Lat_Rng_Reg_Set_Rd_En_i_1
       (.I0(Bus2IP_Addr[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Rng_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    Lat_Samp_Incr_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Samp_Incr_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[0]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Samp_Metric_Cnt_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2
       (.I0(Q[6]),
        .I1(Bus2IP_RdCE),
        .I2(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I3(Q[7]),
        .I4(Bus2IP_Addr[10]),
        .I5(Bus2IP_Addr[11]),
        .O(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    Lat_Sample_Interval_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(p_25_in));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    Lat_Sel_Reg_Set_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(Sel_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    Lat_Status_Reg_FOC_Rd_En_i_1
       (.I0(\bus2ip_addr_i_reg[2]_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    Lat_Status_Reg_Set_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(Status_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    Lat_Status_Reg_WIF_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \Latency2_WID_CDC[15]_i_1 
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Q[0]),
        .I5(Addr_7downto4_is_0x0),
        .O(\bus2ip_addr_i_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Latency_WID_CDC[15]_i_1 
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Metrics_Cnt_En_i_2_n_0),
        .O(\bus2ip_addr_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    Metrics_Cnt_En_i_1
       (.I0(\bus2ip_addr_i_reg[2]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Metrics_Cnt_En_i_2_n_0),
        .O(Control_Set_Wr_En));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    Metrics_Cnt_En_i_2
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[7]),
        .I3(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I4(Q[6]),
        .I5(Bus2IP_WrCE),
        .O(Metrics_Cnt_En_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    Metrics_Cnt_En_i_3
       (.I0(s_axi_wvalid),
        .I1(write_req),
        .O(Bus2IP_WrCE));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \Sample_Interval_i_reg_CDC[31]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .O(\bus2ip_addr_i_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \Sample_Interval_i_reg_CDC[31]_i_2 
       (.I0(\Sample_Interval_i_reg_CDC[31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .I4(Q[0]),
        .O(\Sample_Interval_i_reg_CDC[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \Sample_Interval_i_reg_CDC[31]_i_3 
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I5(Bus2IP_WrCE),
        .O(\Sample_Interval_i_reg_CDC[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \Sample_Time_Diff_Reg[31]_i_1 
       (.I0(\bus2ip_addr_i_reg[4]_0 ),
        .I1(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I2(Q[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Bus2IP_Addr[0]),
        .I5(Q[1]),
        .O(\bus2ip_addr_i_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \WID_Mask2_CDC[15]_i_1 
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\bus2ip_addr_i_reg[2]_0 ),
        .O(\bus2ip_addr_i_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \WID_Mask_CDC[15]_i_1 
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Addr_7downto4_is_0x0),
        .O(\bus2ip_addr_i_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    arready_i_i_1
       (.I0(rd_in_progress),
        .I1(write_req),
        .I2(s_axi_awvalid),
        .I3(Bus2IP_RdCE),
        .I4(s_axi_aresetn),
        .I5(arready_i0),
        .O(arready_i_i_1_n_0));
  FDRE arready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i_i_1_n_0),
        .Q(arready_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    awready_i_i_1
       (.I0(write_req),
        .I1(s_axi_arvalid),
        .I2(Bus2IP_RdCE),
        .I3(rvalid_reg_0),
        .I4(s_axi_aresetn),
        .I5(p_5_in),
        .O(awready_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    awready_i_i_2
       (.I0(awready_i_reg_0),
        .I1(s_axi_awvalid),
        .O(p_5_in));
  FDRE awready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(awready_i_i_1_n_0),
        .Q(awready_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[0]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[0]),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[10]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[10]),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[11]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[11]),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[12]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[12]),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[13]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[13]),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[14]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[14]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(arready_i_reg_0),
        .I2(wr_req_pend),
        .I3(awready_i_reg_0),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[15]_i_2 
       (.I0(s_axi_araddr[15]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[15]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[15]),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[1]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[1]),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[2]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[2]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[3]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[3]),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[4]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[5]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[5]),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[6]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[6]),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[7]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[7]),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[8]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[8]),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(arready_i_reg_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[9]),
        .I4(p_5_in),
        .I5(wr_req_pend_addr[9]),
        .O(p_2_in[9]));
  FDRE \bus2ip_addr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(Bus2IP_Addr[0]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(Bus2IP_Addr[10]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(Bus2IP_Addr[11]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(Bus2IP_Addr[12]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(Bus2IP_Addr[13]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(Bus2IP_Addr[14]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(Bus2IP_Addr[15]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(Bus2IP_Addr[1]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(Q[3]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(Q[4]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(Q[5]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(Q[6]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(Q[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    bvalid_i_2
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .I2(s_axi_wvalid),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(bvalid_i_2_n_0));
  FDRE bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_i_2_n_0),
        .Q(s_axi_bvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1
       (.I0(Bus2IP_RdCE),
        .I1(out),
        .O(p_in_d1_cdc_from_reg0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    rd_in_progress_i_1
       (.I0(Bus2IP_RdCE),
        .I1(rvalid_reg_0),
        .I2(s_axi_rready),
        .I3(rd_in_progress),
        .O(rd_in_progress_i_1_n_0));
  FDRE rd_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_in_progress_i_1_n_0),
        .Q(rd_in_progress),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    read_req_i_1
       (.I0(arready_i_reg_0),
        .I1(s_axi_arvalid),
        .O(arready_i0));
  FDRE read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i0),
        .Q(Bus2IP_RdCE),
        .R(SR));
  FDRE rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rvalid_reg_1),
        .Q(rvalid_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .O(s_axi_wready));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_req_pend_addr[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(arready_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(awready_i_reg_0),
        .O(wr_req_pend_pulse));
  FDRE \wr_req_pend_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[0]),
        .Q(wr_req_pend_addr[0]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[10]),
        .Q(wr_req_pend_addr[10]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[11]),
        .Q(wr_req_pend_addr[11]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[12]),
        .Q(wr_req_pend_addr[12]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[13]),
        .Q(wr_req_pend_addr[13]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[14]),
        .Q(wr_req_pend_addr[14]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[15]),
        .Q(wr_req_pend_addr[15]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[1]),
        .Q(wr_req_pend_addr[1]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[2]),
        .Q(wr_req_pend_addr[2]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[3]),
        .Q(wr_req_pend_addr[3]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[4]),
        .Q(wr_req_pend_addr[4]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[5]),
        .Q(wr_req_pend_addr[5]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[6]),
        .Q(wr_req_pend_addr[6]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[7]),
        .Q(wr_req_pend_addr[7]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[8]),
        .Q(wr_req_pend_addr[8]),
        .R(SR));
  FDRE \wr_req_pend_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[9]),
        .Q(wr_req_pend_addr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    wr_req_pend_i_1
       (.I0(awready_i_reg_0),
        .I1(s_axi_awvalid),
        .I2(arready_i_reg_0),
        .I3(s_axi_arvalid),
        .I4(Bus2IP_RdCE),
        .I5(wr_req_pend),
        .O(wr_req_pend_i_1_n_0));
  FDRE wr_req_pend_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_req_pend_i_1_n_0),
        .Q(wr_req_pend),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    write_req_i_1
       (.I0(s_axi_awvalid),
        .I1(awready_i_reg_0),
        .I2(write_req),
        .I3(s_axi_wvalid),
        .O(write_req_i_1_n_0));
  FDRE write_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_req_i_1_n_0),
        .Q(write_req),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync
   (D,
    Ext_Trig_Metric_en_reg,
    Ext_Trig_Metric_en_reg_0,
    Q,
    Use_Ext_Trigger,
    rst_int_n,
    SR,
    \s_level_out_bus_d1_cdc_to_reg[1]_0 ,
    core_aclk);
  output [1:0]D;
  output Ext_Trig_Metric_en_reg;
  input Ext_Trig_Metric_en_reg_0;
  input [1:0]Q;
  input Use_Ext_Trigger;
  input rst_int_n;
  input [0:0]SR;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  input core_aclk;

  wire Ext_Trig_Metric_en_i_2__0_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1__0
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2__0_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h7F77)) 
    Ext_Trig_Metric_en_i_2__0
       (.I0(Use_Ext_Trigger),
        .I1(rst_int_n),
        .I2(Q[1]),
        .I3(s_level_out_bus_d4[1]),
        .O(Ext_Trig_Metric_en_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[1]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[1]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45
   (D,
    Ext_Trig_Metric_en_reg,
    Ext_Trig_Metric_en_reg_0,
    Q,
    Use_Ext_Trigger,
    rst_int_n,
    SR,
    \s_level_out_bus_d1_cdc_to_reg[1]_0 ,
    core_aclk);
  output [1:0]D;
  output Ext_Trig_Metric_en_reg;
  input Ext_Trig_Metric_en_reg_0;
  input [1:0]Q;
  input Use_Ext_Trigger;
  input rst_int_n;
  input [0:0]SR;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  input core_aclk;

  wire Ext_Trig_Metric_en_i_2_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h7F77)) 
    Ext_Trig_Metric_en_i_2
       (.I0(Use_Ext_Trigger),
        .I1(rst_int_n),
        .I2(Q[1]),
        .I3(s_level_out_bus_d4[1]),
        .O(Ext_Trig_Metric_en_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[1]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[1]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0
   (out,
    s_out_d4_reg_0,
    s_out_d5_reg_0,
    E,
    SR,
    p_in_d1_cdc_from_reg0,
    s_axi_aclk,
    s_out_d7_reg_0,
    core_aclk,
    s_out_re);
  output out;
  output s_out_d4_reg_0;
  output s_out_d5_reg_0;
  output [0:0]E;
  input [0:0]SR;
  input p_in_d1_cdc_from_reg0;
  input s_axi_aclk;
  input [0:0]s_out_d7_reg_0;
  input core_aclk;
  input s_out_re;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire [0:0]s_out_d7_reg_0;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign E[0] = scndry_out_int_d1;
  assign out = p_in_d1_cdc_from;
  assign s_out_d4_reg_0 = s_out_d4;
  assign s_out_d5_reg_0 = s_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(s_out_d7_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(s_out_d7_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5
   (p_in_d1_cdc_from_reg_0,
    s_out_d4_reg_0,
    s_out_d5_reg_0,
    out,
    \Latency_WID_CDC_reg[8] ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[1] ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[0] ,
    p_1_in_0,
    Lat_Addr_3downto0_is_0x8_reg,
    Lat_Global_Clk_Cnt_MSB_Rd_En_reg,
    p_in_d1_cdc_from_reg_1,
    p_in_d1_cdc_from_reg0_15,
    core_aclk,
    SR,
    s_axi_aclk,
    s_out_re_16,
    \GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR ,
    Lat_Status_Reg_WIF_Rd_En,
    Lat_Status_Reg_FOC_Rd_En,
    sel0,
    D,
    Intr_Reg_ISR,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data_reg[31] ,
    Q,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[0]_i_6_0 ,
    \IP2Bus_Data_reg[7] ,
    Metrics_Cnt_Reset,
    \IP2Bus_Data_reg[2] ,
    \IP2Bus_Data_reg[15]_0 ,
    \IP2Bus_Data_reg[3] ,
    \IP2Bus_Data_reg[4] ,
    Wr_Lat_End,
    \IP2Bus_Data_reg[6] ,
    Rd_Lat_End,
    Global_Clk_Cnt_En_sync,
    \IP2Bus_Data_reg[23] ,
    Global_Clk_Cnt_Reset_sync,
    \IP2Bus_Data_reg[15]_1 ,
    \IP2Bus_Data_reg[15]_2 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data_reg[31]_3 ,
    \IP2Bus_Data_reg[31]_4 ,
    Lat_Intr_Reg_GIE_Rd_En,
    Global_Intr_En,
    \IP2Bus_Data_reg[15]_3 ,
    \IP2Bus_Data_reg[31]_5 ,
    \IP2Bus_Data_reg[31]_6 ,
    \IP2Bus_Data_reg[31]_7 ,
    Lat_Intr_Reg_IER_Rd_En,
    Lat_Intr_Reg_ISR_Rd_En,
    \IP2Bus_Data[24]_i_4_0 ,
    Lat_Event_Log_Set_Rd_En,
    Lat_Enlog_Reg_Set_Rd_En,
    Lat_Addr_7downto4_is_0x0,
    Lat_Addr_7downto4_is_0x1,
    Lat_Addr_7downto4_is_0x2,
    Lat_Rng_Reg_Set_Rd_En,
    Lat_Addr_3downto0_is_0xC,
    Lat_Metric_Sel_Reg_0_Rd_En,
    Lat_Addr_3downto0_is_0x8,
    Lat_Global_Clk_Cnt_MSB_Rd_En,
    Lat_Global_Clk_Cnt_LSB_Rd_En,
    s_axi_aresetn,
    Reset_On_Sample_Int_Lapse_sync,
    Lat_Addr_3downto0_is_0x4,
    \IP2Bus_Data[0]_i_6_1 ,
    \IP2Bus_Data[1]_i_6_0 );
  output p_in_d1_cdc_from_reg_0;
  output s_out_d4_reg_0;
  output s_out_d5_reg_0;
  output out;
  output \Latency_WID_CDC_reg[8] ;
  output \GEN_METRIC_2.Range_Reg_2_CDC_reg[1] ;
  output \GEN_METRIC_2.Range_Reg_2_CDC_reg[0] ;
  output [28:0]p_1_in_0;
  output Lat_Addr_3downto0_is_0x8_reg;
  output Lat_Global_Clk_Cnt_MSB_Rd_En_reg;
  input [0:0]p_in_d1_cdc_from_reg_1;
  input p_in_d1_cdc_from_reg0_15;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input s_out_re_16;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR ;
  input Lat_Status_Reg_WIF_Rd_En;
  input Lat_Status_Reg_FOC_Rd_En;
  input [9:0]sel0;
  input [31:0]D;
  input [4:0]Intr_Reg_ISR;
  input [11:0]\IP2Bus_Data_reg[12] ;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input [31:0]Q;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data[0]_i_6_0 ;
  input [7:0]\IP2Bus_Data_reg[7] ;
  input Metrics_Cnt_Reset;
  input \IP2Bus_Data_reg[2] ;
  input [15:0]\IP2Bus_Data_reg[15]_0 ;
  input \IP2Bus_Data_reg[3] ;
  input \IP2Bus_Data_reg[4] ;
  input Wr_Lat_End;
  input \IP2Bus_Data_reg[6] ;
  input Rd_Lat_End;
  input Global_Clk_Cnt_En_sync;
  input [7:0]\IP2Bus_Data_reg[23] ;
  input Global_Clk_Cnt_Reset_sync;
  input [15:0]\IP2Bus_Data_reg[15]_1 ;
  input [7:0]\IP2Bus_Data_reg[15]_2 ;
  input [15:0]\IP2Bus_Data_reg[31]_2 ;
  input [15:0]\IP2Bus_Data_reg[31]_3 ;
  input [15:0]\IP2Bus_Data_reg[31]_4 ;
  input Lat_Intr_Reg_GIE_Rd_En;
  input Global_Intr_En;
  input [15:0]\IP2Bus_Data_reg[15]_3 ;
  input [31:0]\IP2Bus_Data_reg[31]_5 ;
  input [31:0]\IP2Bus_Data_reg[31]_6 ;
  input [15:0]\IP2Bus_Data_reg[31]_7 ;
  input Lat_Intr_Reg_IER_Rd_En;
  input Lat_Intr_Reg_ISR_Rd_En;
  input \IP2Bus_Data[24]_i_4_0 ;
  input Lat_Event_Log_Set_Rd_En;
  input Lat_Enlog_Reg_Set_Rd_En;
  input Lat_Addr_7downto4_is_0x0;
  input Lat_Addr_7downto4_is_0x1;
  input Lat_Addr_7downto4_is_0x2;
  input Lat_Rng_Reg_Set_Rd_En;
  input Lat_Addr_3downto0_is_0xC;
  input Lat_Metric_Sel_Reg_0_Rd_En;
  input Lat_Addr_3downto0_is_0x8;
  input Lat_Global_Clk_Cnt_MSB_Rd_En;
  input Lat_Global_Clk_Cnt_LSB_Rd_En;
  input s_axi_aresetn;
  input Reset_On_Sample_Int_Lapse_sync;
  input Lat_Addr_3downto0_is_0x4;
  input \IP2Bus_Data[0]_i_6_1 ;
  input \IP2Bus_Data[1]_i_6_0 ;

  wire [31:0]D;
  wire \GEN_METRIC_2.Range_Reg_2_CDC_reg[0] ;
  wire \GEN_METRIC_2.Range_Reg_2_CDC_reg[1] ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR ;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_Reset_sync;
  wire Global_Intr_En;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_6_0 ;
  wire \IP2Bus_Data[0]_i_6_1 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_5_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_3_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_6_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_10_n_0 ;
  wire \IP2Bus_Data[23]_i_11_n_0 ;
  wire \IP2Bus_Data[23]_i_12_n_0 ;
  wire \IP2Bus_Data[23]_i_13_n_0 ;
  wire \IP2Bus_Data[23]_i_14_n_0 ;
  wire \IP2Bus_Data[23]_i_15_n_0 ;
  wire \IP2Bus_Data[23]_i_16_n_0 ;
  wire \IP2Bus_Data[23]_i_17_n_0 ;
  wire \IP2Bus_Data[23]_i_18_n_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_7_n_0 ;
  wire \IP2Bus_Data[23]_i_8_n_0 ;
  wire \IP2Bus_Data[23]_i_9_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_4_0 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_3_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire \IP2Bus_Data[31]_i_14_n_0 ;
  wire \IP2Bus_Data[31]_i_15_n_0 ;
  wire \IP2Bus_Data[31]_i_16_n_0 ;
  wire \IP2Bus_Data[31]_i_17_n_0 ;
  wire \IP2Bus_Data[31]_i_18_n_0 ;
  wire \IP2Bus_Data[31]_i_19_n_0 ;
  wire \IP2Bus_Data[31]_i_20_n_0 ;
  wire \IP2Bus_Data[31]_i_21_n_0 ;
  wire \IP2Bus_Data[31]_i_23_n_0 ;
  wire \IP2Bus_Data[31]_i_24_n_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire [11:0]\IP2Bus_Data_reg[12] ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire [15:0]\IP2Bus_Data_reg[15]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_1 ;
  wire [7:0]\IP2Bus_Data_reg[15]_2 ;
  wire [15:0]\IP2Bus_Data_reg[15]_3 ;
  wire [7:0]\IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[2] ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [15:0]\IP2Bus_Data_reg[31]_2 ;
  wire [15:0]\IP2Bus_Data_reg[31]_3 ;
  wire [15:0]\IP2Bus_Data_reg[31]_4 ;
  wire [31:0]\IP2Bus_Data_reg[31]_5 ;
  wire [31:0]\IP2Bus_Data_reg[31]_6 ;
  wire [15:0]\IP2Bus_Data_reg[31]_7 ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[6] ;
  wire [7:0]\IP2Bus_Data_reg[7] ;
  wire [4:0]Intr_Reg_ISR;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0x8_reg;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Addr_7downto4_is_0x0;
  wire Lat_Addr_7downto4_is_0x1;
  wire Lat_Addr_7downto4_is_0x2;
  wire Lat_Enlog_Reg_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En_reg;
  wire Lat_Intr_Reg_GIE_Rd_En;
  wire Lat_Intr_Reg_IER_Rd_En;
  wire Lat_Intr_Reg_ISR_Rd_En;
  wire Lat_Metric_Sel_Reg_0_Rd_En;
  wire Lat_Rng_Reg_Set_Rd_En;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire \Latency_WID_CDC_reg[8] ;
  wire Metrics_Cnt_Reset;
  wire [31:0]Q;
  wire Rd_Lat_End;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire [0:0]SR;
  wire Wr_Lat_End;
  wire core_aclk;
  wire [28:0]p_1_in_0;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0_15;
  wire [0:0]p_in_d1_cdc_from_reg_1;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re_16;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire [9:0]sel0;

  assign out = scndry_out_int_d1;
  assign p_in_d1_cdc_from_reg_0 = p_in_d1_cdc_from;
  assign s_out_d4_reg_0 = s_out_d4;
  assign s_out_d5_reg_0 = s_out_d5;
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_n_0 ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(\IP2Bus_Data[0]_i_5_n_0 ),
        .I4(\IP2Bus_Data[0]_i_6_n_0 ),
        .I5(\IP2Bus_Data[8]_i_7_n_0 ),
        .O(\GEN_METRIC_2.Range_Reg_2_CDC_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [0]),
        .I2(\IP2Bus_Data[17]_i_7_n_0 ),
        .I3(\IP2Bus_Data[0]_i_6_0 ),
        .I4(\IP2Bus_Data_reg[7] [0]),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[0]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [0]),
        .I4(\IP2Bus_Data_reg[31]_5 [0]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data[0]_i_7_n_0 ),
        .I1(Lat_Intr_Reg_GIE_Rd_En),
        .I2(Global_Intr_En),
        .I3(\IP2Bus_Data[0]_i_8_n_0 ),
        .I4(\IP2Bus_Data[23]_i_12_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [0]),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\IP2Bus_Data[23]_i_13_n_0 ),
        .I1(D[0]),
        .I2(\IP2Bus_Data[5]_i_8_n_0 ),
        .I3(Intr_Reg_ISR[0]),
        .I4(\IP2Bus_Data_reg[12] [0]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [0]),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[17]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [0]),
        .I2(\IP2Bus_Data[0]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [0]),
        .I4(\IP2Bus_Data[31]_i_13_n_0 ),
        .I5(\IP2Bus_Data[0]_i_10_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [0]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [0]),
        .I4(\IP2Bus_Data_reg[15]_0 [0]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(sel0[7]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\IP2Bus_Data[31]_i_21_n_0 ),
        .I5(sel0[2]),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(Lat_Addr_3downto0_is_0x8),
        .I1(sel0[8]),
        .I2(scndry_out_int_d1),
        .I3(sel0[9]),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(\IP2Bus_Data[0]_i_6_1 ),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data[10]_i_4_n_0 ),
        .I3(\IP2Bus_Data[10]_i_5_n_0 ),
        .I4(\IP2Bus_Data[10]_i_6_n_0 ),
        .I5(\IP2Bus_Data[10]_i_7_n_0 ),
        .O(p_1_in_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [10]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [10]),
        .I4(\IP2Bus_Data_reg[15]_0 [10]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [10]),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_2 [2]),
        .I4(\IP2Bus_Data_reg[31]_1 [10]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(\IP2Bus_Data_reg[31] [10]),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [10]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[10]),
        .I4(\IP2Bus_Data_reg[12] [9]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [10]),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[10]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [10]),
        .I4(\IP2Bus_Data_reg[31]_5 [10]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_n_0 ),
        .I2(\IP2Bus_Data[11]_i_4_n_0 ),
        .I3(\IP2Bus_Data[11]_i_5_n_0 ),
        .I4(\IP2Bus_Data[11]_i_6_n_0 ),
        .I5(\IP2Bus_Data[11]_i_7_n_0 ),
        .O(p_1_in_0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [11]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [11]),
        .I4(\IP2Bus_Data_reg[15]_0 [11]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [11]),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_2 [3]),
        .I4(\IP2Bus_Data_reg[31]_1 [11]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(\IP2Bus_Data_reg[31] [11]),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [11]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[11]),
        .I4(\IP2Bus_Data_reg[12] [10]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [11]),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[11]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [11]),
        .I4(\IP2Bus_Data_reg[31]_5 [11]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data[12]_i_3_n_0 ),
        .I2(\IP2Bus_Data[12]_i_4_n_0 ),
        .I3(\IP2Bus_Data[12]_i_5_n_0 ),
        .I4(\IP2Bus_Data[12]_i_6_n_0 ),
        .I5(\IP2Bus_Data[12]_i_7_n_0 ),
        .O(p_1_in_0[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [12]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [12]),
        .I4(\IP2Bus_Data_reg[15]_0 [12]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [12]),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_2 [4]),
        .I4(\IP2Bus_Data_reg[31]_1 [12]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(\IP2Bus_Data_reg[31] [12]),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [12]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[12]),
        .I4(\IP2Bus_Data_reg[12] [11]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [12]),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[12]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [12]),
        .I4(\IP2Bus_Data_reg[31]_5 [12]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(Lat_Intr_Reg_GIE_Rd_En),
        .I1(sel0[7]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Intr_Reg_IER_Rd_En),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [13]),
        .I2(\IP2Bus_Data[13]_i_2_n_0 ),
        .I3(\IP2Bus_Data[13]_i_3_n_0 ),
        .I4(\IP2Bus_Data[13]_i_4_n_0 ),
        .I5(\IP2Bus_Data[13]_i_5_n_0 ),
        .O(p_1_in_0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [13]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 [13]),
        .I4(\IP2Bus_Data_reg[15] [13]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [13]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[13]),
        .I4(Q[13]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [13]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [13]),
        .I4(\IP2Bus_Data_reg[15]_3 [13]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [5]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [13]),
        .I4(\IP2Bus_Data_reg[31]_1 [13]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [14]),
        .I2(\IP2Bus_Data[14]_i_2_n_0 ),
        .I3(\IP2Bus_Data[14]_i_3_n_0 ),
        .I4(\IP2Bus_Data[14]_i_4_n_0 ),
        .I5(\IP2Bus_Data[14]_i_5_n_0 ),
        .O(p_1_in_0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [14]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 [14]),
        .I4(\IP2Bus_Data_reg[15] [14]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [14]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[14]),
        .I4(Q[14]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [14]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [14]),
        .I4(\IP2Bus_Data_reg[15]_3 [14]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [6]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [14]),
        .I4(\IP2Bus_Data_reg[31]_1 [14]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [15]),
        .I2(\IP2Bus_Data[15]_i_2_n_0 ),
        .I3(\IP2Bus_Data[15]_i_3_n_0 ),
        .I4(\IP2Bus_Data[15]_i_4_n_0 ),
        .I5(\IP2Bus_Data[15]_i_5_n_0 ),
        .O(p_1_in_0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [15]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 [15]),
        .I4(\IP2Bus_Data_reg[15] [15]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [15]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[15]),
        .I4(Q[15]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [15]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [15]),
        .I4(\IP2Bus_Data_reg[15]_3 [15]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_2 [7]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [15]),
        .I4(\IP2Bus_Data_reg[31]_1 [15]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data[16]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [16]),
        .I3(\IP2Bus_Data[17]_i_4_n_0 ),
        .I4(\IP2Bus_Data[16]_i_4_n_0 ),
        .I5(\IP2Bus_Data[16]_i_5_n_0 ),
        .O(p_1_in_0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [0]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [0]),
        .I4(\IP2Bus_Data_reg[31]_4 [0]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[17]_i_7_n_0 ),
        .I1(Global_Clk_Cnt_En_sync),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [0]),
        .I4(\IP2Bus_Data_reg[31]_1 [16]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [16]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[16]),
        .I4(Q[16]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\IP2Bus_Data_reg[31]_0 [16]),
        .I1(scndry_out_int_d1),
        .I2(sel0[9]),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_7 [0]),
        .I5(\IP2Bus_Data[16]_i_6_n_0 ),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC000000A000)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_5 [16]),
        .I1(\IP2Bus_Data_reg[31]_6 [16]),
        .I2(Lat_Addr_7downto4_is_0x0),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .I4(sel0[7]),
        .I5(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data[17]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [17]),
        .I3(\IP2Bus_Data[17]_i_4_n_0 ),
        .I4(\IP2Bus_Data[17]_i_5_n_0 ),
        .I5(\IP2Bus_Data[17]_i_6_n_0 ),
        .O(p_1_in_0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [1]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [1]),
        .I4(\IP2Bus_Data_reg[31]_4 [1]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data[17]_i_7_n_0 ),
        .I1(Global_Clk_Cnt_Reset_sync),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[23] [1]),
        .I4(\IP2Bus_Data_reg[31]_1 [17]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(sel0[8]),
        .I1(scndry_out_int_d1),
        .I2(sel0[9]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [17]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[17]),
        .I4(Q[17]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_0 [17]),
        .I1(scndry_out_int_d1),
        .I2(sel0[9]),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_7 [1]),
        .I5(\IP2Bus_Data[17]_i_8_n_0 ),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(sel0[7]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[9]),
        .I4(scndry_out_int_d1),
        .I5(sel0[8]),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC000000A000)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(\IP2Bus_Data_reg[31]_5 [17]),
        .I1(\IP2Bus_Data_reg[31]_6 [17]),
        .I2(Lat_Addr_7downto4_is_0x0),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .I4(sel0[7]),
        .I5(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [18]),
        .I2(\IP2Bus_Data[18]_i_2_n_0 ),
        .I3(\IP2Bus_Data[18]_i_3_n_0 ),
        .I4(\IP2Bus_Data[18]_i_4_n_0 ),
        .I5(\IP2Bus_Data[18]_i_5_n_0 ),
        .O(p_1_in_0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [2]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [2]),
        .I4(\IP2Bus_Data_reg[31]_4 [2]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [18]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[18]),
        .I4(Q[18]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [18]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [18]),
        .I4(\IP2Bus_Data_reg[31]_7 [2]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[23] [2]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [18]),
        .I4(\IP2Bus_Data_reg[31]_1 [18]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [19]),
        .I2(\IP2Bus_Data[19]_i_2_n_0 ),
        .I3(\IP2Bus_Data[19]_i_3_n_0 ),
        .I4(\IP2Bus_Data[19]_i_4_n_0 ),
        .I5(\IP2Bus_Data[19]_i_5_n_0 ),
        .O(p_1_in_0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [3]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [3]),
        .I4(\IP2Bus_Data_reg[31]_4 [3]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [19]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[19]),
        .I4(Q[19]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [19]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [19]),
        .I4(\IP2Bus_Data_reg[31]_7 [3]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[23] [3]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [19]),
        .I4(\IP2Bus_Data_reg[31]_1 [19]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data[1]_i_3_n_0 ),
        .I2(\IP2Bus_Data[1]_i_4_n_0 ),
        .I3(\IP2Bus_Data[1]_i_5_n_0 ),
        .I4(\IP2Bus_Data[1]_i_6_n_0 ),
        .I5(\IP2Bus_Data[8]_i_7_n_0 ),
        .O(\GEN_METRIC_2.Range_Reg_2_CDC_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [1]),
        .I2(\IP2Bus_Data[17]_i_7_n_0 ),
        .I3(Metrics_Cnt_Reset),
        .I4(\IP2Bus_Data_reg[7] [1]),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[1]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [1]),
        .I4(\IP2Bus_Data_reg[31]_5 [1]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(\IP2Bus_Data[1]_i_7_n_0 ),
        .I1(\IP2Bus_Data[1]_i_8_n_0 ),
        .I2(\IP2Bus_Data[23]_i_12_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [1]),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data[23]_i_13_n_0 ),
        .I1(D[1]),
        .I2(\IP2Bus_Data[5]_i_8_n_0 ),
        .I3(Intr_Reg_ISR[1]),
        .I4(\IP2Bus_Data_reg[12] [1]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [1]),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[17]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [1]),
        .I2(\IP2Bus_Data[1]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [1]),
        .I4(\IP2Bus_Data[31]_i_13_n_0 ),
        .I5(\IP2Bus_Data[1]_i_10_n_0 ),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [1]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [1]),
        .I4(\IP2Bus_Data_reg[15]_0 [1]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(Lat_Status_Reg_WIF_Rd_En),
        .I1(Lat_Status_Reg_FOC_Rd_En),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(Lat_Addr_3downto0_is_0x8),
        .I1(sel0[8]),
        .I2(scndry_out_int_d1),
        .I3(sel0[9]),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(\IP2Bus_Data[1]_i_6_0 ),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [20]),
        .I2(\IP2Bus_Data[20]_i_2_n_0 ),
        .I3(\IP2Bus_Data[20]_i_3_n_0 ),
        .I4(\IP2Bus_Data[20]_i_4_n_0 ),
        .I5(\IP2Bus_Data[20]_i_5_n_0 ),
        .O(p_1_in_0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [4]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [4]),
        .I4(\IP2Bus_Data_reg[31]_4 [4]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [20]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[20]),
        .I4(Q[20]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [20]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [20]),
        .I4(\IP2Bus_Data_reg[31]_7 [4]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[23] [4]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [20]),
        .I4(\IP2Bus_Data_reg[31]_1 [20]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [21]),
        .I2(\IP2Bus_Data[21]_i_2_n_0 ),
        .I3(\IP2Bus_Data[21]_i_3_n_0 ),
        .I4(\IP2Bus_Data[21]_i_4_n_0 ),
        .I5(\IP2Bus_Data[21]_i_5_n_0 ),
        .O(p_1_in_0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [5]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [5]),
        .I4(\IP2Bus_Data_reg[31]_4 [5]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [21]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[21]),
        .I4(Q[21]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [21]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [21]),
        .I4(\IP2Bus_Data_reg[31]_7 [5]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[23] [5]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [21]),
        .I4(\IP2Bus_Data_reg[31]_1 [21]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [22]),
        .I2(\IP2Bus_Data[22]_i_2_n_0 ),
        .I3(\IP2Bus_Data[22]_i_3_n_0 ),
        .I4(\IP2Bus_Data[22]_i_4_n_0 ),
        .I5(\IP2Bus_Data[22]_i_5_n_0 ),
        .O(p_1_in_0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [6]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [6]),
        .I4(\IP2Bus_Data_reg[31]_4 [6]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [22]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[22]),
        .I4(Q[22]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [22]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [22]),
        .I4(\IP2Bus_Data_reg[31]_7 [6]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[23] [6]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [22]),
        .I4(\IP2Bus_Data_reg[31]_1 [22]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFF8AFFFFFF8A)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_3_n_0 ),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(\IP2Bus_Data[23]_i_4_n_0 ),
        .I4(\IP2Bus_Data[31]_i_4_n_0 ),
        .I5(Lat_Metric_Sel_Reg_0_Rd_En),
        .O(Lat_Addr_3downto0_is_0x8_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \IP2Bus_Data[23]_i_10 
       (.I0(sel0[3]),
        .I1(sel0[5]),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(sel0[7]),
        .O(\IP2Bus_Data[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[23]_i_11 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(sel0[7]),
        .O(\IP2Bus_Data[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \IP2Bus_Data[23]_i_12 
       (.I0(\IP2Bus_Data[23]_i_18_n_0 ),
        .I1(\IP2Bus_Data[24]_i_4_0 ),
        .I2(Lat_Event_Log_Set_Rd_En),
        .I3(Lat_Enlog_Reg_Set_Rd_En),
        .I4(sel0[7]),
        .O(\IP2Bus_Data[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \IP2Bus_Data[23]_i_13 
       (.I0(Lat_Status_Reg_FOC_Rd_En),
        .I1(sel0[8]),
        .I2(scndry_out_int_d1),
        .I3(sel0[9]),
        .I4(sel0[6]),
        .I5(sel0[7]),
        .O(\IP2Bus_Data[23]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \IP2Bus_Data[23]_i_14 
       (.I0(Lat_Addr_7downto4_is_0x1),
        .I1(Lat_Addr_7downto4_is_0x2),
        .I2(Lat_Addr_7downto4_is_0x0),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .I4(sel0[7]),
        .O(\IP2Bus_Data[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[23]_i_15 
       (.I0(Lat_Addr_7downto4_is_0x0),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(sel0[7]),
        .I3(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[23]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[23]_i_16 
       (.I0(sel0[7]),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x0),
        .O(\IP2Bus_Data[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \IP2Bus_Data[23]_i_17 
       (.I0(sel0[1]),
        .I1(sel0[3]),
        .I2(\IP2Bus_Data[31]_i_21_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[7]),
        .O(\IP2Bus_Data[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \IP2Bus_Data[23]_i_18 
       (.I0(sel0[1]),
        .I1(sel0[3]),
        .I2(\IP2Bus_Data[31]_i_21_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .O(\IP2Bus_Data[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [23]),
        .I2(\IP2Bus_Data[23]_i_5_n_0 ),
        .I3(\IP2Bus_Data[23]_i_6_n_0 ),
        .I4(\IP2Bus_Data[23]_i_7_n_0 ),
        .I5(\IP2Bus_Data[23]_i_8_n_0 ),
        .O(p_1_in_0[20]));
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(sel0[8]),
        .I1(scndry_out_int_d1),
        .I2(sel0[9]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8088FFFF)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(scndry_out_int_d1),
        .I1(sel0[9]),
        .I2(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I3(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .I4(s_axi_aresetn),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [7]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [7]),
        .I4(\IP2Bus_Data_reg[31]_4 [7]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [23]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[23]),
        .I4(Q[23]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\IP2Bus_Data[23]_i_15_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [23]),
        .I2(\IP2Bus_Data[23]_i_16_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [23]),
        .I4(\IP2Bus_Data_reg[31]_7 [7]),
        .I5(\IP2Bus_Data[23]_i_17_n_0 ),
        .O(\IP2Bus_Data[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_8 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[23] [7]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [23]),
        .I4(\IP2Bus_Data_reg[31]_1 [23]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[23]_i_9 
       (.I0(sel0[2]),
        .I1(\IP2Bus_Data[31]_i_21_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[7]),
        .O(\IP2Bus_Data[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data[24]_i_3_n_0 ),
        .I2(\IP2Bus_Data[24]_i_4_n_0 ),
        .I3(\IP2Bus_Data[24]_i_5_n_0 ),
        .O(p_1_in_0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [24]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [24]),
        .I4(\IP2Bus_Data_reg[31]_7 [8]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [24]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [24]),
        .I4(\IP2Bus_Data_reg[31]_0 [24]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [24]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[24]),
        .I4(Q[24]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [8]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [8]),
        .I4(\IP2Bus_Data_reg[31]_4 [8]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data[25]_i_2_n_0 ),
        .I1(\IP2Bus_Data[25]_i_3_n_0 ),
        .I2(\IP2Bus_Data[25]_i_4_n_0 ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .O(p_1_in_0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [25]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [25]),
        .I4(\IP2Bus_Data_reg[31]_7 [9]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [25]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [25]),
        .I4(\IP2Bus_Data_reg[31]_0 [25]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [25]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[25]),
        .I4(Q[25]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [9]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [9]),
        .I4(\IP2Bus_Data_reg[31]_4 [9]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data[26]_i_3_n_0 ),
        .I2(\IP2Bus_Data[26]_i_4_n_0 ),
        .I3(\IP2Bus_Data[26]_i_5_n_0 ),
        .O(p_1_in_0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [26]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [26]),
        .I4(\IP2Bus_Data_reg[31]_7 [10]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [26]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [26]),
        .I4(\IP2Bus_Data_reg[31]_0 [26]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [26]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[26]),
        .I4(Q[26]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [10]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [10]),
        .I4(\IP2Bus_Data_reg[31]_4 [10]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_3_n_0 ),
        .I2(\IP2Bus_Data[27]_i_4_n_0 ),
        .I3(\IP2Bus_Data[27]_i_5_n_0 ),
        .O(p_1_in_0[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [27]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [27]),
        .I4(\IP2Bus_Data_reg[31]_7 [11]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [27]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [27]),
        .I4(\IP2Bus_Data_reg[31]_0 [27]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [27]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[27]),
        .I4(Q[27]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [11]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [11]),
        .I4(\IP2Bus_Data_reg[31]_4 [11]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data[28]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .O(p_1_in_0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [28]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [28]),
        .I4(\IP2Bus_Data_reg[31]_7 [12]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [28]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [28]),
        .I4(\IP2Bus_Data_reg[31]_0 [28]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [28]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[28]),
        .I4(Q[28]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [12]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [12]),
        .I4(\IP2Bus_Data_reg[31]_4 [12]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(\IP2Bus_Data[29]_i_3_n_0 ),
        .I2(\IP2Bus_Data[29]_i_4_n_0 ),
        .I3(\IP2Bus_Data[29]_i_5_n_0 ),
        .O(p_1_in_0[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [29]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [29]),
        .I4(\IP2Bus_Data_reg[31]_7 [13]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [29]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [29]),
        .I4(\IP2Bus_Data_reg[31]_0 [29]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [29]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[29]),
        .I4(Q[29]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [13]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [13]),
        .I4(\IP2Bus_Data_reg[31]_4 [13]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data[2]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [2]),
        .I3(\IP2Bus_Data[17]_i_4_n_0 ),
        .I4(\IP2Bus_Data[2]_i_4_n_0 ),
        .I5(\IP2Bus_Data[2]_i_5_n_0 ),
        .O(p_1_in_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data[23]_i_9_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_1 [2]),
        .I2(\IP2Bus_Data[23]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_0 [2]),
        .I4(\IP2Bus_Data_reg[15] [2]),
        .I5(\IP2Bus_Data[23]_i_11_n_0 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data[17]_i_7_n_0 ),
        .I1(\IP2Bus_Data_reg[2] ),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[7] [2]),
        .I4(\IP2Bus_Data_reg[31]_1 [2]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [2]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[2]),
        .I4(Q[2]),
        .I5(\IP2Bus_Data[23]_i_14_n_0 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data_reg[31]_0 [2]),
        .I1(scndry_out_int_d1),
        .I2(sel0[9]),
        .I3(\IP2Bus_Data[23]_i_17_n_0 ),
        .I4(\IP2Bus_Data_reg[15]_3 [2]),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC000000A000)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_5 [2]),
        .I1(\IP2Bus_Data_reg[31]_6 [2]),
        .I2(Lat_Addr_7downto4_is_0x0),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .I4(sel0[7]),
        .I5(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data[30]_i_3_n_0 ),
        .I2(\IP2Bus_Data[30]_i_4_n_0 ),
        .I3(\IP2Bus_Data[30]_i_5_n_0 ),
        .O(p_1_in_0[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [30]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [30]),
        .I4(\IP2Bus_Data_reg[31]_7 [14]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [30]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [30]),
        .I4(\IP2Bus_Data_reg[31]_0 [30]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [30]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[30]),
        .I4(Q[30]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [14]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [14]),
        .I4(\IP2Bus_Data_reg[31]_4 [14]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8AFF)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I2(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .I3(s_axi_aresetn),
        .I4(\IP2Bus_Data[31]_i_4_n_0 ),
        .I5(\IP2Bus_Data[31]_i_5_n_0 ),
        .O(Lat_Global_Clk_Cnt_MSB_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(Lat_Addr_7downto4_is_0x0),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(\IP2Bus_Data[31]_i_20_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x0),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(sel0[2]),
        .I1(\IP2Bus_Data[31]_i_21_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(Lat_Addr_3downto0_is_0x8),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(Lat_Enlog_Reg_Set_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\IP2Bus_Data[24]_i_4_0 ),
        .I3(sel0[0]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(sel0[1]),
        .O(\IP2Bus_Data[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(sel0[6]),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(Lat_Status_Reg_FOC_Rd_En),
        .O(\IP2Bus_Data[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(Lat_Addr_7downto4_is_0x0),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x1),
        .I3(Lat_Addr_7downto4_is_0x2),
        .O(\IP2Bus_Data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \IP2Bus_Data[31]_i_17 
       (.I0(sel0[3]),
        .I1(sel0[5]),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(sel0[2]),
        .O(\IP2Bus_Data[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \IP2Bus_Data[31]_i_18 
       (.I0(sel0[4]),
        .I1(sel0[6]),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(sel0[5]),
        .I4(sel0[3]),
        .O(\IP2Bus_Data[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \IP2Bus_Data[31]_i_19 
       (.I0(sel0[5]),
        .I1(sel0[8]),
        .I2(scndry_out_int_d1),
        .I3(sel0[9]),
        .I4(sel0[6]),
        .I5(sel0[4]),
        .O(\IP2Bus_Data[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_6_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_n_0 ),
        .I2(\IP2Bus_Data[31]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .O(p_1_in_0[28]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \IP2Bus_Data[31]_i_20 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(\IP2Bus_Data[31]_i_21_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(Lat_Rng_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \IP2Bus_Data[31]_i_21 
       (.I0(sel0[5]),
        .I1(sel0[8]),
        .I2(scndry_out_int_d1),
        .I3(sel0[9]),
        .I4(sel0[6]),
        .I5(sel0[4]),
        .O(\IP2Bus_Data[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \IP2Bus_Data[31]_i_23 
       (.I0(sel0[3]),
        .I1(sel0[5]),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(sel0[2]),
        .O(\IP2Bus_Data[31]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[31]_i_24 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(sel0[8]),
        .O(\IP2Bus_Data[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(scndry_out_int_d1),
        .I1(sel0[9]),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(sel0[8]),
        .I1(scndry_out_int_d1),
        .I2(sel0[9]),
        .I3(sel0[7]),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000D000)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(sel0[8]),
        .I3(scndry_out_int_d1),
        .I4(sel0[9]),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [31]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [31]),
        .I4(\IP2Bus_Data_reg[31]_7 [15]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [31]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [31]),
        .I4(\IP2Bus_Data_reg[31]_0 [31]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [31]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(D[31]),
        .I4(Q[31]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [15]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [15]),
        .I4(\IP2Bus_Data_reg[31]_4 [15]),
        .I5(\IP2Bus_Data[31]_i_19_n_0 ),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data[3]_i_3_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_n_0 ),
        .I3(\IP2Bus_Data[3]_i_5_n_0 ),
        .I4(\IP2Bus_Data[3]_i_6_n_0 ),
        .I5(\IP2Bus_Data[3]_i_7_n_0 ),
        .O(p_1_in_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[23]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [3]),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_3 [3]),
        .I4(\IP2Bus_Data_reg[15]_1 [3]),
        .I5(\IP2Bus_Data[23]_i_9_n_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data[12]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[12] [2]),
        .I2(\IP2Bus_Data[23]_i_14_n_0 ),
        .I3(Q[3]),
        .I4(\IP2Bus_Data_reg[31]_6 [3]),
        .I5(\IP2Bus_Data[23]_i_15_n_0 ),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [3]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[3]),
        .I4(Intr_Reg_ISR[2]),
        .I5(\IP2Bus_Data[5]_i_8_n_0 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data[23]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [3]),
        .I2(\IP2Bus_Data[23]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[15] [3]),
        .I4(\IP2Bus_Data_reg[3] ),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [3]),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[7] [3]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [3]),
        .I4(\IP2Bus_Data_reg[31]_1 [3]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\IP2Bus_Data[4]_i_3_n_0 ),
        .I2(\IP2Bus_Data[4]_i_4_n_0 ),
        .I3(\IP2Bus_Data[4]_i_5_n_0 ),
        .I4(\IP2Bus_Data[4]_i_6_n_0 ),
        .I5(\IP2Bus_Data[4]_i_7_n_0 ),
        .O(p_1_in_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data[23]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [4]),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_3 [4]),
        .I4(\IP2Bus_Data_reg[15]_1 [4]),
        .I5(\IP2Bus_Data[23]_i_9_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[12]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[12] [3]),
        .I2(\IP2Bus_Data[23]_i_14_n_0 ),
        .I3(Q[4]),
        .I4(\IP2Bus_Data_reg[31]_6 [4]),
        .I5(\IP2Bus_Data[23]_i_15_n_0 ),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [4]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[4]),
        .I4(Intr_Reg_ISR[3]),
        .I5(\IP2Bus_Data[5]_i_8_n_0 ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[23]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [4]),
        .I2(\IP2Bus_Data[23]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[15] [4]),
        .I4(\IP2Bus_Data_reg[4] ),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [4]),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[7] [4]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [4]),
        .I4(\IP2Bus_Data_reg[31]_1 [4]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data[5]_i_3_n_0 ),
        .I2(\IP2Bus_Data[5]_i_4_n_0 ),
        .I3(\IP2Bus_Data[5]_i_5_n_0 ),
        .I4(\IP2Bus_Data[5]_i_6_n_0 ),
        .I5(\IP2Bus_Data[5]_i_7_n_0 ),
        .O(p_1_in_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data[23]_i_16_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [5]),
        .I2(\IP2Bus_Data[23]_i_17_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_3 [5]),
        .I4(\IP2Bus_Data_reg[15]_1 [5]),
        .I5(\IP2Bus_Data[23]_i_9_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data[12]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[12] [4]),
        .I2(\IP2Bus_Data[23]_i_14_n_0 ),
        .I3(Q[5]),
        .I4(\IP2Bus_Data_reg[31]_6 [5]),
        .I5(\IP2Bus_Data[23]_i_15_n_0 ),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [5]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[5]),
        .I4(Intr_Reg_ISR[4]),
        .I5(\IP2Bus_Data[5]_i_8_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[23]_i_10_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_0 [5]),
        .I2(\IP2Bus_Data[23]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[15] [5]),
        .I4(Wr_Lat_End),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [5]),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[7] [5]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [5]),
        .I4(\IP2Bus_Data_reg[31]_1 [5]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(Lat_Intr_Reg_IER_Rd_En),
        .I1(Lat_Intr_Reg_ISR_Rd_En),
        .I2(Lat_Intr_Reg_GIE_Rd_En),
        .I3(\IP2Bus_Data[0]_i_8_n_0 ),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data[6]_i_3_n_0 ),
        .I2(\IP2Bus_Data[6]_i_4_n_0 ),
        .I3(\IP2Bus_Data[6]_i_5_n_0 ),
        .I4(\IP2Bus_Data[6]_i_6_n_0 ),
        .O(p_1_in_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [6]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [6]),
        .I4(\IP2Bus_Data_reg[31]_0 [6]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [6]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [6]),
        .I4(\IP2Bus_Data_reg[15]_0 [6]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [6]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[6]),
        .I4(\IP2Bus_Data_reg[12] [5]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[6]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [6]),
        .I4(\IP2Bus_Data_reg[31]_5 [6]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [6]),
        .I2(\IP2Bus_Data[17]_i_7_n_0 ),
        .I3(\IP2Bus_Data_reg[6] ),
        .I4(\IP2Bus_Data_reg[7] [6]),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(\IP2Bus_Data[7]_i_4_n_0 ),
        .I3(\IP2Bus_Data[7]_i_5_n_0 ),
        .I4(\IP2Bus_Data[7]_i_6_n_0 ),
        .O(p_1_in_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [7]),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [7]),
        .I4(\IP2Bus_Data_reg[31]_0 [7]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [7]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [7]),
        .I4(\IP2Bus_Data_reg[15]_0 [7]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [7]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[7]),
        .I4(\IP2Bus_Data_reg[12] [6]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[7]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [7]),
        .I4(\IP2Bus_Data_reg[31]_5 [7]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [7]),
        .I2(\IP2Bus_Data[17]_i_7_n_0 ),
        .I3(Rd_Lat_End),
        .I4(\IP2Bus_Data_reg[7] [7]),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\IP2Bus_Data[8]_i_3_n_0 ),
        .I2(\IP2Bus_Data[8]_i_4_n_0 ),
        .I3(\IP2Bus_Data[8]_i_5_n_0 ),
        .I4(\IP2Bus_Data[8]_i_6_n_0 ),
        .I5(\IP2Bus_Data[8]_i_7_n_0 ),
        .O(\Latency_WID_CDC_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [8]),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_2 [0]),
        .I4(\IP2Bus_Data_reg[31]_1 [8]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[8]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [8]),
        .I4(\IP2Bus_Data_reg[31]_5 [8]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [8]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[8]),
        .I4(\IP2Bus_Data_reg[12] [7]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [8]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [8]),
        .I4(\IP2Bus_Data_reg[15]_0 [8]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(\IP2Bus_Data[8]_i_8_n_0 ),
        .I1(Reset_On_Sample_Int_Lapse_sync),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [8]),
        .I4(\IP2Bus_Data_reg[31]_0 [8]),
        .I5(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(\IP2Bus_Data[31]_i_13_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[31]_i_4_n_0 ),
        .I4(Lat_Metric_Sel_Reg_0_Rd_En),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(Lat_Addr_3downto0_is_0x8),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\IP2Bus_Data[9]_i_3_n_0 ),
        .I2(\IP2Bus_Data[9]_i_4_n_0 ),
        .I3(\IP2Bus_Data[9]_i_5_n_0 ),
        .I4(\IP2Bus_Data[9]_i_6_n_0 ),
        .I5(\IP2Bus_Data[9]_i_7_n_0 ),
        .O(p_1_in_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data[23]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15]_3 [9]),
        .I2(\IP2Bus_Data[23]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_1 [9]),
        .I4(\IP2Bus_Data_reg[15]_0 [9]),
        .I5(\IP2Bus_Data[23]_i_10_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[23]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [9]),
        .I2(\IP2Bus_Data[31]_i_4_n_0 ),
        .I3(\IP2Bus_Data_reg[15]_2 [1]),
        .I4(\IP2Bus_Data_reg[31]_1 [9]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(sel0[9]),
        .I2(scndry_out_int_d1),
        .I3(sel0[8]),
        .I4(\IP2Bus_Data_reg[31] [9]),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[23]_i_12_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [9]),
        .I2(\IP2Bus_Data[23]_i_13_n_0 ),
        .I3(D[9]),
        .I4(\IP2Bus_Data_reg[12] [8]),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(sel0[9]),
        .I1(scndry_out_int_d1),
        .I2(\IP2Bus_Data_reg[31]_0 [9]),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(\IP2Bus_Data[23]_i_14_n_0 ),
        .I1(Q[9]),
        .I2(\IP2Bus_Data[23]_i_15_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [9]),
        .I4(\IP2Bus_Data_reg[31]_5 [9]),
        .I5(\IP2Bus_Data[23]_i_16_n_0 ),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0_15),
        .Q(p_in_d1_cdc_from),
        .R(p_in_d1_cdc_from_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re_16),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1
   (D,
    SR,
    s_axi_aresetn,
    s_axi_aclk);
  output [31:0]D;
  output [0:0]SR;
  input s_axi_aresetn;
  input s_axi_aclk;

  wire [0:0]SR;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[31:0] = s_level_out_bus_d4;
  LUT1 #(
    .INIT(2'h1)) 
    bvalid_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2
   (out,
    p_0_in,
    s_level_out_d1_cdc_to_reg_0,
    core_aclk);
  output out;
  input p_0_in;
  input s_level_out_d1_cdc_to_reg_0;
  input core_aclk;

  wire core_aclk;
  wire p_0_in;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  wire s_level_out_d1_cdc_to_reg_0;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to_reg_0),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3
   (SR,
    p_0_in,
    out,
    core_aclk,
    Metrics_Cnt_Reset,
    core_aresetn);
  output [0:0]SR;
  input p_0_in;
  input out;
  input core_aclk;
  input Metrics_Cnt_Reset;
  input core_aresetn;

  wire Metrics_Cnt_Reset;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire out;
  wire p_0_in;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1 
       (.I0(s_level_out_d4),
        .I1(Metrics_Cnt_Reset),
        .I2(core_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(out),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_4
   (out,
    s_level_out_d5_reg_0,
    trigger_in,
    core_aclk);
  output out;
  input [0:0]s_level_out_d5_reg_0;
  input trigger_in;
  input core_aclk;

  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  wire [0:0]s_level_out_d5_reg_0;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire trigger_in;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in),
        .Q(s_level_out_d1_cdc_to),
        .R(s_level_out_d5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(s_level_out_d5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(s_level_out_d5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(s_level_out_d5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(s_level_out_d5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(s_level_out_d5_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter
   (Q,
    SR,
    E,
    s_axi_aclk);
  output [31:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;

  wire \Count_Out_i[0]_i_1_n_0 ;
  wire \Count_Out_i[12]_i_2_n_0 ;
  wire \Count_Out_i[12]_i_3_n_0 ;
  wire \Count_Out_i[12]_i_4_n_0 ;
  wire \Count_Out_i[12]_i_5_n_0 ;
  wire \Count_Out_i[16]_i_2_n_0 ;
  wire \Count_Out_i[16]_i_3_n_0 ;
  wire \Count_Out_i[16]_i_4_n_0 ;
  wire \Count_Out_i[16]_i_5_n_0 ;
  wire \Count_Out_i[20]_i_2_n_0 ;
  wire \Count_Out_i[20]_i_3_n_0 ;
  wire \Count_Out_i[20]_i_4_n_0 ;
  wire \Count_Out_i[20]_i_5_n_0 ;
  wire \Count_Out_i[24]_i_2_n_0 ;
  wire \Count_Out_i[24]_i_3_n_0 ;
  wire \Count_Out_i[24]_i_4_n_0 ;
  wire \Count_Out_i[24]_i_5_n_0 ;
  wire \Count_Out_i[28]_i_2_n_0 ;
  wire \Count_Out_i[28]_i_3_n_0 ;
  wire \Count_Out_i[28]_i_4_n_0 ;
  wire \Count_Out_i[28]_i_5_n_0 ;
  wire \Count_Out_i[31]_i_2_n_0 ;
  wire \Count_Out_i[31]_i_3_n_0 ;
  wire \Count_Out_i[31]_i_4_n_0 ;
  wire \Count_Out_i[4]_i_2_n_0 ;
  wire \Count_Out_i[4]_i_3_n_0 ;
  wire \Count_Out_i[4]_i_4_n_0 ;
  wire \Count_Out_i[4]_i_5_n_0 ;
  wire \Count_Out_i[8]_i_2_n_0 ;
  wire \Count_Out_i[8]_i_3_n_0 ;
  wire \Count_Out_i[8]_i_4_n_0 ;
  wire \Count_Out_i[8]_i_5_n_0 ;
  wire \Count_Out_i_reg[12]_i_1_n_0 ;
  wire \Count_Out_i_reg[12]_i_1_n_1 ;
  wire \Count_Out_i_reg[12]_i_1_n_2 ;
  wire \Count_Out_i_reg[12]_i_1_n_3 ;
  wire \Count_Out_i_reg[12]_i_1_n_4 ;
  wire \Count_Out_i_reg[12]_i_1_n_5 ;
  wire \Count_Out_i_reg[12]_i_1_n_6 ;
  wire \Count_Out_i_reg[12]_i_1_n_7 ;
  wire \Count_Out_i_reg[16]_i_1_n_0 ;
  wire \Count_Out_i_reg[16]_i_1_n_1 ;
  wire \Count_Out_i_reg[16]_i_1_n_2 ;
  wire \Count_Out_i_reg[16]_i_1_n_3 ;
  wire \Count_Out_i_reg[16]_i_1_n_4 ;
  wire \Count_Out_i_reg[16]_i_1_n_5 ;
  wire \Count_Out_i_reg[16]_i_1_n_6 ;
  wire \Count_Out_i_reg[16]_i_1_n_7 ;
  wire \Count_Out_i_reg[20]_i_1_n_0 ;
  wire \Count_Out_i_reg[20]_i_1_n_1 ;
  wire \Count_Out_i_reg[20]_i_1_n_2 ;
  wire \Count_Out_i_reg[20]_i_1_n_3 ;
  wire \Count_Out_i_reg[20]_i_1_n_4 ;
  wire \Count_Out_i_reg[20]_i_1_n_5 ;
  wire \Count_Out_i_reg[20]_i_1_n_6 ;
  wire \Count_Out_i_reg[20]_i_1_n_7 ;
  wire \Count_Out_i_reg[24]_i_1_n_0 ;
  wire \Count_Out_i_reg[24]_i_1_n_1 ;
  wire \Count_Out_i_reg[24]_i_1_n_2 ;
  wire \Count_Out_i_reg[24]_i_1_n_3 ;
  wire \Count_Out_i_reg[24]_i_1_n_4 ;
  wire \Count_Out_i_reg[24]_i_1_n_5 ;
  wire \Count_Out_i_reg[24]_i_1_n_6 ;
  wire \Count_Out_i_reg[24]_i_1_n_7 ;
  wire \Count_Out_i_reg[28]_i_1_n_0 ;
  wire \Count_Out_i_reg[28]_i_1_n_1 ;
  wire \Count_Out_i_reg[28]_i_1_n_2 ;
  wire \Count_Out_i_reg[28]_i_1_n_3 ;
  wire \Count_Out_i_reg[28]_i_1_n_4 ;
  wire \Count_Out_i_reg[28]_i_1_n_5 ;
  wire \Count_Out_i_reg[28]_i_1_n_6 ;
  wire \Count_Out_i_reg[28]_i_1_n_7 ;
  wire \Count_Out_i_reg[31]_i_1_n_2 ;
  wire \Count_Out_i_reg[31]_i_1_n_3 ;
  wire \Count_Out_i_reg[31]_i_1_n_5 ;
  wire \Count_Out_i_reg[31]_i_1_n_6 ;
  wire \Count_Out_i_reg[31]_i_1_n_7 ;
  wire \Count_Out_i_reg[4]_i_1_n_0 ;
  wire \Count_Out_i_reg[4]_i_1_n_1 ;
  wire \Count_Out_i_reg[4]_i_1_n_2 ;
  wire \Count_Out_i_reg[4]_i_1_n_3 ;
  wire \Count_Out_i_reg[4]_i_1_n_4 ;
  wire \Count_Out_i_reg[4]_i_1_n_5 ;
  wire \Count_Out_i_reg[4]_i_1_n_6 ;
  wire \Count_Out_i_reg[4]_i_1_n_7 ;
  wire \Count_Out_i_reg[8]_i_1_n_0 ;
  wire \Count_Out_i_reg[8]_i_1_n_1 ;
  wire \Count_Out_i_reg[8]_i_1_n_2 ;
  wire \Count_Out_i_reg[8]_i_1_n_3 ;
  wire \Count_Out_i_reg[8]_i_1_n_4 ;
  wire \Count_Out_i_reg[8]_i_1_n_5 ;
  wire \Count_Out_i_reg[8]_i_1_n_6 ;
  wire \Count_Out_i_reg[8]_i_1_n_7 ;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire s_axi_aclk;
  wire [3:2]\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1 
       (.I0(Q[0]),
        .O(\Count_Out_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[12]_i_2 
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(\Count_Out_i[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[12]_i_3 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\Count_Out_i[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[12]_i_4 
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(\Count_Out_i[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[12]_i_5 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\Count_Out_i[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_2 
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(\Count_Out_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_3 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\Count_Out_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_4 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\Count_Out_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_5 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\Count_Out_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[20]_i_2 
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(\Count_Out_i[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[20]_i_3 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\Count_Out_i[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[20]_i_4 
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(\Count_Out_i[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[20]_i_5 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\Count_Out_i[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_2 
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(\Count_Out_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_3 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\Count_Out_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_4 
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(\Count_Out_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_5 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\Count_Out_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[28]_i_2 
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(\Count_Out_i[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[28]_i_3 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\Count_Out_i[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[28]_i_4 
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(\Count_Out_i[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[28]_i_5 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\Count_Out_i[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\Count_Out_i[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_3 
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(\Count_Out_i[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_4 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\Count_Out_i[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[4]_i_2 
       (.I0(Q[1]),
        .O(\Count_Out_i[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[4]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\Count_Out_i[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[4]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\Count_Out_i[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[4]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\Count_Out_i[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_2 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\Count_Out_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\Count_Out_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_4 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\Count_Out_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_5 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\Count_Out_i[8]_i_5_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[12]_i_1_n_6 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[12]_i_1_n_5 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[12]_i_1_n_4 ),
        .Q(Q[12]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[12]_i_1 
       (.CI(\Count_Out_i_reg[8]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[12]_i_1_n_0 ,\Count_Out_i_reg[12]_i_1_n_1 ,\Count_Out_i_reg[12]_i_1_n_2 ,\Count_Out_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({\Count_Out_i_reg[12]_i_1_n_4 ,\Count_Out_i_reg[12]_i_1_n_5 ,\Count_Out_i_reg[12]_i_1_n_6 ,\Count_Out_i_reg[12]_i_1_n_7 }),
        .S({\Count_Out_i[12]_i_2_n_0 ,\Count_Out_i[12]_i_3_n_0 ,\Count_Out_i[12]_i_4_n_0 ,\Count_Out_i[12]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_7 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_6 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_5 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_4 ),
        .Q(Q[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[16]_i_1 
       (.CI(\Count_Out_i_reg[12]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[16]_i_1_n_0 ,\Count_Out_i_reg[16]_i_1_n_1 ,\Count_Out_i_reg[16]_i_1_n_2 ,\Count_Out_i_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({\Count_Out_i_reg[16]_i_1_n_4 ,\Count_Out_i_reg[16]_i_1_n_5 ,\Count_Out_i_reg[16]_i_1_n_6 ,\Count_Out_i_reg[16]_i_1_n_7 }),
        .S({\Count_Out_i[16]_i_2_n_0 ,\Count_Out_i[16]_i_3_n_0 ,\Count_Out_i[16]_i_4_n_0 ,\Count_Out_i[16]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[20]_i_1_n_7 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[20]_i_1_n_6 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[20]_i_1_n_5 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[4]_i_1_n_7 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[20]_i_1_n_4 ),
        .Q(Q[20]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[20]_i_1 
       (.CI(\Count_Out_i_reg[16]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[20]_i_1_n_0 ,\Count_Out_i_reg[20]_i_1_n_1 ,\Count_Out_i_reg[20]_i_1_n_2 ,\Count_Out_i_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({\Count_Out_i_reg[20]_i_1_n_4 ,\Count_Out_i_reg[20]_i_1_n_5 ,\Count_Out_i_reg[20]_i_1_n_6 ,\Count_Out_i_reg[20]_i_1_n_7 }),
        .S({\Count_Out_i[20]_i_2_n_0 ,\Count_Out_i[20]_i_3_n_0 ,\Count_Out_i[20]_i_4_n_0 ,\Count_Out_i[20]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_7 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_6 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_5 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_4 ),
        .Q(Q[24]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[24]_i_1 
       (.CI(\Count_Out_i_reg[20]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[24]_i_1_n_0 ,\Count_Out_i_reg[24]_i_1_n_1 ,\Count_Out_i_reg[24]_i_1_n_2 ,\Count_Out_i_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({\Count_Out_i_reg[24]_i_1_n_4 ,\Count_Out_i_reg[24]_i_1_n_5 ,\Count_Out_i_reg[24]_i_1_n_6 ,\Count_Out_i_reg[24]_i_1_n_7 }),
        .S({\Count_Out_i[24]_i_2_n_0 ,\Count_Out_i[24]_i_3_n_0 ,\Count_Out_i[24]_i_4_n_0 ,\Count_Out_i[24]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[28]_i_1_n_7 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[28]_i_1_n_6 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[28]_i_1_n_5 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[28]_i_1_n_4 ),
        .Q(Q[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[28]_i_1 
       (.CI(\Count_Out_i_reg[24]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[28]_i_1_n_0 ,\Count_Out_i_reg[28]_i_1_n_1 ,\Count_Out_i_reg[28]_i_1_n_2 ,\Count_Out_i_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({\Count_Out_i_reg[28]_i_1_n_4 ,\Count_Out_i_reg[28]_i_1_n_5 ,\Count_Out_i_reg[28]_i_1_n_6 ,\Count_Out_i_reg[28]_i_1_n_7 }),
        .S({\Count_Out_i[28]_i_2_n_0 ,\Count_Out_i[28]_i_3_n_0 ,\Count_Out_i[28]_i_4_n_0 ,\Count_Out_i[28]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_7 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[4]_i_1_n_6 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_6 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_5 ),
        .Q(Q[31]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[31]_i_1 
       (.CI(\Count_Out_i_reg[28]_i_1_n_0 ),
        .CO({\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED [3:2],\Count_Out_i_reg[31]_i_1_n_2 ,\Count_Out_i_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[29:28]}),
        .O({\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED [3],\Count_Out_i_reg[31]_i_1_n_5 ,\Count_Out_i_reg[31]_i_1_n_6 ,\Count_Out_i_reg[31]_i_1_n_7 }),
        .S({1'b0,\Count_Out_i[31]_i_2_n_0 ,\Count_Out_i[31]_i_3_n_0 ,\Count_Out_i[31]_i_4_n_0 }));
  FDRE \Count_Out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[4]_i_1_n_5 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[4]_i_1_n_4 ),
        .Q(Q[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\Count_Out_i_reg[4]_i_1_n_0 ,\Count_Out_i_reg[4]_i_1_n_1 ,\Count_Out_i_reg[4]_i_1_n_2 ,\Count_Out_i_reg[4]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],\Count_Out_i[4]_i_2_n_0 }),
        .O({\Count_Out_i_reg[4]_i_1_n_4 ,\Count_Out_i_reg[4]_i_1_n_5 ,\Count_Out_i_reg[4]_i_1_n_6 ,\Count_Out_i_reg[4]_i_1_n_7 }),
        .S({\Count_Out_i[4]_i_3_n_0 ,\Count_Out_i[4]_i_4_n_0 ,\Count_Out_i[4]_i_5_n_0 ,Q[1]}));
  FDRE \Count_Out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_7 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_6 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_5 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_4 ),
        .Q(Q[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[8]_i_1 
       (.CI(\Count_Out_i_reg[4]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[8]_i_1_n_0 ,\Count_Out_i_reg[8]_i_1_n_1 ,\Count_Out_i_reg[8]_i_1_n_2 ,\Count_Out_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({\Count_Out_i_reg[8]_i_1_n_4 ,\Count_Out_i_reg[8]_i_1_n_5 ,\Count_Out_i_reg[8]_i_1_n_6 ,\Count_Out_i_reg[8]_i_1_n_7 }),
        .S({\Count_Out_i[8]_i_2_n_0 ,\Count_Out_i[8]_i_3_n_0 ,\Count_Out_i[8]_i_4_n_0 ,\Count_Out_i[8]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[12]_i_1_n_7 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22
   (Carry_Out,
    D,
    SR,
    core_aclk,
    \Count_Out_i_reg[0]_0 ,
    Global_Clk_Cnt_Reset_sync,
    Global_Clk_Cnt_En_sync,
    core_aresetn);
  output Carry_Out;
  output [31:0]D;
  input [0:0]SR;
  input core_aclk;
  input \Count_Out_i_reg[0]_0 ;
  input Global_Clk_Cnt_Reset_sync;
  input Global_Clk_Cnt_En_sync;
  input core_aresetn;

  wire Carry_Out;
  wire Carry_Out_i_1__0_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__3_n_4;
  wire Count_Out_i0_carry__3_n_5;
  wire Count_Out_i0_carry__3_n_6;
  wire Count_Out_i0_carry__3_n_7;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__4_n_4;
  wire Count_Out_i0_carry__4_n_5;
  wire Count_Out_i0_carry__4_n_6;
  wire Count_Out_i0_carry__4_n_7;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__5_n_4;
  wire Count_Out_i0_carry__5_n_5;
  wire Count_Out_i0_carry__5_n_6;
  wire Count_Out_i0_carry__5_n_7;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry__6_n_4;
  wire Count_Out_i0_carry__6_n_5;
  wire Count_Out_i0_carry__6_n_6;
  wire Count_Out_i0_carry__6_n_7;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[0]_i_1__3_n_0 ;
  wire \Count_Out_i[10]_i_1_n_0 ;
  wire \Count_Out_i[11]_i_1_n_0 ;
  wire \Count_Out_i[12]_i_1_n_0 ;
  wire \Count_Out_i[13]_i_1_n_0 ;
  wire \Count_Out_i[14]_i_1_n_0 ;
  wire \Count_Out_i[15]_i_1_n_0 ;
  wire \Count_Out_i[16]_i_1_n_0 ;
  wire \Count_Out_i[17]_i_1_n_0 ;
  wire \Count_Out_i[18]_i_1_n_0 ;
  wire \Count_Out_i[19]_i_1_n_0 ;
  wire \Count_Out_i[1]_i_1_n_0 ;
  wire \Count_Out_i[20]_i_1_n_0 ;
  wire \Count_Out_i[21]_i_1_n_0 ;
  wire \Count_Out_i[22]_i_1_n_0 ;
  wire \Count_Out_i[23]_i_1_n_0 ;
  wire \Count_Out_i[24]_i_1_n_0 ;
  wire \Count_Out_i[25]_i_1_n_0 ;
  wire \Count_Out_i[26]_i_1_n_0 ;
  wire \Count_Out_i[27]_i_1_n_0 ;
  wire \Count_Out_i[28]_i_1_n_0 ;
  wire \Count_Out_i[29]_i_1_n_0 ;
  wire \Count_Out_i[2]_i_1_n_0 ;
  wire \Count_Out_i[30]_i_1_n_0 ;
  wire \Count_Out_i[31]_i_2_n_0 ;
  wire \Count_Out_i[32]_i_1__4_n_0 ;
  wire \Count_Out_i[3]_i_1_n_0 ;
  wire \Count_Out_i[4]_i_1_n_0 ;
  wire \Count_Out_i[5]_i_1_n_0 ;
  wire \Count_Out_i[6]_i_1_n_0 ;
  wire \Count_Out_i[7]_i_1_n_0 ;
  wire \Count_Out_i[8]_i_1_n_0 ;
  wire \Count_Out_i[9]_i_1_n_0 ;
  wire \Count_Out_i_reg[0]_0 ;
  wire [31:0]D;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_Reset_sync;
  wire Overflow;
  wire Overflow_D1;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1__0
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1__0_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1__0_n_0),
        .Q(Carry_Out),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(D[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .S(D[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .S(D[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .S(D[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .S(D[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__3_n_4,Count_Out_i0_carry__3_n_5,Count_Out_i0_carry__3_n_6,Count_Out_i0_carry__3_n_7}),
        .S(D[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__4_n_4,Count_Out_i0_carry__4_n_5,Count_Out_i0_carry__4_n_6,Count_Out_i0_carry__4_n_7}),
        .S(D[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__5_n_4,Count_Out_i0_carry__5_n_5,Count_Out_i0_carry__5_n_6,Count_Out_i0_carry__5_n_7}),
        .S(D[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__6_n_4,Count_Out_i0_carry__6_n_5,Count_Out_i0_carry__6_n_6,Count_Out_i0_carry__6_n_7}),
        .S({Overflow,D[31:29]}));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Count_Out_i[0]_i_1__3 
       (.I0(D[0]),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[10]_i_1 
       (.I0(Count_Out_i0_carry__1_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[11]_i_1 
       (.I0(Count_Out_i0_carry__1_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[12]_i_1 
       (.I0(Count_Out_i0_carry__1_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[13]_i_1 
       (.I0(Count_Out_i0_carry__2_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[14]_i_1 
       (.I0(Count_Out_i0_carry__2_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[15]_i_1 
       (.I0(Count_Out_i0_carry__2_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[16]_i_1 
       (.I0(Count_Out_i0_carry__2_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[17]_i_1 
       (.I0(Count_Out_i0_carry__3_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[18]_i_1 
       (.I0(Count_Out_i0_carry__3_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[19]_i_1 
       (.I0(Count_Out_i0_carry__3_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[1]_i_1 
       (.I0(Count_Out_i0_carry_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[20]_i_1 
       (.I0(Count_Out_i0_carry__3_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[21]_i_1 
       (.I0(Count_Out_i0_carry__4_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[22]_i_1 
       (.I0(Count_Out_i0_carry__4_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[23]_i_1 
       (.I0(Count_Out_i0_carry__4_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[24]_i_1 
       (.I0(Count_Out_i0_carry__4_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[25]_i_1 
       (.I0(Count_Out_i0_carry__5_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[26]_i_1 
       (.I0(Count_Out_i0_carry__5_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[27]_i_1 
       (.I0(Count_Out_i0_carry__5_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[28]_i_1 
       (.I0(Count_Out_i0_carry__5_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[29]_i_1 
       (.I0(Count_Out_i0_carry__6_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[2]_i_1 
       (.I0(Count_Out_i0_carry_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[30]_i_1 
       (.I0(Count_Out_i0_carry__6_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[31]_i_2 
       (.I0(Count_Out_i0_carry__6_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \Count_Out_i[32]_i_1__4 
       (.I0(Overflow),
        .I1(Global_Clk_Cnt_En_sync),
        .I2(Count_Out_i0_carry__6_n_4),
        .I3(core_aresetn),
        .I4(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[32]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[3]_i_1 
       (.I0(Count_Out_i0_carry_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[4]_i_1 
       (.I0(Count_Out_i0_carry_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[5]_i_1 
       (.I0(Count_Out_i0_carry__0_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[6]_i_1 
       (.I0(Count_Out_i0_carry__0_n_6),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[7]_i_1 
       (.I0(Count_Out_i0_carry__0_n_5),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[8]_i_1 
       (.I0(Count_Out_i0_carry__0_n_4),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[9]_i_1 
       (.I0(Count_Out_i0_carry__1_n_7),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[9]_i_1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[0]_i_1__3_n_0 ),
        .Q(D[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[12]_i_1_n_0 ),
        .Q(D[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[13]_i_1_n_0 ),
        .Q(D[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[14]_i_1_n_0 ),
        .Q(D[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[15]_i_1_n_0 ),
        .Q(D[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[16]_i_1_n_0 ),
        .Q(D[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[17]_i_1_n_0 ),
        .Q(D[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[18]_i_1_n_0 ),
        .Q(D[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[19]_i_1_n_0 ),
        .Q(D[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[20]_i_1_n_0 ),
        .Q(D[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[21]_i_1_n_0 ),
        .Q(D[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[22]_i_1_n_0 ),
        .Q(D[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[23]_i_1_n_0 ),
        .Q(D[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[24]_i_1_n_0 ),
        .Q(D[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[25]_i_1_n_0 ),
        .Q(D[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[26]_i_1_n_0 ),
        .Q(D[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[27]_i_1_n_0 ),
        .Q(D[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[28]_i_1_n_0 ),
        .Q(D[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[29]_i_1_n_0 ),
        .Q(D[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[30]_i_1_n_0 ),
        .Q(D[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[31]_i_2_n_0 ),
        .Q(D[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i[32]_i_1__4_n_0 ),
        .Q(Overflow),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(\Count_Out_i[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49
   (\Count_Out_i_reg[32]_0 ,
    Carry_Out_reg_0,
    O,
    SR,
    \Count_Out_i_reg[0]_0 ,
    core_aclk,
    \Count_Out_i_reg[32]_1 ,
    Sample_Interval,
    Interval_Cnt_Ld_sync);
  output \Count_Out_i_reg[32]_0 ;
  output Carry_Out_reg_0;
  output [0:0]O;
  input [0:0]SR;
  input \Count_Out_i_reg[0]_0 ;
  input core_aclk;
  input \Count_Out_i_reg[32]_1 ;
  input [31:0]Sample_Interval;
  input Interval_Cnt_Ld_sync;

  wire [31:0]A;
  wire Carry_Out_i_1_n_0;
  wire Carry_Out_reg_0;
  wire [31:1]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1_n_0;
  wire Count_Out_i0_carry__0_i_2_n_0;
  wire Count_Out_i0_carry__0_i_3_n_0;
  wire Count_Out_i0_carry__0_i_4_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__1_i_1_n_0;
  wire Count_Out_i0_carry__1_i_2_n_0;
  wire Count_Out_i0_carry__1_i_3_n_0;
  wire Count_Out_i0_carry__1_i_4_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__2_i_1_n_0;
  wire Count_Out_i0_carry__2_i_2_n_0;
  wire Count_Out_i0_carry__2_i_3_n_0;
  wire Count_Out_i0_carry__2_i_4_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__3_i_1_n_0;
  wire Count_Out_i0_carry__3_i_2_n_0;
  wire Count_Out_i0_carry__3_i_3_n_0;
  wire Count_Out_i0_carry__3_i_4_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__4_i_1_n_0;
  wire Count_Out_i0_carry__4_i_2_n_0;
  wire Count_Out_i0_carry__4_i_3_n_0;
  wire Count_Out_i0_carry__4_i_4_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__5_i_1_n_0;
  wire Count_Out_i0_carry__5_i_2_n_0;
  wire Count_Out_i0_carry__5_i_3_n_0;
  wire Count_Out_i0_carry__5_i_4_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__6_i_1_n_0;
  wire Count_Out_i0_carry__6_i_2_n_0;
  wire Count_Out_i0_carry__6_i_3_n_0;
  wire Count_Out_i0_carry__6_i_4_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry_i_1_n_0;
  wire Count_Out_i0_carry_i_2_n_0;
  wire Count_Out_i0_carry_i_3_n_0;
  wire Count_Out_i0_carry_i_4_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire \Count_Out_i_reg[0]_0 ;
  wire \Count_Out_i_reg[32]_0 ;
  wire \Count_Out_i_reg[32]_1 ;
  wire Interval_Cnt_Ld_sync;
  wire [0:0]O;
  wire Overflow_D1;
  wire [0:0]SR;
  wire [31:0]Sample_Interval;
  wire core_aclk;
  wire [31:0]p_1_in;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1
       (.I0(\Count_Out_i_reg[32]_0 ),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1_n_0),
        .Q(Carry_Out_reg_0),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(A[0]),
        .DI(A[4:1]),
        .O(Count_Out_i[4:1]),
        .S({Count_Out_i0_carry_i_1_n_0,Count_Out_i0_carry_i_2_n_0,Count_Out_i0_carry_i_3_n_0,Count_Out_i0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(A[8:5]),
        .O(Count_Out_i[8:5]),
        .S({Count_Out_i0_carry__0_i_1_n_0,Count_Out_i0_carry__0_i_2_n_0,Count_Out_i0_carry__0_i_3_n_0,Count_Out_i0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_1
       (.I0(A[8]),
        .O(Count_Out_i0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_2
       (.I0(A[7]),
        .O(Count_Out_i0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_3
       (.I0(A[6]),
        .O(Count_Out_i0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_4
       (.I0(A[5]),
        .O(Count_Out_i0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(A[12:9]),
        .O(Count_Out_i[12:9]),
        .S({Count_Out_i0_carry__1_i_1_n_0,Count_Out_i0_carry__1_i_2_n_0,Count_Out_i0_carry__1_i_3_n_0,Count_Out_i0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_1
       (.I0(A[12]),
        .O(Count_Out_i0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_2
       (.I0(A[11]),
        .O(Count_Out_i0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_3
       (.I0(A[10]),
        .O(Count_Out_i0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_4
       (.I0(A[9]),
        .O(Count_Out_i0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(A[16:13]),
        .O(Count_Out_i[16:13]),
        .S({Count_Out_i0_carry__2_i_1_n_0,Count_Out_i0_carry__2_i_2_n_0,Count_Out_i0_carry__2_i_3_n_0,Count_Out_i0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_1
       (.I0(A[16]),
        .O(Count_Out_i0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_2
       (.I0(A[15]),
        .O(Count_Out_i0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_3
       (.I0(A[14]),
        .O(Count_Out_i0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_4
       (.I0(A[13]),
        .O(Count_Out_i0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(A[20:17]),
        .O(Count_Out_i[20:17]),
        .S({Count_Out_i0_carry__3_i_1_n_0,Count_Out_i0_carry__3_i_2_n_0,Count_Out_i0_carry__3_i_3_n_0,Count_Out_i0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_1
       (.I0(A[20]),
        .O(Count_Out_i0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_2
       (.I0(A[19]),
        .O(Count_Out_i0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_3
       (.I0(A[18]),
        .O(Count_Out_i0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_4
       (.I0(A[17]),
        .O(Count_Out_i0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(A[24:21]),
        .O(Count_Out_i[24:21]),
        .S({Count_Out_i0_carry__4_i_1_n_0,Count_Out_i0_carry__4_i_2_n_0,Count_Out_i0_carry__4_i_3_n_0,Count_Out_i0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_1
       (.I0(A[24]),
        .O(Count_Out_i0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_2
       (.I0(A[23]),
        .O(Count_Out_i0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_3
       (.I0(A[22]),
        .O(Count_Out_i0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_4
       (.I0(A[21]),
        .O(Count_Out_i0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(A[28:25]),
        .O(Count_Out_i[28:25]),
        .S({Count_Out_i0_carry__5_i_1_n_0,Count_Out_i0_carry__5_i_2_n_0,Count_Out_i0_carry__5_i_3_n_0,Count_Out_i0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_1
       (.I0(A[28]),
        .O(Count_Out_i0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_2
       (.I0(A[27]),
        .O(Count_Out_i0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_3
       (.I0(A[26]),
        .O(Count_Out_i0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_4
       (.I0(A[25]),
        .O(Count_Out_i0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,A[31:29]}),
        .O({O,Count_Out_i[31:29]}),
        .S({Count_Out_i0_carry__6_i_1_n_0,Count_Out_i0_carry__6_i_2_n_0,Count_Out_i0_carry__6_i_3_n_0,Count_Out_i0_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_1
       (.I0(\Count_Out_i_reg[32]_0 ),
        .O(Count_Out_i0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_2
       (.I0(A[31]),
        .O(Count_Out_i0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_3
       (.I0(A[30]),
        .O(Count_Out_i0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_4
       (.I0(A[29]),
        .O(Count_Out_i0_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_1
       (.I0(A[4]),
        .O(Count_Out_i0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_2
       (.I0(A[3]),
        .O(Count_Out_i0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_3
       (.I0(A[2]),
        .O(Count_Out_i0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_4
       (.I0(A[1]),
        .O(Count_Out_i0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hAAA3)) 
    \Count_Out_i[0]_i_1 
       (.I0(Sample_Interval[0]),
        .I1(A[0]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[10]_i_1 
       (.I0(Sample_Interval[10]),
        .I1(Count_Out_i[10]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[11]_i_1 
       (.I0(Sample_Interval[11]),
        .I1(Count_Out_i[11]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[12]_i_1 
       (.I0(Sample_Interval[12]),
        .I1(Count_Out_i[12]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[13]_i_1 
       (.I0(Sample_Interval[13]),
        .I1(Count_Out_i[13]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[14]_i_1 
       (.I0(Sample_Interval[14]),
        .I1(Count_Out_i[14]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[15]_i_1 
       (.I0(Sample_Interval[15]),
        .I1(Count_Out_i[15]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[16]_i_1 
       (.I0(Sample_Interval[16]),
        .I1(Count_Out_i[16]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[17]_i_1 
       (.I0(Sample_Interval[17]),
        .I1(Count_Out_i[17]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[18]_i_1 
       (.I0(Sample_Interval[18]),
        .I1(Count_Out_i[18]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[19]_i_1 
       (.I0(Sample_Interval[19]),
        .I1(Count_Out_i[19]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[1]_i_1 
       (.I0(Sample_Interval[1]),
        .I1(Count_Out_i[1]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[20]_i_1 
       (.I0(Sample_Interval[20]),
        .I1(Count_Out_i[20]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[21]_i_1 
       (.I0(Sample_Interval[21]),
        .I1(Count_Out_i[21]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[22]_i_1 
       (.I0(Sample_Interval[22]),
        .I1(Count_Out_i[22]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[23]_i_1 
       (.I0(Sample_Interval[23]),
        .I1(Count_Out_i[23]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[24]_i_1 
       (.I0(Sample_Interval[24]),
        .I1(Count_Out_i[24]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[25]_i_1 
       (.I0(Sample_Interval[25]),
        .I1(Count_Out_i[25]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[26]_i_1 
       (.I0(Sample_Interval[26]),
        .I1(Count_Out_i[26]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[27]_i_1 
       (.I0(Sample_Interval[27]),
        .I1(Count_Out_i[27]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[28]_i_1 
       (.I0(Sample_Interval[28]),
        .I1(Count_Out_i[28]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[29]_i_1 
       (.I0(Sample_Interval[29]),
        .I1(Count_Out_i[29]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[29]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[2]_i_1 
       (.I0(Sample_Interval[2]),
        .I1(Count_Out_i[2]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[30]_i_1 
       (.I0(Sample_Interval[30]),
        .I1(Count_Out_i[30]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[31]_i_2 
       (.I0(Sample_Interval[31]),
        .I1(Count_Out_i[31]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[3]_i_1 
       (.I0(Sample_Interval[3]),
        .I1(Count_Out_i[3]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[4]_i_1 
       (.I0(Sample_Interval[4]),
        .I1(Count_Out_i[4]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[5]_i_1 
       (.I0(Sample_Interval[5]),
        .I1(Count_Out_i[5]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[6]_i_1 
       (.I0(Sample_Interval[6]),
        .I1(Count_Out_i[6]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[7]_i_1 
       (.I0(Sample_Interval[7]),
        .I1(Count_Out_i[7]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[8]_i_1 
       (.I0(Sample_Interval[8]),
        .I1(Count_Out_i[8]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[9]_i_1 
       (.I0(Sample_Interval[9]),
        .I1(Count_Out_i[9]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Carry_Out_reg_0),
        .O(p_1_in[9]));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[0]),
        .Q(A[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[10]),
        .Q(A[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[11]),
        .Q(A[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[12]),
        .Q(A[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[13]),
        .Q(A[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[14]),
        .Q(A[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[15]),
        .Q(A[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[16]),
        .Q(A[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[17]),
        .Q(A[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[18]),
        .Q(A[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[19]),
        .Q(A[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[1]),
        .Q(A[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[20]),
        .Q(A[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[21]),
        .Q(A[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[22]),
        .Q(A[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[23]),
        .Q(A[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[24]),
        .Q(A[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[25]),
        .Q(A[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[26]),
        .Q(A[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[27]),
        .Q(A[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[28]),
        .Q(A[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[29]),
        .Q(A[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[2]),
        .Q(A[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[30]),
        .Q(A[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[31]),
        .Q(A[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[32]_1 ),
        .Q(\Count_Out_i_reg[32]_0 ),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[3]),
        .Q(A[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[4]),
        .Q(A[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[5]),
        .Q(A[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[6]),
        .Q(A[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[7]),
        .Q(A[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[8]),
        .Q(A[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[9]),
        .Q(A[9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[32]_0 ),
        .Q(Overflow_D1),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf
   (Q,
    SR,
    \Count_Out_i_reg[0]_0 ,
    core_aclk);
  output [32:0]Q;
  input [0:0]SR;
  input [0:0]\Count_Out_i_reg[0]_0 ;
  input core_aclk;

  wire [0:0]\Count_Out_i_reg[0]_0 ;
  wire [32:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire p_0_out_carry__0_i_1__2_n_0;
  wire p_0_out_carry__0_i_2__2_n_0;
  wire p_0_out_carry__0_i_3__2_n_0;
  wire p_0_out_carry__0_i_4__2_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__1_i_1__2_n_0;
  wire p_0_out_carry__1_i_2__2_n_0;
  wire p_0_out_carry__1_i_3__2_n_0;
  wire p_0_out_carry__1_i_4__2_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__2_i_1__2_n_0;
  wire p_0_out_carry__2_i_2__2_n_0;
  wire p_0_out_carry__2_i_3__2_n_0;
  wire p_0_out_carry__2_i_4__2_n_0;
  wire p_0_out_carry__2_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__3_i_1__2_n_0;
  wire p_0_out_carry__3_i_2__2_n_0;
  wire p_0_out_carry__3_i_3__2_n_0;
  wire p_0_out_carry__3_i_4__2_n_0;
  wire p_0_out_carry__3_n_0;
  wire p_0_out_carry__3_n_1;
  wire p_0_out_carry__3_n_2;
  wire p_0_out_carry__3_n_3;
  wire p_0_out_carry__4_i_1__2_n_0;
  wire p_0_out_carry__4_i_2__2_n_0;
  wire p_0_out_carry__4_i_3__2_n_0;
  wire p_0_out_carry__4_i_4__2_n_0;
  wire p_0_out_carry__4_n_0;
  wire p_0_out_carry__4_n_1;
  wire p_0_out_carry__4_n_2;
  wire p_0_out_carry__4_n_3;
  wire p_0_out_carry__5_i_1__2_n_0;
  wire p_0_out_carry__5_i_2__2_n_0;
  wire p_0_out_carry__5_i_3__2_n_0;
  wire p_0_out_carry__5_i_4__2_n_0;
  wire p_0_out_carry__5_n_0;
  wire p_0_out_carry__5_n_1;
  wire p_0_out_carry__5_n_2;
  wire p_0_out_carry__5_n_3;
  wire p_0_out_carry__6_i_1__2_n_0;
  wire p_0_out_carry__6_i_2__2_n_0;
  wire p_0_out_carry__6_i_3__2_n_0;
  wire p_0_out_carry__6_i_4__2_n_0;
  wire p_0_out_carry__6_n_1;
  wire p_0_out_carry__6_n_2;
  wire p_0_out_carry__6_n_3;
  wire p_0_out_carry_i_1__2_n_0;
  wire p_0_out_carry_i_2__2_n_0;
  wire p_0_out_carry_i_3__2_n_0;
  wire p_0_out_carry_i_4__2_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire [32:0]p_1_in;
  wire [3:3]NLW_p_0_out_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(p_1_in[0]));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({Q[3:1],p_0_out_carry_i_1__2_n_0}),
        .O(p_1_in[4:1]),
        .S({p_0_out_carry_i_2__2_n_0,p_0_out_carry_i_3__2_n_0,p_0_out_carry_i_4__2_n_0,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(p_1_in[8:5]),
        .S({p_0_out_carry__0_i_1__2_n_0,p_0_out_carry__0_i_2__2_n_0,p_0_out_carry__0_i_3__2_n_0,p_0_out_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__2
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(p_1_in[12:9]),
        .S({p_0_out_carry__1_i_1__2_n_0,p_0_out_carry__1_i_2__2_n_0,p_0_out_carry__1_i_3__2_n_0,p_0_out_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1__2
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2__2
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3__2
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4__2
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CO({p_0_out_carry__2_n_0,p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(p_1_in[16:13]),
        .S({p_0_out_carry__2_i_1__2_n_0,p_0_out_carry__2_i_2__2_n_0,p_0_out_carry__2_i_3__2_n_0,p_0_out_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1__2
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2__2
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3__2
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4__2
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__3
       (.CI(p_0_out_carry__2_n_0),
        .CO({p_0_out_carry__3_n_0,p_0_out_carry__3_n_1,p_0_out_carry__3_n_2,p_0_out_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(p_1_in[20:17]),
        .S({p_0_out_carry__3_i_1__2_n_0,p_0_out_carry__3_i_2__2_n_0,p_0_out_carry__3_i_3__2_n_0,p_0_out_carry__3_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_1__2
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_2__2
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_3__2
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_4__2
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__4
       (.CI(p_0_out_carry__3_n_0),
        .CO({p_0_out_carry__4_n_0,p_0_out_carry__4_n_1,p_0_out_carry__4_n_2,p_0_out_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(p_1_in[24:21]),
        .S({p_0_out_carry__4_i_1__2_n_0,p_0_out_carry__4_i_2__2_n_0,p_0_out_carry__4_i_3__2_n_0,p_0_out_carry__4_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_1__2
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_2__2
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_3__2
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__4_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_4__2
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__4_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__5
       (.CI(p_0_out_carry__4_n_0),
        .CO({p_0_out_carry__5_n_0,p_0_out_carry__5_n_1,p_0_out_carry__5_n_2,p_0_out_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(p_1_in[28:25]),
        .S({p_0_out_carry__5_i_1__2_n_0,p_0_out_carry__5_i_2__2_n_0,p_0_out_carry__5_i_3__2_n_0,p_0_out_carry__5_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_1__2
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__5_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_2__2
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__5_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_3__2
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__5_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_4__2
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__5_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__6
       (.CI(p_0_out_carry__5_n_0),
        .CO({NLW_p_0_out_carry__6_CO_UNCONNECTED[3],p_0_out_carry__6_n_1,p_0_out_carry__6_n_2,p_0_out_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(p_1_in[32:29]),
        .S({p_0_out_carry__6_i_1__2_n_0,p_0_out_carry__6_i_2__2_n_0,p_0_out_carry__6_i_3__2_n_0,p_0_out_carry__6_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_1__2
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__6_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_2__2
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__6_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_3__2
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__6_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_4__2
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__6_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__2
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_4__2_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_counter_ovf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21
   (\Count_Out_i_reg[32]_0 ,
    SR,
    rst_int_n,
    Data_valid_reg2,
    Metrics_Cnt_En_Int,
    Wr_Lat_Start,
    Data_valid_reg1,
    core_aclk);
  output [32:0]\Count_Out_i_reg[32]_0 ;
  output [0:0]SR;
  input rst_int_n;
  input Data_valid_reg2;
  input Metrics_Cnt_En_Int;
  input Wr_Lat_Start;
  input Data_valid_reg1;
  input core_aclk;

  wire \Count_Out_i[32]_i_1__1_n_0 ;
  wire [32:0]\Count_Out_i_reg[32]_0 ;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire Metrics_Cnt_En_Int;
  wire [0:0]SR;
  wire Wr_Lat_Start;
  wire core_aclk;
  wire p_0_out_carry__0_i_1__1_n_0;
  wire p_0_out_carry__0_i_2__1_n_0;
  wire p_0_out_carry__0_i_3__1_n_0;
  wire p_0_out_carry__0_i_4__1_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__1_i_1__1_n_0;
  wire p_0_out_carry__1_i_2__1_n_0;
  wire p_0_out_carry__1_i_3__1_n_0;
  wire p_0_out_carry__1_i_4__1_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__2_i_1__1_n_0;
  wire p_0_out_carry__2_i_2__1_n_0;
  wire p_0_out_carry__2_i_3__1_n_0;
  wire p_0_out_carry__2_i_4__1_n_0;
  wire p_0_out_carry__2_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__3_i_1__1_n_0;
  wire p_0_out_carry__3_i_2__1_n_0;
  wire p_0_out_carry__3_i_3__1_n_0;
  wire p_0_out_carry__3_i_4__1_n_0;
  wire p_0_out_carry__3_n_0;
  wire p_0_out_carry__3_n_1;
  wire p_0_out_carry__3_n_2;
  wire p_0_out_carry__3_n_3;
  wire p_0_out_carry__4_i_1__1_n_0;
  wire p_0_out_carry__4_i_2__1_n_0;
  wire p_0_out_carry__4_i_3__1_n_0;
  wire p_0_out_carry__4_i_4__1_n_0;
  wire p_0_out_carry__4_n_0;
  wire p_0_out_carry__4_n_1;
  wire p_0_out_carry__4_n_2;
  wire p_0_out_carry__4_n_3;
  wire p_0_out_carry__5_i_1__1_n_0;
  wire p_0_out_carry__5_i_2__1_n_0;
  wire p_0_out_carry__5_i_3__1_n_0;
  wire p_0_out_carry__5_i_4__1_n_0;
  wire p_0_out_carry__5_n_0;
  wire p_0_out_carry__5_n_1;
  wire p_0_out_carry__5_n_2;
  wire p_0_out_carry__5_n_3;
  wire p_0_out_carry__6_i_1__1_n_0;
  wire p_0_out_carry__6_i_2__1_n_0;
  wire p_0_out_carry__6_i_3__1_n_0;
  wire p_0_out_carry__6_i_4__1_n_0;
  wire p_0_out_carry__6_n_1;
  wire p_0_out_carry__6_n_2;
  wire p_0_out_carry__6_n_3;
  wire p_0_out_carry_i_1__1_n_0;
  wire p_0_out_carry_i_2__1_n_0;
  wire p_0_out_carry_i_3__1_n_0;
  wire p_0_out_carry_i_4__1_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire [32:0]p_1_in;
  wire rst_int_n;
  wire [3:3]NLW_p_0_out_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1__1 
       (.I0(\Count_Out_i_reg[32]_0 [0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hC808)) 
    \Count_Out_i[32]_i_1__1 
       (.I0(Data_valid_reg2),
        .I1(Metrics_Cnt_En_Int),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg1),
        .O(\Count_Out_i[32]_i_1__1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[0]),
        .Q(\Count_Out_i_reg[32]_0 [0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[10]),
        .Q(\Count_Out_i_reg[32]_0 [10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[11]),
        .Q(\Count_Out_i_reg[32]_0 [11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[12]),
        .Q(\Count_Out_i_reg[32]_0 [12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[13]),
        .Q(\Count_Out_i_reg[32]_0 [13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[14]),
        .Q(\Count_Out_i_reg[32]_0 [14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[15]),
        .Q(\Count_Out_i_reg[32]_0 [15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[16]),
        .Q(\Count_Out_i_reg[32]_0 [16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[17]),
        .Q(\Count_Out_i_reg[32]_0 [17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[18]),
        .Q(\Count_Out_i_reg[32]_0 [18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[19]),
        .Q(\Count_Out_i_reg[32]_0 [19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[1]),
        .Q(\Count_Out_i_reg[32]_0 [1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[20]),
        .Q(\Count_Out_i_reg[32]_0 [20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[21]),
        .Q(\Count_Out_i_reg[32]_0 [21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[22]),
        .Q(\Count_Out_i_reg[32]_0 [22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[23]),
        .Q(\Count_Out_i_reg[32]_0 [23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[24]),
        .Q(\Count_Out_i_reg[32]_0 [24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[25]),
        .Q(\Count_Out_i_reg[32]_0 [25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[26]),
        .Q(\Count_Out_i_reg[32]_0 [26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[27]),
        .Q(\Count_Out_i_reg[32]_0 [27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[28]),
        .Q(\Count_Out_i_reg[32]_0 [28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[29]),
        .Q(\Count_Out_i_reg[32]_0 [29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[2]),
        .Q(\Count_Out_i_reg[32]_0 [2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[30]),
        .Q(\Count_Out_i_reg[32]_0 [30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[31]),
        .Q(\Count_Out_i_reg[32]_0 [31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[32]),
        .Q(\Count_Out_i_reg[32]_0 [32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[3]),
        .Q(\Count_Out_i_reg[32]_0 [3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[4]),
        .Q(\Count_Out_i_reg[32]_0 [4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[5]),
        .Q(\Count_Out_i_reg[32]_0 [5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[6]),
        .Q(\Count_Out_i_reg[32]_0 [6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[7]),
        .Q(\Count_Out_i_reg[32]_0 [7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[8]),
        .Q(\Count_Out_i_reg[32]_0 [8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(p_1_in[9]),
        .Q(\Count_Out_i_reg[32]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    empty_i_1__20
       (.I0(rst_int_n),
        .O(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(\Count_Out_i_reg[32]_0 [0]),
        .DI({\Count_Out_i_reg[32]_0 [3:1],p_0_out_carry_i_1__1_n_0}),
        .O(p_1_in[4:1]),
        .S({p_0_out_carry_i_2__1_n_0,p_0_out_carry_i_3__1_n_0,p_0_out_carry_i_4__1_n_0,\Count_Out_i_reg[32]_0 [1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\Count_Out_i_reg[32]_0 [7:4]),
        .O(p_1_in[8:5]),
        .S({p_0_out_carry__0_i_1__1_n_0,p_0_out_carry__0_i_2__1_n_0,p_0_out_carry__0_i_3__1_n_0,p_0_out_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [7]),
        .I1(\Count_Out_i_reg[32]_0 [8]),
        .O(p_0_out_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [6]),
        .I1(\Count_Out_i_reg[32]_0 [7]),
        .O(p_0_out_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [5]),
        .I1(\Count_Out_i_reg[32]_0 [6]),
        .O(p_0_out_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [4]),
        .I1(\Count_Out_i_reg[32]_0 [5]),
        .O(p_0_out_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\Count_Out_i_reg[32]_0 [11:8]),
        .O(p_1_in[12:9]),
        .S({p_0_out_carry__1_i_1__1_n_0,p_0_out_carry__1_i_2__1_n_0,p_0_out_carry__1_i_3__1_n_0,p_0_out_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [11]),
        .I1(\Count_Out_i_reg[32]_0 [12]),
        .O(p_0_out_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [10]),
        .I1(\Count_Out_i_reg[32]_0 [11]),
        .O(p_0_out_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [9]),
        .I1(\Count_Out_i_reg[32]_0 [10]),
        .O(p_0_out_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [8]),
        .I1(\Count_Out_i_reg[32]_0 [9]),
        .O(p_0_out_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CO({p_0_out_carry__2_n_0,p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\Count_Out_i_reg[32]_0 [15:12]),
        .O(p_1_in[16:13]),
        .S({p_0_out_carry__2_i_1__1_n_0,p_0_out_carry__2_i_2__1_n_0,p_0_out_carry__2_i_3__1_n_0,p_0_out_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [15]),
        .I1(\Count_Out_i_reg[32]_0 [16]),
        .O(p_0_out_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [14]),
        .I1(\Count_Out_i_reg[32]_0 [15]),
        .O(p_0_out_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [13]),
        .I1(\Count_Out_i_reg[32]_0 [14]),
        .O(p_0_out_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [12]),
        .I1(\Count_Out_i_reg[32]_0 [13]),
        .O(p_0_out_carry__2_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__3
       (.CI(p_0_out_carry__2_n_0),
        .CO({p_0_out_carry__3_n_0,p_0_out_carry__3_n_1,p_0_out_carry__3_n_2,p_0_out_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\Count_Out_i_reg[32]_0 [19:16]),
        .O(p_1_in[20:17]),
        .S({p_0_out_carry__3_i_1__1_n_0,p_0_out_carry__3_i_2__1_n_0,p_0_out_carry__3_i_3__1_n_0,p_0_out_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [19]),
        .I1(\Count_Out_i_reg[32]_0 [20]),
        .O(p_0_out_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [18]),
        .I1(\Count_Out_i_reg[32]_0 [19]),
        .O(p_0_out_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [17]),
        .I1(\Count_Out_i_reg[32]_0 [18]),
        .O(p_0_out_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [16]),
        .I1(\Count_Out_i_reg[32]_0 [17]),
        .O(p_0_out_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__4
       (.CI(p_0_out_carry__3_n_0),
        .CO({p_0_out_carry__4_n_0,p_0_out_carry__4_n_1,p_0_out_carry__4_n_2,p_0_out_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\Count_Out_i_reg[32]_0 [23:20]),
        .O(p_1_in[24:21]),
        .S({p_0_out_carry__4_i_1__1_n_0,p_0_out_carry__4_i_2__1_n_0,p_0_out_carry__4_i_3__1_n_0,p_0_out_carry__4_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [23]),
        .I1(\Count_Out_i_reg[32]_0 [24]),
        .O(p_0_out_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [22]),
        .I1(\Count_Out_i_reg[32]_0 [23]),
        .O(p_0_out_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [21]),
        .I1(\Count_Out_i_reg[32]_0 [22]),
        .O(p_0_out_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [20]),
        .I1(\Count_Out_i_reg[32]_0 [21]),
        .O(p_0_out_carry__4_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__5
       (.CI(p_0_out_carry__4_n_0),
        .CO({p_0_out_carry__5_n_0,p_0_out_carry__5_n_1,p_0_out_carry__5_n_2,p_0_out_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\Count_Out_i_reg[32]_0 [27:24]),
        .O(p_1_in[28:25]),
        .S({p_0_out_carry__5_i_1__1_n_0,p_0_out_carry__5_i_2__1_n_0,p_0_out_carry__5_i_3__1_n_0,p_0_out_carry__5_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [27]),
        .I1(\Count_Out_i_reg[32]_0 [28]),
        .O(p_0_out_carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [26]),
        .I1(\Count_Out_i_reg[32]_0 [27]),
        .O(p_0_out_carry__5_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [25]),
        .I1(\Count_Out_i_reg[32]_0 [26]),
        .O(p_0_out_carry__5_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [24]),
        .I1(\Count_Out_i_reg[32]_0 [25]),
        .O(p_0_out_carry__5_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__6
       (.CI(p_0_out_carry__5_n_0),
        .CO({NLW_p_0_out_carry__6_CO_UNCONNECTED[3],p_0_out_carry__6_n_1,p_0_out_carry__6_n_2,p_0_out_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\Count_Out_i_reg[32]_0 [30:28]}),
        .O(p_1_in[32:29]),
        .S({p_0_out_carry__6_i_1__1_n_0,p_0_out_carry__6_i_2__1_n_0,p_0_out_carry__6_i_3__1_n_0,p_0_out_carry__6_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [31]),
        .I1(\Count_Out_i_reg[32]_0 [32]),
        .O(p_0_out_carry__6_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [30]),
        .I1(\Count_Out_i_reg[32]_0 [31]),
        .O(p_0_out_carry__6_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [29]),
        .I1(\Count_Out_i_reg[32]_0 [30]),
        .O(p_0_out_carry__6_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [28]),
        .I1(\Count_Out_i_reg[32]_0 [29]),
        .O(p_0_out_carry__6_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(\Count_Out_i_reg[32]_0 [1]),
        .O(p_0_out_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(\Count_Out_i_reg[32]_0 [3]),
        .I1(\Count_Out_i_reg[32]_0 [4]),
        .O(p_0_out_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(\Count_Out_i_reg[32]_0 [2]),
        .I1(\Count_Out_i_reg[32]_0 [3]),
        .O(p_0_out_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(\Count_Out_i_reg[32]_0 [1]),
        .I1(\Count_Out_i_reg[32]_0 [2]),
        .O(p_0_out_carry_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_counter_ovf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46
   (Q,
    SR,
    \Count_Out_i_reg[0]_0 ,
    core_aclk);
  output [32:0]Q;
  input [0:0]SR;
  input [0:0]\Count_Out_i_reg[0]_0 ;
  input core_aclk;

  wire [0:0]\Count_Out_i_reg[0]_0 ;
  wire [32:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire p_0_out_carry__0_i_1__0_n_0;
  wire p_0_out_carry__0_i_2__0_n_0;
  wire p_0_out_carry__0_i_3__0_n_0;
  wire p_0_out_carry__0_i_4__0_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__1_i_1__0_n_0;
  wire p_0_out_carry__1_i_2__0_n_0;
  wire p_0_out_carry__1_i_3__0_n_0;
  wire p_0_out_carry__1_i_4__0_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__2_i_1__0_n_0;
  wire p_0_out_carry__2_i_2__0_n_0;
  wire p_0_out_carry__2_i_3__0_n_0;
  wire p_0_out_carry__2_i_4__0_n_0;
  wire p_0_out_carry__2_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__3_i_1__0_n_0;
  wire p_0_out_carry__3_i_2__0_n_0;
  wire p_0_out_carry__3_i_3__0_n_0;
  wire p_0_out_carry__3_i_4__0_n_0;
  wire p_0_out_carry__3_n_0;
  wire p_0_out_carry__3_n_1;
  wire p_0_out_carry__3_n_2;
  wire p_0_out_carry__3_n_3;
  wire p_0_out_carry__4_i_1__0_n_0;
  wire p_0_out_carry__4_i_2__0_n_0;
  wire p_0_out_carry__4_i_3__0_n_0;
  wire p_0_out_carry__4_i_4__0_n_0;
  wire p_0_out_carry__4_n_0;
  wire p_0_out_carry__4_n_1;
  wire p_0_out_carry__4_n_2;
  wire p_0_out_carry__4_n_3;
  wire p_0_out_carry__5_i_1__0_n_0;
  wire p_0_out_carry__5_i_2__0_n_0;
  wire p_0_out_carry__5_i_3__0_n_0;
  wire p_0_out_carry__5_i_4__0_n_0;
  wire p_0_out_carry__5_n_0;
  wire p_0_out_carry__5_n_1;
  wire p_0_out_carry__5_n_2;
  wire p_0_out_carry__5_n_3;
  wire p_0_out_carry__6_i_1__0_n_0;
  wire p_0_out_carry__6_i_2__0_n_0;
  wire p_0_out_carry__6_i_3__0_n_0;
  wire p_0_out_carry__6_i_4__0_n_0;
  wire p_0_out_carry__6_n_1;
  wire p_0_out_carry__6_n_2;
  wire p_0_out_carry__6_n_3;
  wire p_0_out_carry_i_1__0_n_0;
  wire p_0_out_carry_i_2__0_n_0;
  wire p_0_out_carry_i_3__0_n_0;
  wire p_0_out_carry_i_4__0_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire [32:0]p_1_in;
  wire [3:3]NLW_p_0_out_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_1_in[0]));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i_reg[0]_0 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({Q[3:1],p_0_out_carry_i_1__0_n_0}),
        .O(p_1_in[4:1]),
        .S({p_0_out_carry_i_2__0_n_0,p_0_out_carry_i_3__0_n_0,p_0_out_carry_i_4__0_n_0,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(p_1_in[8:5]),
        .S({p_0_out_carry__0_i_1__0_n_0,p_0_out_carry__0_i_2__0_n_0,p_0_out_carry__0_i_3__0_n_0,p_0_out_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(p_1_in[12:9]),
        .S({p_0_out_carry__1_i_1__0_n_0,p_0_out_carry__1_i_2__0_n_0,p_0_out_carry__1_i_3__0_n_0,p_0_out_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CO({p_0_out_carry__2_n_0,p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(p_1_in[16:13]),
        .S({p_0_out_carry__2_i_1__0_n_0,p_0_out_carry__2_i_2__0_n_0,p_0_out_carry__2_i_3__0_n_0,p_0_out_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1__0
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3__0
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__3
       (.CI(p_0_out_carry__2_n_0),
        .CO({p_0_out_carry__3_n_0,p_0_out_carry__3_n_1,p_0_out_carry__3_n_2,p_0_out_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(p_1_in[20:17]),
        .S({p_0_out_carry__3_i_1__0_n_0,p_0_out_carry__3_i_2__0_n_0,p_0_out_carry__3_i_3__0_n_0,p_0_out_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_1__0
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_2__0
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_3__0
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_4__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__4
       (.CI(p_0_out_carry__3_n_0),
        .CO({p_0_out_carry__4_n_0,p_0_out_carry__4_n_1,p_0_out_carry__4_n_2,p_0_out_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(p_1_in[24:21]),
        .S({p_0_out_carry__4_i_1__0_n_0,p_0_out_carry__4_i_2__0_n_0,p_0_out_carry__4_i_3__0_n_0,p_0_out_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_1__0
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_2__0
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_3__0
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_4__0
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__5
       (.CI(p_0_out_carry__4_n_0),
        .CO({p_0_out_carry__5_n_0,p_0_out_carry__5_n_1,p_0_out_carry__5_n_2,p_0_out_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(p_1_in[28:25]),
        .S({p_0_out_carry__5_i_1__0_n_0,p_0_out_carry__5_i_2__0_n_0,p_0_out_carry__5_i_3__0_n_0,p_0_out_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_1__0
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_2__0
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_3__0
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_4__0
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__6
       (.CI(p_0_out_carry__5_n_0),
        .CO({NLW_p_0_out_carry__6_CO_UNCONNECTED[3],p_0_out_carry__6_n_1,p_0_out_carry__6_n_2,p_0_out_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(p_1_in[32:29]),
        .S({p_0_out_carry__6_i_1__0_n_0,p_0_out_carry__6_i_2__0_n_0,p_0_out_carry__6_i_3__0_n_0,p_0_out_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_1__0
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_2__0
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_3__0
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_4__0
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_counter_ovf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48
   (Q,
    SR,
    rst_int_n,
    Data_valid_reg2,
    Metrics_Cnt_En_Int,
    Wr_Lat_Start,
    Data_valid_reg1,
    core_aclk);
  output [32:0]Q;
  output [0:0]SR;
  input rst_int_n;
  input Data_valid_reg2;
  input Metrics_Cnt_En_Int;
  input Wr_Lat_Start;
  input Data_valid_reg1;
  input core_aclk;

  wire \Count_Out_i[32]_i_1_n_0 ;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire Metrics_Cnt_En_Int;
  wire [32:0]Q;
  wire [0:0]SR;
  wire Wr_Lat_Start;
  wire core_aclk;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__1_i_1_n_0;
  wire p_0_out_carry__1_i_2_n_0;
  wire p_0_out_carry__1_i_3_n_0;
  wire p_0_out_carry__1_i_4_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__2_i_1_n_0;
  wire p_0_out_carry__2_i_2_n_0;
  wire p_0_out_carry__2_i_3_n_0;
  wire p_0_out_carry__2_i_4_n_0;
  wire p_0_out_carry__2_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__3_i_1_n_0;
  wire p_0_out_carry__3_i_2_n_0;
  wire p_0_out_carry__3_i_3_n_0;
  wire p_0_out_carry__3_i_4_n_0;
  wire p_0_out_carry__3_n_0;
  wire p_0_out_carry__3_n_1;
  wire p_0_out_carry__3_n_2;
  wire p_0_out_carry__3_n_3;
  wire p_0_out_carry__4_i_1_n_0;
  wire p_0_out_carry__4_i_2_n_0;
  wire p_0_out_carry__4_i_3_n_0;
  wire p_0_out_carry__4_i_4_n_0;
  wire p_0_out_carry__4_n_0;
  wire p_0_out_carry__4_n_1;
  wire p_0_out_carry__4_n_2;
  wire p_0_out_carry__4_n_3;
  wire p_0_out_carry__5_i_1_n_0;
  wire p_0_out_carry__5_i_2_n_0;
  wire p_0_out_carry__5_i_3_n_0;
  wire p_0_out_carry__5_i_4_n_0;
  wire p_0_out_carry__5_n_0;
  wire p_0_out_carry__5_n_1;
  wire p_0_out_carry__5_n_2;
  wire p_0_out_carry__5_n_3;
  wire p_0_out_carry__6_i_1_n_0;
  wire p_0_out_carry__6_i_2_n_0;
  wire p_0_out_carry__6_i_3_n_0;
  wire p_0_out_carry__6_i_4_n_0;
  wire p_0_out_carry__6_n_1;
  wire p_0_out_carry__6_n_2;
  wire p_0_out_carry__6_n_3;
  wire p_0_out_carry_i_1_n_0;
  wire p_0_out_carry_i_2_n_0;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire [32:0]p_1_in;
  wire rst_int_n;
  wire [3:3]NLW_p_0_out_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1 
       (.I0(Q[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hC808)) 
    \Count_Out_i[32]_i_1 
       (.I0(Data_valid_reg2),
        .I1(Metrics_Cnt_En_Int),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg1),
        .O(\Count_Out_i[32]_i_1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    empty_i_1__9
       (.I0(rst_int_n),
        .O(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({Q[3:1],p_0_out_carry_i_1_n_0}),
        .O(p_1_in[4:1]),
        .S({p_0_out_carry_i_2_n_0,p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(p_1_in[8:5]),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(p_1_in[12:9]),
        .S({p_0_out_carry__1_i_1_n_0,p_0_out_carry__1_i_2_n_0,p_0_out_carry__1_i_3_n_0,p_0_out_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CO({p_0_out_carry__2_n_0,p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(p_1_in[16:13]),
        .S({p_0_out_carry__2_i_1_n_0,p_0_out_carry__2_i_2_n_0,p_0_out_carry__2_i_3_n_0,p_0_out_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__3
       (.CI(p_0_out_carry__2_n_0),
        .CO({p_0_out_carry__3_n_0,p_0_out_carry__3_n_1,p_0_out_carry__3_n_2,p_0_out_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(p_1_in[20:17]),
        .S({p_0_out_carry__3_i_1_n_0,p_0_out_carry__3_i_2_n_0,p_0_out_carry__3_i_3_n_0,p_0_out_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_1
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_2
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_3
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__3_i_4
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__4
       (.CI(p_0_out_carry__3_n_0),
        .CO({p_0_out_carry__4_n_0,p_0_out_carry__4_n_1,p_0_out_carry__4_n_2,p_0_out_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(p_1_in[24:21]),
        .S({p_0_out_carry__4_i_1_n_0,p_0_out_carry__4_i_2_n_0,p_0_out_carry__4_i_3_n_0,p_0_out_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_1
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_3
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__4_i_4
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__5
       (.CI(p_0_out_carry__4_n_0),
        .CO({p_0_out_carry__5_n_0,p_0_out_carry__5_n_1,p_0_out_carry__5_n_2,p_0_out_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(p_1_in[28:25]),
        .S({p_0_out_carry__5_i_1_n_0,p_0_out_carry__5_i_2_n_0,p_0_out_carry__5_i_3_n_0,p_0_out_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_1
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_2
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_3
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__5_i_4
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__6
       (.CI(p_0_out_carry__5_n_0),
        .CO({NLW_p_0_out_carry__6_CO_UNCONNECTED[3],p_0_out_carry__6_n_1,p_0_out_carry__6_n_2,p_0_out_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(p_1_in[32:29]),
        .S({p_0_out_carry__6_i_1_n_0,p_0_out_carry__6_i_2_n_0,p_0_out_carry__6_i_3_n_0,p_0_out_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_1
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_2
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_3
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__6_i_4
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset
   (out,
    core_aclk,
    capture_event);
  output out;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_dff_async_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0
   (out,
    core_aclk,
    reset_event);
  output out;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_dff_async_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1
   (out,
    q_reg_0,
    core_aclk,
    capture_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_dff_async_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2
   (out,
    q_reg_0,
    core_aclk,
    reset_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(reset_event),
        .Q(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc
   (rst_int_n,
    External_Event_Cnt_En,
    Ext_Event_going_on,
    Metrics_Cnt_Reset,
    core_aresetn,
    core_aclk,
    Ext_Event_d1_reg_0,
    Ext_Event_Valid_d1_reg_0,
    Ext_Event_going_on_reg_0,
    Metrics_Cnt_En);
  output rst_int_n;
  output [0:0]External_Event_Cnt_En;
  output Ext_Event_going_on;
  input Metrics_Cnt_Reset;
  input core_aresetn;
  input core_aclk;
  input Ext_Event_d1_reg_0;
  input Ext_Event_Valid_d1_reg_0;
  input Ext_Event_going_on_reg_0;
  input Metrics_Cnt_En;

  wire Ext_Event_Valid_d1;
  wire Ext_Event_Valid_d1_reg_0;
  wire Ext_Event_d1;
  wire Ext_Event_d1_reg_0;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg_0;
  wire [0:0]External_Event_Cnt_En;
  wire External_Event_Cnt_En_i_1__0_n_0;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_Reset;
  wire core_aclk;
  wire core_aresetn;
  wire rst_int_n;

  FDRE Ext_Event_Valid_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_Valid_d1_reg_0),
        .Q(Ext_Event_Valid_d1),
        .R(1'b0));
  FDRE Ext_Event_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_d1_reg_0),
        .Q(Ext_Event_d1),
        .R(1'b0));
  FDRE Ext_Event_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_going_on_reg_0),
        .Q(Ext_Event_going_on),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    External_Event_Cnt_En_i_1__0
       (.I0(Metrics_Cnt_En),
        .I1(Ext_Event_d1),
        .I2(Ext_Event_going_on),
        .I3(Ext_Event_Valid_d1),
        .I4(rst_int_n),
        .O(External_Event_Cnt_En_i_1__0_n_0));
  FDRE External_Event_Cnt_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(External_Event_Cnt_En_i_1__0_n_0),
        .Q(External_Event_Cnt_En),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(core_aresetn),
        .Q(rst_int_n),
        .R(Metrics_Cnt_Reset));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_ext_calc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_ext_calc__xdcDup__1
   (rst_int_n,
    Ext_Event_going_on,
    External_Event_Cnt_En,
    Metrics_Cnt_Reset,
    core_aresetn,
    core_aclk,
    Ext_Event_d1_reg_0,
    Ext_Event_Valid_d1_reg_0,
    Ext_Event_going_on_reg_0,
    Metrics_Cnt_En);
  output rst_int_n;
  output Ext_Event_going_on;
  output [0:0]External_Event_Cnt_En;
  input Metrics_Cnt_Reset;
  input core_aresetn;
  input core_aclk;
  input Ext_Event_d1_reg_0;
  input Ext_Event_Valid_d1_reg_0;
  input Ext_Event_going_on_reg_0;
  input Metrics_Cnt_En;

  wire Ext_Event_Valid_d1;
  wire Ext_Event_Valid_d1_reg_0;
  wire Ext_Event_d1;
  wire Ext_Event_d1_reg_0;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg_0;
  wire [0:0]External_Event_Cnt_En;
  wire External_Event_Cnt_En_i_1_n_0;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_Reset;
  wire core_aclk;
  wire core_aresetn;
  wire rst_int_n;

  FDRE Ext_Event_Valid_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_Valid_d1_reg_0),
        .Q(Ext_Event_Valid_d1),
        .R(1'b0));
  FDRE Ext_Event_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_d1_reg_0),
        .Q(Ext_Event_d1),
        .R(1'b0));
  FDRE Ext_Event_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_going_on_reg_0),
        .Q(Ext_Event_going_on),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    External_Event_Cnt_En_i_1
       (.I0(Metrics_Cnt_En),
        .I1(Ext_Event_d1),
        .I2(Ext_Event_going_on),
        .I3(Ext_Event_Valid_d1),
        .I4(rst_int_n),
        .O(External_Event_Cnt_En_i_1_n_0));
  FDRE External_Event_Cnt_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(External_Event_Cnt_En_i_1_n_0),
        .Q(External_Event_Cnt_En),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(core_aresetn),
        .Q(rst_int_n),
        .R(Metrics_Cnt_Reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_glbl_clk_cnt
   (Carry_Out,
    D,
    SR,
    core_aclk,
    \Count_Out_i_reg[0] ,
    Global_Clk_Cnt_Reset_sync,
    Global_Clk_Cnt_En_sync,
    core_aresetn);
  output Carry_Out;
  output [31:0]D;
  input [0:0]SR;
  input core_aclk;
  input \Count_Out_i_reg[0] ;
  input Global_Clk_Cnt_Reset_sync;
  input Global_Clk_Cnt_En_sync;
  input core_aresetn;

  wire Carry_Out;
  wire \Count_Out_i_reg[0] ;
  wire [31:0]D;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_Reset_sync;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_22 counter_inst
       (.Carry_Out(Carry_Out),
        .\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .D(D),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_interrupt_module
   (interrupt,
    Intr_Reg_ISR,
    Q,
    SR,
    s_axi_aclk,
    Acc_OF,
    s_axi_aresetn,
    Intr_Reg_ISR_Wr_En,
    s_axi_wdata,
    \GEN_ISR_REG[3].ISR_reg[3]_0 ,
    Carry_Out,
    Sample_Interval_Cnt_Lapse,
    \GEN_ISR_REG[4].ISR_reg[4]_0 ,
    E,
    Global_Intr_En);
  output interrupt;
  output [4:0]Intr_Reg_ISR;
  output [11:0]Q;
  input [0:0]SR;
  input s_axi_aclk;
  input Acc_OF;
  input s_axi_aresetn;
  input Intr_Reg_ISR_Wr_En;
  input [11:0]s_axi_wdata;
  input \GEN_ISR_REG[3].ISR_reg[3]_0 ;
  input Carry_Out;
  input Sample_Interval_Cnt_Lapse;
  input \GEN_ISR_REG[4].ISR_reg[4]_0 ;
  input [0:0]E;
  input Global_Intr_En;

  wire Acc_OF;
  wire Carry_Out;
  wire [0:0]E;
  wire \GEN_ISR_REG[0].ISR[0]_i_1_n_0 ;
  wire \GEN_ISR_REG[1].ISR[1]_i_1_n_0 ;
  wire \GEN_ISR_REG[3].ISR[3]_i_1_n_0 ;
  wire \GEN_ISR_REG[3].ISR_reg[3]_0 ;
  wire \GEN_ISR_REG[4].ISR[4]_i_1_n_0 ;
  wire \GEN_ISR_REG[4].ISR_reg[4]_0 ;
  wire \GEN_ISR_REG[5].ISR[5]_i_1_n_0 ;
  wire Global_Intr_En;
  wire Interrupt0;
  wire Interrupt_i_2_n_0;
  wire [4:0]Intr_Reg_ISR;
  wire Intr_Reg_ISR_Wr_En;
  wire [11:0]Q;
  wire [0:0]SR;
  wire Sample_Interval_Cnt_Lapse;
  wire interrupt;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [11:0]s_axi_wdata;

  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[0].ISR[0]_i_1 
       (.I0(Intr_Reg_ISR[0]),
        .I1(Carry_Out),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[0]),
        .O(\GEN_ISR_REG[0].ISR[0]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[0].ISR_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[0].ISR[0]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[1].ISR[1]_i_1 
       (.I0(Intr_Reg_ISR[1]),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[1]),
        .O(\GEN_ISR_REG[1].ISR[1]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[1].ISR_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[1].ISR[1]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[3].ISR[3]_i_1 
       (.I0(Intr_Reg_ISR[2]),
        .I1(\GEN_ISR_REG[3].ISR_reg[3]_0 ),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[2]),
        .O(\GEN_ISR_REG[3].ISR[3]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[3].ISR_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[3].ISR[3]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[4].ISR[4]_i_1 
       (.I0(Intr_Reg_ISR[3]),
        .I1(\GEN_ISR_REG[4].ISR_reg[4]_0 ),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[3]),
        .O(\GEN_ISR_REG[4].ISR[4]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[4].ISR_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[4].ISR[4]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \GEN_ISR_REG[5].ISR[5]_i_1 
       (.I0(Intr_Reg_ISR[4]),
        .I1(Acc_OF),
        .I2(s_axi_aresetn),
        .I3(Intr_Reg_ISR_Wr_En),
        .I4(s_axi_wdata[4]),
        .O(\GEN_ISR_REG[5].ISR[5]_i_1_n_0 ));
  FDRE \GEN_ISR_REG[5].ISR_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ISR_REG[5].ISR[5]_i_1_n_0 ),
        .Q(Intr_Reg_ISR[4]),
        .R(1'b0));
  FDRE \IER_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \IER_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \IER_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \IER_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \IER_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \IER_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \IER_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \IER_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \IER_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \IER_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \IER_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \IER_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF88800000000)) 
    Interrupt_i_1
       (.I0(Intr_Reg_ISR[4]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Intr_Reg_ISR[0]),
        .I4(Interrupt_i_2_n_0),
        .I5(Global_Intr_En),
        .O(Interrupt0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    Interrupt_i_2
       (.I0(Q[1]),
        .I1(Intr_Reg_ISR[1]),
        .I2(Intr_Reg_ISR[3]),
        .I3(Q[3]),
        .I4(Intr_Reg_ISR[2]),
        .I5(Q[2]),
        .O(Interrupt_i_2_n_0));
  FDRE Interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interrupt0),
        .Q(interrupt),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc
   (F1_Rd_Data,
    F2_Rd_Data,
    FBC_Rd_Data,
    FSWI_Rd_Data,
    Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    FBC_Rd_Vld,
    E,
    S0_Read_Byte_Cnt_En,
    rid_match_reg,
    F34_Rd_Vld_reg__0,
    F12_Rd_Vld,
    wid_match_reg,
    Read_Latency_En,
    Write_Latency_En_Int_reg_0,
    FSWI_Rd_Vld,
    Mst_Rd_Idle_Cnt_En,
    Num_BValids_En,
    Num_RLasts_En,
    Wr_Add_Issue_reg_0,
    Beat_fifo_Wr_en,
    ARID_reg,
    Rd_Add_Issue_reg_0,
    S0_S_Null_Byte_Cnt,
    Ext_Trig_Metric_en,
    update_max_Wr_Lat,
    update_min_Wr_Lat,
    No_Rd_Ready_reg_0,
    \Count_Out_i_reg[32] ,
    FBC_Rd_Vld_reg_0,
    Q,
    FBC_Rd_Vld_reg_1,
    FBC_Rd_Vld_reg_2,
    FBC_Rd_Vld_reg_3,
    FBC_Rd_Vld_reg_4,
    FBC_Rd_Vld_reg_5,
    FBC_Rd_Vld_reg_6,
    FBC_Rd_Vld_reg_7,
    FBC_Rd_Vld_reg_8,
    FBC_Rd_Vld_reg_9,
    FBC_Rd_Vld_reg_10,
    FBC_Rd_Vld_reg_11,
    FBC_Rd_Vld_reg_12,
    FBC_Rd_Vld_reg_13,
    FBC_Rd_Vld_reg_14,
    FBC_Rd_Vld_reg_15,
    FBC_Rd_Vld_reg_16,
    FSWI_Rd_Vld_reg_0,
    \dout_reg[31] ,
    \rptr_reg[4] ,
    \wptr_reg[4] ,
    \wptr_reg[4]_0 ,
    \wptr_reg[4]_1 ,
    Write_iss_going_on_reg_0,
    \wptr_reg[4]_2 ,
    \rptr_reg[4]_0 ,
    Rd_Latency_Fifo_Wr_En_reg_0,
    Ext_Trig_Metric_en_reg_0,
    Ext_Trig_Metric_en_reg_1,
    Beat_fifo_Wr_en_reg_0,
    Ext_Trig_Metric_en_reg_2,
    \wptr_reg[4]_3 ,
    \wptr_reg[4]_4 ,
    \wptr_reg[4]_5 ,
    \wptr_reg[4]_6 ,
    \wptr_reg[4]_7 ,
    \wptr_reg[4]_8 ,
    \wptr_reg[4]_9 ,
    slot_0_axi_arready_0,
    p_54_in,
    F1_Wr_Data_2,
    \rptr_reg[4]_1 ,
    \rptr_reg[4]_2 ,
    \rptr_reg[4]_3 ,
    \rptr_reg[4]_4 ,
    \rptr_reg[4]_5 ,
    \rptr_reg[4]_6 ,
    \rptr_reg[4]_7 ,
    \rptr_reg[4]_8 ,
    \rptr_reg[4]_9 ,
    FWL_Rd_Vld_reg_0,
    FWL_Rd_Vld_reg_1,
    FWL_Rd_Vld_reg_2,
    \dout_reg[32] ,
    \dout_reg[32]_0 ,
    \dout_reg[32]_1 ,
    \dout_reg[17] ,
    \dout_reg[17]_0 ,
    \dout_reg[17]_1 ,
    \dout_reg[18] ,
    \dout_reg[18]_0 ,
    \dout_reg[18]_1 ,
    \dout_reg[19] ,
    \dout_reg[19]_0 ,
    \dout_reg[19]_1 ,
    \dout_reg[20] ,
    \dout_reg[20]_0 ,
    \dout_reg[20]_1 ,
    \dout_reg[21] ,
    \dout_reg[21]_0 ,
    \dout_reg[21]_1 ,
    \dout_reg[22] ,
    \dout_reg[22]_0 ,
    \dout_reg[22]_1 ,
    \dout_reg[23] ,
    \dout_reg[23]_0 ,
    \dout_reg[23]_1 ,
    \dout_reg[24] ,
    \dout_reg[24]_0 ,
    \dout_reg[24]_1 ,
    \dout_reg[25] ,
    \dout_reg[25]_0 ,
    \dout_reg[25]_1 ,
    \dout_reg[26] ,
    \dout_reg[26]_0 ,
    \dout_reg[26]_1 ,
    \dout_reg[27] ,
    \dout_reg[27]_0 ,
    \dout_reg[27]_1 ,
    \dout_reg[28] ,
    \dout_reg[28]_0 ,
    \dout_reg[28]_1 ,
    \dout_reg[29] ,
    \dout_reg[29]_0 ,
    \dout_reg[29]_1 ,
    \dout_reg[30] ,
    \dout_reg[30]_0 ,
    \dout_reg[30]_1 ,
    \dout_reg[31]_0 ,
    \dout_reg[31]_1 ,
    \dout_reg[31]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    S0_Read_Latency,
    \Write_Latency_Int_reg[31]_0 ,
    \Max_Write_Latency_Int_reg[31]_0 ,
    \Min_Write_Latency_Int_reg[31]_0 ,
    \Max_Read_Latency_Int_reg[31]_0 ,
    \Min_Read_Latency_Int_reg[31]_0 ,
    \Beat_fifo_Wr_data_reg[63]_0 ,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ,
    S0_Write_Byte_Cnt,
    Write_Beat_Cnt_En,
    O291,
    O292,
    core_aclk,
    dout0_8,
    dout0_9,
    dout0_10,
    dout0_11,
    dout0_12,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Metrics_Cnt_En_Int,
    id_matched_return01_out,
    Mst_Rd_Idle_Cnt_En0,
    Num_BValids_En0,
    Num_RLasts_En0,
    id_matched_return07_out,
    slot_0_axi_arid,
    Rd_Add_Issue6_out,
    wr_latency_start,
    Metrics_Cnt_Reset,
    core_aresetn,
    wid_match_reg_reg_0,
    update_max_Wr_Lat_reg_0,
    update_min_Wr_Lat_reg_0,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    Rd_Lat_Start,
    slot_0_axi_wvalid,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    \wptr_reg[0] ,
    empty2__0,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1 ,
    slot_0_axi_rready,
    slot_0_axi_rvalid,
    slot_0_axi_rlast,
    Rd_Latency_Fifo_Rd_En2,
    En_Id_Based,
    Rd_Lat_End,
    Read_Beat_Cnt_En1,
    Wr_Lat_Start,
    Wr_Lat_End,
    slot_0_axi_wready,
    slot_0_axi_wlast,
    \GEN_MUX_N_CNT.Add_in_Valid_i_6 ,
    FWL_Rd_Vld,
    FWL_Rd_Data,
    \GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_8 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_8_0 ,
    FBC_Rd_Vld_0,
    \GEN_MUX_N_CNT.Add_in[0]_i_8__0 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_8__1 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6_0 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ,
    \dout_reg[7] ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    \dout_reg[32]_4 ,
    \Count_Out_i_reg[0] ,
    \dout_reg[63] ,
    \dout_reg[31]_3 ,
    slot_0_axi_wstrb,
    \s_level_out_bus_d1_cdc_to_reg[1] );
  output F1_Rd_Data;
  output F2_Rd_Data;
  output FBC_Rd_Data;
  output FSWI_Rd_Data;
  output [0:0]Wtrans_Cnt_En;
  output [0:0]Rtrans_Cnt_En;
  output FBC_Rd_Vld;
  output [0:0]E;
  output S0_Read_Byte_Cnt_En;
  output rid_match_reg;
  output F34_Rd_Vld_reg__0;
  output F12_Rd_Vld;
  output wid_match_reg;
  output [0:0]Read_Latency_En;
  output [0:0]Write_Latency_En_Int_reg_0;
  output FSWI_Rd_Vld;
  output [0:0]Mst_Rd_Idle_Cnt_En;
  output [0:0]Num_BValids_En;
  output [0:0]Num_RLasts_En;
  output Wr_Add_Issue_reg_0;
  output Beat_fifo_Wr_en;
  output ARID_reg;
  output Rd_Add_Issue_reg_0;
  output [0:0]S0_S_Null_Byte_Cnt;
  output Ext_Trig_Metric_en;
  output update_max_Wr_Lat;
  output update_min_Wr_Lat;
  output No_Rd_Ready_reg_0;
  output [32:0]\Count_Out_i_reg[32] ;
  output FBC_Rd_Vld_reg_0;
  output [31:0]Q;
  output FBC_Rd_Vld_reg_1;
  output FBC_Rd_Vld_reg_2;
  output FBC_Rd_Vld_reg_3;
  output FBC_Rd_Vld_reg_4;
  output FBC_Rd_Vld_reg_5;
  output FBC_Rd_Vld_reg_6;
  output FBC_Rd_Vld_reg_7;
  output FBC_Rd_Vld_reg_8;
  output FBC_Rd_Vld_reg_9;
  output FBC_Rd_Vld_reg_10;
  output FBC_Rd_Vld_reg_11;
  output FBC_Rd_Vld_reg_12;
  output FBC_Rd_Vld_reg_13;
  output FBC_Rd_Vld_reg_14;
  output FBC_Rd_Vld_reg_15;
  output FBC_Rd_Vld_reg_16;
  output FSWI_Rd_Vld_reg_0;
  output [30:0]\dout_reg[31] ;
  output [4:0]\rptr_reg[4] ;
  output [4:0]\wptr_reg[4] ;
  output [4:0]\wptr_reg[4]_0 ;
  output [4:0]\wptr_reg[4]_1 ;
  output [0:0]Write_iss_going_on_reg_0;
  output [4:0]\wptr_reg[4]_2 ;
  output [4:0]\rptr_reg[4]_0 ;
  output [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  output [0:0]Ext_Trig_Metric_en_reg_0;
  output [0:0]Ext_Trig_Metric_en_reg_1;
  output [0:0]Beat_fifo_Wr_en_reg_0;
  output [0:0]Ext_Trig_Metric_en_reg_2;
  output [4:0]\wptr_reg[4]_3 ;
  output [4:0]\wptr_reg[4]_4 ;
  output [4:0]\wptr_reg[4]_5 ;
  output [4:0]\wptr_reg[4]_6 ;
  output [4:0]\wptr_reg[4]_7 ;
  output [4:0]\wptr_reg[4]_8 ;
  output [4:0]\wptr_reg[4]_9 ;
  output [0:0]slot_0_axi_arready_0;
  output p_54_in;
  output F1_Wr_Data_2;
  output [4:0]\rptr_reg[4]_1 ;
  output [4:0]\rptr_reg[4]_2 ;
  output [4:0]\rptr_reg[4]_3 ;
  output [4:0]\rptr_reg[4]_4 ;
  output [4:0]\rptr_reg[4]_5 ;
  output [4:0]\rptr_reg[4]_6 ;
  output [4:0]\rptr_reg[4]_7 ;
  output [4:0]\rptr_reg[4]_8 ;
  output [4:0]\rptr_reg[4]_9 ;
  output FWL_Rd_Vld_reg_0;
  output FWL_Rd_Vld_reg_1;
  output FWL_Rd_Vld_reg_2;
  output \dout_reg[32] ;
  output \dout_reg[32]_0 ;
  output \dout_reg[32]_1 ;
  output \dout_reg[17] ;
  output \dout_reg[17]_0 ;
  output \dout_reg[17]_1 ;
  output \dout_reg[18] ;
  output \dout_reg[18]_0 ;
  output \dout_reg[18]_1 ;
  output \dout_reg[19] ;
  output \dout_reg[19]_0 ;
  output \dout_reg[19]_1 ;
  output \dout_reg[20] ;
  output \dout_reg[20]_0 ;
  output \dout_reg[20]_1 ;
  output \dout_reg[21] ;
  output \dout_reg[21]_0 ;
  output \dout_reg[21]_1 ;
  output \dout_reg[22] ;
  output \dout_reg[22]_0 ;
  output \dout_reg[22]_1 ;
  output \dout_reg[23] ;
  output \dout_reg[23]_0 ;
  output \dout_reg[23]_1 ;
  output \dout_reg[24] ;
  output \dout_reg[24]_0 ;
  output \dout_reg[24]_1 ;
  output \dout_reg[25] ;
  output \dout_reg[25]_0 ;
  output \dout_reg[25]_1 ;
  output \dout_reg[26] ;
  output \dout_reg[26]_0 ;
  output \dout_reg[26]_1 ;
  output \dout_reg[27] ;
  output \dout_reg[27]_0 ;
  output \dout_reg[27]_1 ;
  output \dout_reg[28] ;
  output \dout_reg[28]_0 ;
  output \dout_reg[28]_1 ;
  output \dout_reg[29] ;
  output \dout_reg[29]_0 ;
  output \dout_reg[29]_1 ;
  output \dout_reg[30] ;
  output \dout_reg[30]_0 ;
  output \dout_reg[30]_1 ;
  output \dout_reg[31]_0 ;
  output \dout_reg[31]_1 ;
  output \dout_reg[31]_2 ;
  output [16:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [31:0]S0_Read_Latency;
  output [31:0]\Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Max_Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Min_Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Max_Read_Latency_Int_reg[31]_0 ;
  output [31:0]\Min_Read_Latency_Int_reg[31]_0 ;
  output [63:0]\Beat_fifo_Wr_data_reg[63]_0 ;
  output [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  output [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ;
  output [14:0]S0_Write_Byte_Cnt;
  output [0:0]Write_Beat_Cnt_En;
  output O291;
  output O292;
  input core_aclk;
  input dout0_8;
  input dout0_9;
  input dout0_10;
  input dout0_11;
  input dout0_12;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Metrics_Cnt_En_Int;
  input id_matched_return01_out;
  input Mst_Rd_Idle_Cnt_En0;
  input Num_BValids_En0;
  input Num_RLasts_En0;
  input id_matched_return07_out;
  input [0:0]slot_0_axi_arid;
  input Rd_Add_Issue6_out;
  input wr_latency_start;
  input Metrics_Cnt_Reset;
  input core_aresetn;
  input wid_match_reg_reg_0;
  input update_max_Wr_Lat_reg_0;
  input update_min_Wr_Lat_reg_0;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input Rd_Lat_Start;
  input slot_0_axi_wvalid;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input [0:0]\wptr_reg[0] ;
  input empty2__0;
  input [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  input slot_0_axi_rready;
  input slot_0_axi_rvalid;
  input slot_0_axi_rlast;
  input Rd_Latency_Fifo_Rd_En2;
  input En_Id_Based;
  input Rd_Lat_End;
  input Read_Beat_Cnt_En1;
  input Wr_Lat_Start;
  input Wr_Lat_End;
  input slot_0_axi_wready;
  input slot_0_axi_wlast;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_6 ;
  input FWL_Rd_Vld;
  input FWL_Rd_Data;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ;
  input [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8 ;
  input [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_8_0 ;
  input FBC_Rd_Vld_0;
  input [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__0 ;
  input [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__1 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6_0 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__0 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__1 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ;
  input [7:0]\dout_reg[7] ;
  input [32:0]\dout_reg[32]_2 ;
  input [32:0]\dout_reg[32]_3 ;
  input [32:0]\dout_reg[32]_4 ;
  input [0:0]\Count_Out_i_reg[0] ;
  input [63:0]\dout_reg[63] ;
  input [31:0]\dout_reg[31]_3 ;
  input [3:0]slot_0_axi_wstrb;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;

  wire ARID_reg;
  wire Beat_fifo_Wr_data;
  wire \Beat_fifo_Wr_data[35]_i_2__0_n_0 ;
  wire \Beat_fifo_Wr_data[35]_i_3__0_n_0 ;
  wire \Beat_fifo_Wr_data[35]_i_4__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1__0_n_7 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1__0_n_7 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1__0_n_7 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1__0_n_7 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1__0_n_7 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1__0_n_7 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_0 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1__0_n_7 ;
  wire [63:0]\Beat_fifo_Wr_data_reg[63]_0 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_1 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_2 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_3 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_4 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_5 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_6 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2__0_n_7 ;
  wire Beat_fifo_Wr_en;
  wire [0:0]Beat_fifo_Wr_en_reg_0;
  wire [0:0]\Count_Out_i_reg[0] ;
  wire [32:0]\Count_Out_i_reg[32] ;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire [0:0]E;
  wire En_Id_Based;
  wire Ext_Trig_Metric_en;
  wire [0:0]Ext_Trig_Metric_en_reg_0;
  wire [0:0]Ext_Trig_Metric_en_reg_1;
  wire [0:0]Ext_Trig_Metric_en_reg_2;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F12_Rd_En;
  wire F12_Rd_Vld;
  wire F1_Empty;
  wire F1_Rd_Data;
  wire F1_Wr_Data_2;
  wire F2_Empty;
  wire F2_Rd_Data;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F3_Empty;
  wire F4_Empty;
  wire [32:0]F4_Rd_Data;
  wire FBC1_Empty;
  wire FBC_Empty;
  wire FBC_Rd_Data;
  wire FBC_Rd_En;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_0;
  wire FBC_Rd_Vld_reg_0;
  wire FBC_Rd_Vld_reg_1;
  wire FBC_Rd_Vld_reg_10;
  wire FBC_Rd_Vld_reg_11;
  wire FBC_Rd_Vld_reg_12;
  wire FBC_Rd_Vld_reg_13;
  wire FBC_Rd_Vld_reg_14;
  wire FBC_Rd_Vld_reg_15;
  wire FBC_Rd_Vld_reg_16;
  wire FBC_Rd_Vld_reg_2;
  wire FBC_Rd_Vld_reg_3;
  wire FBC_Rd_Vld_reg_4;
  wire FBC_Rd_Vld_reg_5;
  wire FBC_Rd_Vld_reg_6;
  wire FBC_Rd_Vld_reg_7;
  wire FBC_Rd_Vld_reg_8;
  wire FBC_Rd_Vld_reg_9;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_Data;
  wire FSWI_Rd_En;
  wire FSWI_Rd_Vld;
  wire FSWI_Rd_Vld_reg_0;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_Data;
  wire FWL_Rd_En;
  wire FWL_Rd_Vld;
  wire FWL_Rd_Vld_1;
  wire FWL_Rd_Vld_reg_0;
  wire FWL_Rd_Vld_reg_1;
  wire FWL_Rd_Vld_reg_2;
  wire First_Read;
  wire First_Read_reg;
  wire First_Write;
  wire First_Write_d1;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 ;
  wire [16:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_8_0 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__0 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__1 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__1 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_fifo_Wr_en;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_36__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_37__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9__0_n_0 ;
  wire [31:0]\Max_Read_Latency_Int_reg[31]_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__0_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_3 ;
  wire Max_Write_Latency_Int0;
  wire [31:0]\Max_Write_Latency_Int_reg[31]_0 ;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_Reset;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_36__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_37__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9__0_n_0 ;
  wire [31:0]\Min_Read_Latency_Int_reg[31]_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__0_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_3 ;
  wire Min_Write_Latency_Int0;
  wire [31:0]\Min_Write_Latency_Int_reg[31]_0 ;
  wire [0:0]Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire No_Rd_Ready_i_1__0_n_0;
  wire No_Rd_Ready_reg_0;
  wire No_Wr_Ready;
  wire No_Wr_Ready_i_1__0_n_0;
  wire [0:0]Num_BValids_En;
  wire Num_BValids_En0;
  wire [0:0]Num_RLasts_En;
  wire Num_RLasts_En0;
  wire O291;
  wire O292;
  wire [31:0]Q;
  wire Rd_Add_Issue6_out;
  wire Rd_Add_Issue_reg_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [32:0]Rd_Latency_Fifo_Rd_Data;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  wire Rd_Latency_Fifo_Wr_En;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  wire Read_Beat_Cnt_En1;
  wire [16:0]Read_Byte_Cnt0;
  wire [31:0]Read_Latency_Cnt_Out;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire Read_Latency_Cnt_Ovf;
  wire [0:0]Read_Latency_En;
  wire Read_Latency_En_Int2_out;
  wire [14:14]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1__0_n_0 ;
  wire \Read_Latency_Int[11]_i_2__0_n_0 ;
  wire \Read_Latency_Int[11]_i_3__0_n_0 ;
  wire \Read_Latency_Int[11]_i_4__0_n_0 ;
  wire \Read_Latency_Int[11]_i_5__0_n_0 ;
  wire \Read_Latency_Int[11]_i_6__0_n_0 ;
  wire \Read_Latency_Int[11]_i_7__0_n_0 ;
  wire \Read_Latency_Int[11]_i_8__0_n_0 ;
  wire \Read_Latency_Int[11]_i_9__0_n_0 ;
  wire \Read_Latency_Int[15]_i_2__0_n_0 ;
  wire \Read_Latency_Int[15]_i_3__0_n_0 ;
  wire \Read_Latency_Int[15]_i_4__0_n_0 ;
  wire \Read_Latency_Int[15]_i_5__0_n_0 ;
  wire \Read_Latency_Int[15]_i_6__0_n_0 ;
  wire \Read_Latency_Int[15]_i_7__0_n_0 ;
  wire \Read_Latency_Int[15]_i_8__0_n_0 ;
  wire \Read_Latency_Int[15]_i_9__0_n_0 ;
  wire \Read_Latency_Int[19]_i_2__0_n_0 ;
  wire \Read_Latency_Int[19]_i_3__0_n_0 ;
  wire \Read_Latency_Int[19]_i_4__0_n_0 ;
  wire \Read_Latency_Int[19]_i_5__0_n_0 ;
  wire \Read_Latency_Int[19]_i_6__0_n_0 ;
  wire \Read_Latency_Int[19]_i_7__0_n_0 ;
  wire \Read_Latency_Int[19]_i_8__0_n_0 ;
  wire \Read_Latency_Int[19]_i_9__0_n_0 ;
  wire \Read_Latency_Int[23]_i_2__0_n_0 ;
  wire \Read_Latency_Int[23]_i_3__0_n_0 ;
  wire \Read_Latency_Int[23]_i_4__0_n_0 ;
  wire \Read_Latency_Int[23]_i_5__0_n_0 ;
  wire \Read_Latency_Int[23]_i_6__0_n_0 ;
  wire \Read_Latency_Int[23]_i_7__0_n_0 ;
  wire \Read_Latency_Int[23]_i_8__0_n_0 ;
  wire \Read_Latency_Int[23]_i_9__0_n_0 ;
  wire \Read_Latency_Int[27]_i_2__0_n_0 ;
  wire \Read_Latency_Int[27]_i_3__0_n_0 ;
  wire \Read_Latency_Int[27]_i_4__0_n_0 ;
  wire \Read_Latency_Int[27]_i_5__0_n_0 ;
  wire \Read_Latency_Int[27]_i_6__0_n_0 ;
  wire \Read_Latency_Int[27]_i_7__0_n_0 ;
  wire \Read_Latency_Int[27]_i_8__0_n_0 ;
  wire \Read_Latency_Int[27]_i_9__0_n_0 ;
  wire \Read_Latency_Int[31]_i_12__0_n_0 ;
  wire \Read_Latency_Int[31]_i_13__0_n_0 ;
  wire \Read_Latency_Int[31]_i_14__0_n_0 ;
  wire \Read_Latency_Int[31]_i_15__0_n_0 ;
  wire \Read_Latency_Int[31]_i_16__0_n_0 ;
  wire \Read_Latency_Int[31]_i_17__0_n_0 ;
  wire \Read_Latency_Int[31]_i_18__0_n_0 ;
  wire \Read_Latency_Int[31]_i_19__0_n_0 ;
  wire \Read_Latency_Int[31]_i_21__0_n_0 ;
  wire \Read_Latency_Int[31]_i_22__0_n_0 ;
  wire \Read_Latency_Int[31]_i_23__0_n_0 ;
  wire \Read_Latency_Int[31]_i_24__0_n_0 ;
  wire \Read_Latency_Int[31]_i_25__0_n_0 ;
  wire \Read_Latency_Int[31]_i_26__0_n_0 ;
  wire \Read_Latency_Int[31]_i_27__0_n_0 ;
  wire \Read_Latency_Int[31]_i_28__0_n_0 ;
  wire \Read_Latency_Int[31]_i_30__0_n_0 ;
  wire \Read_Latency_Int[31]_i_31__0_n_0 ;
  wire \Read_Latency_Int[31]_i_32__0_n_0 ;
  wire \Read_Latency_Int[31]_i_33__0_n_0 ;
  wire \Read_Latency_Int[31]_i_34__0_n_0 ;
  wire \Read_Latency_Int[31]_i_35__0_n_0 ;
  wire \Read_Latency_Int[31]_i_36__0_n_0 ;
  wire \Read_Latency_Int[31]_i_37__0_n_0 ;
  wire \Read_Latency_Int[31]_i_38__0_n_0 ;
  wire \Read_Latency_Int[31]_i_39__0_n_0 ;
  wire \Read_Latency_Int[31]_i_3__0_n_0 ;
  wire \Read_Latency_Int[31]_i_40__0_n_0 ;
  wire \Read_Latency_Int[31]_i_41__0_n_0 ;
  wire \Read_Latency_Int[31]_i_42__0_n_0 ;
  wire \Read_Latency_Int[31]_i_43__0_n_0 ;
  wire \Read_Latency_Int[31]_i_44__0_n_0 ;
  wire \Read_Latency_Int[31]_i_45__0_n_0 ;
  wire \Read_Latency_Int[31]_i_4__0_n_0 ;
  wire \Read_Latency_Int[31]_i_5__0_n_0 ;
  wire \Read_Latency_Int[31]_i_6__0_n_0 ;
  wire \Read_Latency_Int[31]_i_7__0_n_0 ;
  wire \Read_Latency_Int[31]_i_8__0_n_0 ;
  wire \Read_Latency_Int[31]_i_9__0_n_0 ;
  wire \Read_Latency_Int[3]_i_2__0_n_0 ;
  wire \Read_Latency_Int[3]_i_3__0_n_0 ;
  wire \Read_Latency_Int[3]_i_4__0_n_0 ;
  wire \Read_Latency_Int[3]_i_5__0_n_0 ;
  wire \Read_Latency_Int[3]_i_6__0_n_0 ;
  wire \Read_Latency_Int[3]_i_7__0_n_0 ;
  wire \Read_Latency_Int[3]_i_8__0_n_0 ;
  wire \Read_Latency_Int[3]_i_9__0_n_0 ;
  wire \Read_Latency_Int[7]_i_2__0_n_0 ;
  wire \Read_Latency_Int[7]_i_3__0_n_0 ;
  wire \Read_Latency_Int[7]_i_4__0_n_0 ;
  wire \Read_Latency_Int[7]_i_5__0_n_0 ;
  wire \Read_Latency_Int[7]_i_6__0_n_0 ;
  wire \Read_Latency_Int[7]_i_7__0_n_0 ;
  wire \Read_Latency_Int[7]_i_8__0_n_0 ;
  wire \Read_Latency_Int[7]_i_9__0_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2__0_n_3 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_3 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D10;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1__0_n_0;
  wire [0:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire S0_Read_Byte_Cnt_En;
  wire [31:0]S0_Read_Latency;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire [14:0]S0_Write_Byte_Cnt;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_4__0_n_0 ;
  wire [31:0]Slv_Wr_Idle_Cnt_i_reg;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_7 ;
  wire Slv_Wr_Idle_Fifo_Wr_data;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ;
  wire Use_Ext_Trigger;
  wire Wr_Add_Issue_i_1__0_n_0;
  wire Wr_Add_Issue_reg_0;
  wire Wr_Idle;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire [0:0]Write_Beat_Cnt_En;
  wire \Write_Beat_Cnt_i[0]_i_3__0_n_0 ;
  wire [31:0]Write_Beat_Cnt_i_reg;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1__0_n_7 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_0 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_1 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_2 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_3 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_4 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_5 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_6 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1__0_n_7 ;
  wire Write_Beat_d1;
  wire Write_Byte_Cnt_i;
  wire \Write_Byte_Cnt_i[0]_i_2__0_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_3__0_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_4__0_n_0 ;
  wire [31:0]Write_Byte_Cnt_i_reg;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1__0_n_7 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_0 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_1 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_2 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_3 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_4 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_5 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_6 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1__0_n_7 ;
  wire Write_Latency_En_Int;
  wire [0:0]Write_Latency_En_Int_reg_0;
  wire Write_Latency_Int0;
  wire [31:0]\Write_Latency_Int_reg[31]_0 ;
  wire Write_going_on;
  wire Write_going_on_i_1__0_n_0;
  wire Write_iss_going_on;
  wire Write_iss_going_on_i_1__0_n_0;
  wire [0:0]Write_iss_going_on_reg_0;
  wire Write_iss_going_on_reg_n_0;
  wire [0:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire awid_match_d1;
  wire core_aclk;
  wire core_aresetn;
  wire dout0_10;
  wire dout0_11;
  wire dout0_12;
  wire dout0_8;
  wire dout0_9;
  wire \dout_reg[17] ;
  wire \dout_reg[17]_0 ;
  wire \dout_reg[17]_1 ;
  wire \dout_reg[18] ;
  wire \dout_reg[18]_0 ;
  wire \dout_reg[18]_1 ;
  wire \dout_reg[19] ;
  wire \dout_reg[19]_0 ;
  wire \dout_reg[19]_1 ;
  wire \dout_reg[20] ;
  wire \dout_reg[20]_0 ;
  wire \dout_reg[20]_1 ;
  wire \dout_reg[21] ;
  wire \dout_reg[21]_0 ;
  wire \dout_reg[21]_1 ;
  wire \dout_reg[22] ;
  wire \dout_reg[22]_0 ;
  wire \dout_reg[22]_1 ;
  wire \dout_reg[23] ;
  wire \dout_reg[23]_0 ;
  wire \dout_reg[23]_1 ;
  wire \dout_reg[24] ;
  wire \dout_reg[24]_0 ;
  wire \dout_reg[24]_1 ;
  wire \dout_reg[25] ;
  wire \dout_reg[25]_0 ;
  wire \dout_reg[25]_1 ;
  wire \dout_reg[26] ;
  wire \dout_reg[26]_0 ;
  wire \dout_reg[26]_1 ;
  wire \dout_reg[27] ;
  wire \dout_reg[27]_0 ;
  wire \dout_reg[27]_1 ;
  wire \dout_reg[28] ;
  wire \dout_reg[28]_0 ;
  wire \dout_reg[28]_1 ;
  wire \dout_reg[29] ;
  wire \dout_reg[29]_0 ;
  wire \dout_reg[29]_1 ;
  wire \dout_reg[30] ;
  wire \dout_reg[30]_0 ;
  wire \dout_reg[30]_1 ;
  wire [30:0]\dout_reg[31] ;
  wire \dout_reg[31]_0 ;
  wire \dout_reg[31]_1 ;
  wire \dout_reg[31]_2 ;
  wire [31:0]\dout_reg[31]_3 ;
  wire \dout_reg[32] ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire [32:0]\dout_reg[32]_2 ;
  wire [32:0]\dout_reg[32]_3 ;
  wire [32:0]\dout_reg[32]_4 ;
  wire [63:0]\dout_reg[63] ;
  wire [7:0]\dout_reg[7] ;
  wire empty2__0;
  wire empty2__0_0;
  wire ext_trig_cdc_sync_n_2;
  wire id_matched_return01_out;
  wire id_matched_return07_out;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1__0_n_0 ;
  wire \num_rd_beats[1]_i_1__0_n_0 ;
  wire \num_rd_beats[2]_i_1__0_n_0 ;
  wire \num_rd_beats[3]_i_1__0_n_0 ;
  wire \num_rd_beats[4]_i_1__0_n_0 ;
  wire \num_rd_beats[5]_i_1__0_n_0 ;
  wire \num_rd_beats[6]_i_1__0_n_0 ;
  wire \num_rd_beats[7]_i_1__0_n_0 ;
  wire \num_rd_beats[8]_i_2__0_n_0 ;
  wire \num_rd_beats[8]_i_3__0_n_0 ;
  wire num_read_beat0;
  wire num_read_beat043_out;
  wire \num_read_beat[8]_i_1__0_n_0 ;
  wire [8:0]num_read_beat_reg;
  wire p_39_in;
  wire p_54_in;
  wire rd_latency_end;
  wire rd_latency_fifo_inst_n_11;
  wire rd_latency_fifo_inst_n_12;
  wire rid_match_reg;
  wire [4:0]\rptr_reg[4] ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [4:0]\rptr_reg[4]_1 ;
  wire [4:0]\rptr_reg[4]_2 ;
  wire [4:0]\rptr_reg[4]_3 ;
  wire [4:0]\rptr_reg[4]_4 ;
  wire [4:0]\rptr_reg[4]_5 ;
  wire [4:0]\rptr_reg[4]_6 ;
  wire [4:0]\rptr_reg[4]_7 ;
  wire [4:0]\rptr_reg[4]_8 ;
  wire [4:0]\rptr_reg[4]_9 ;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [0:0]slot_0_axi_arready_0;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [3:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10__0_n_0;
  wire update_max_Wr_Lat_i_11__0_n_0;
  wire update_max_Wr_Lat_i_13__0_n_0;
  wire update_max_Wr_Lat_i_14__0_n_0;
  wire update_max_Wr_Lat_i_15__0_n_0;
  wire update_max_Wr_Lat_i_16__0_n_0;
  wire update_max_Wr_Lat_i_17__0_n_0;
  wire update_max_Wr_Lat_i_18__0_n_0;
  wire update_max_Wr_Lat_i_19__0_n_0;
  wire update_max_Wr_Lat_i_20__0_n_0;
  wire update_max_Wr_Lat_i_22__0_n_0;
  wire update_max_Wr_Lat_i_23__0_n_0;
  wire update_max_Wr_Lat_i_24__0_n_0;
  wire update_max_Wr_Lat_i_25__0_n_0;
  wire update_max_Wr_Lat_i_26__0_n_0;
  wire update_max_Wr_Lat_i_27__0_n_0;
  wire update_max_Wr_Lat_i_28__0_n_0;
  wire update_max_Wr_Lat_i_29__0_n_0;
  wire update_max_Wr_Lat_i_30__0_n_0;
  wire update_max_Wr_Lat_i_31__0_n_0;
  wire update_max_Wr_Lat_i_32__0_n_0;
  wire update_max_Wr_Lat_i_33__0_n_0;
  wire update_max_Wr_Lat_i_34__0_n_0;
  wire update_max_Wr_Lat_i_35__0_n_0;
  wire update_max_Wr_Lat_i_36__0_n_0;
  wire update_max_Wr_Lat_i_37__0_n_0;
  wire update_max_Wr_Lat_i_4__0_n_0;
  wire update_max_Wr_Lat_i_5__0_n_0;
  wire update_max_Wr_Lat_i_6__0_n_0;
  wire update_max_Wr_Lat_i_7__0_n_0;
  wire update_max_Wr_Lat_i_8__0_n_0;
  wire update_max_Wr_Lat_i_9__0_n_0;
  wire update_max_Wr_Lat_reg_0;
  wire update_max_Wr_Lat_reg_i_12__0_n_0;
  wire update_max_Wr_Lat_reg_i_12__0_n_1;
  wire update_max_Wr_Lat_reg_i_12__0_n_2;
  wire update_max_Wr_Lat_reg_i_12__0_n_3;
  wire update_max_Wr_Lat_reg_i_21__0_n_0;
  wire update_max_Wr_Lat_reg_i_21__0_n_1;
  wire update_max_Wr_Lat_reg_i_21__0_n_2;
  wire update_max_Wr_Lat_reg_i_21__0_n_3;
  wire update_max_Wr_Lat_reg_i_2__0_n_1;
  wire update_max_Wr_Lat_reg_i_2__0_n_2;
  wire update_max_Wr_Lat_reg_i_2__0_n_3;
  wire update_max_Wr_Lat_reg_i_3__0_n_0;
  wire update_max_Wr_Lat_reg_i_3__0_n_1;
  wire update_max_Wr_Lat_reg_i_3__0_n_2;
  wire update_max_Wr_Lat_reg_i_3__0_n_3;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10__0_n_0;
  wire update_min_Wr_Lat_i_11__0_n_0;
  wire update_min_Wr_Lat_i_13__0_n_0;
  wire update_min_Wr_Lat_i_14__0_n_0;
  wire update_min_Wr_Lat_i_15__0_n_0;
  wire update_min_Wr_Lat_i_16__0_n_0;
  wire update_min_Wr_Lat_i_17__0_n_0;
  wire update_min_Wr_Lat_i_18__0_n_0;
  wire update_min_Wr_Lat_i_19__0_n_0;
  wire update_min_Wr_Lat_i_20__0_n_0;
  wire update_min_Wr_Lat_i_22__0_n_0;
  wire update_min_Wr_Lat_i_23__0_n_0;
  wire update_min_Wr_Lat_i_24__0_n_0;
  wire update_min_Wr_Lat_i_25__0_n_0;
  wire update_min_Wr_Lat_i_26__0_n_0;
  wire update_min_Wr_Lat_i_27__0_n_0;
  wire update_min_Wr_Lat_i_28__0_n_0;
  wire update_min_Wr_Lat_i_29__0_n_0;
  wire update_min_Wr_Lat_i_30__0_n_0;
  wire update_min_Wr_Lat_i_31__0_n_0;
  wire update_min_Wr_Lat_i_32__0_n_0;
  wire update_min_Wr_Lat_i_33__0_n_0;
  wire update_min_Wr_Lat_i_34__0_n_0;
  wire update_min_Wr_Lat_i_35__0_n_0;
  wire update_min_Wr_Lat_i_36__0_n_0;
  wire update_min_Wr_Lat_i_37__0_n_0;
  wire update_min_Wr_Lat_i_4__0_n_0;
  wire update_min_Wr_Lat_i_5__0_n_0;
  wire update_min_Wr_Lat_i_6__0_n_0;
  wire update_min_Wr_Lat_i_7__0_n_0;
  wire update_min_Wr_Lat_i_8__0_n_0;
  wire update_min_Wr_Lat_i_9__0_n_0;
  wire update_min_Wr_Lat_reg_0;
  wire update_min_Wr_Lat_reg_i_12__0_n_0;
  wire update_min_Wr_Lat_reg_i_12__0_n_1;
  wire update_min_Wr_Lat_reg_i_12__0_n_2;
  wire update_min_Wr_Lat_reg_i_12__0_n_3;
  wire update_min_Wr_Lat_reg_i_21__0_n_0;
  wire update_min_Wr_Lat_reg_i_21__0_n_1;
  wire update_min_Wr_Lat_reg_i_21__0_n_2;
  wire update_min_Wr_Lat_reg_i_21__0_n_3;
  wire update_min_Wr_Lat_reg_i_2__0_n_1;
  wire update_min_Wr_Lat_reg_i_2__0_n_2;
  wire update_min_Wr_Lat_reg_i_2__0_n_3;
  wire update_min_Wr_Lat_reg_i_3__0_n_0;
  wire update_min_Wr_Lat_reg_i_3__0_n_1;
  wire update_min_Wr_Lat_reg_i_3__0_n_2;
  wire update_min_Wr_Lat_reg_i_3__0_n_3;
  wire wid_match_reg;
  wire wid_match_reg_d2;
  wire wid_match_reg_reg_0;
  wire [0:0]\wptr_reg[0] ;
  wire [4:0]\wptr_reg[4] ;
  wire [4:0]\wptr_reg[4]_0 ;
  wire [4:0]\wptr_reg[4]_1 ;
  wire [4:0]\wptr_reg[4]_2 ;
  wire [4:0]\wptr_reg[4]_3 ;
  wire [4:0]\wptr_reg[4]_4 ;
  wire [4:0]\wptr_reg[4]_5 ;
  wire [4:0]\wptr_reg[4]_6 ;
  wire [4:0]\wptr_reg[4]_7 ;
  wire [4:0]\wptr_reg[4]_8 ;
  wire [4:0]\wptr_reg[4]_9 ;
  wire [2:0]wr_byte_cnt;
  wire \wr_byte_cnt_d1_reg_n_0_[0] ;
  wire \wr_byte_cnt_d1_reg_n_0_[1] ;
  wire \wr_byte_cnt_d1_reg_n_0_[2] ;
  wire wr_latency_end;
  (* async_reg = "true" *) wire wr_latency_end_d1;
  (* async_reg = "true" *) wire wr_latency_end_d2;
  wire wr_latency_start;
  (* async_reg = "true" *) wire wr_latency_start_d1;
  (* async_reg = "true" *) wire wr_latency_start_d2;
  wire [3:3]\NLW_Beat_fifo_Wr_data_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Beat_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Byte_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED;

  FDRE \ARID_reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid),
        .Q(ARID_reg),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0 BEAT_CNT_AWID_MATCH
       (.E(FBC_Rd_En),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_Data(FBC_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_14__0 (FBC_Rd_Vld),
        .Q(\wptr_reg[4]_6 ),
        .SR(Wr_cnt_ld),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En),
        .core_aclk(core_aclk),
        .dout0_10(dout0_10),
        .\rptr_reg[4]_0 (\rptr_reg[4]_1 ),
        .\wptr_reg[0]_0 (\wptr_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[35]_i_2__0 
       (.I0(Write_Byte_Cnt_i_reg[2]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .O(\Beat_fifo_Wr_data[35]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[35]_i_3__0 
       (.I0(Write_Byte_Cnt_i_reg[1]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .O(\Beat_fifo_Wr_data[35]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[35]_i_4__0 
       (.I0(Write_Byte_Cnt_i_reg[0]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .O(\Beat_fifo_Wr_data[35]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Beat_fifo_Wr_data[63]_i_1__0 
       (.I0(rst_int_n),
        .I1(Last_fifo_Wr_en),
        .O(Beat_fifo_Wr_data));
  FDRE \Beat_fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[0]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[10]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[11]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[12]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[13]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[14]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[15]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[16]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[17]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[18]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[19]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[1]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[20]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[21]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[22]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[23]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[24]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[25]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[26]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[27]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[28]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[29]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[2]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[30]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[31]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[32] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[33] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[34] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[35] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[35]_i_1__0 
       (.CI(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[35]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[35]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[35]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[35]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[3:0]),
        .O({\Beat_fifo_Wr_data_reg[35]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[35]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[35]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[35]_i_1__0_n_7 }),
        .S({Write_Byte_Cnt_i_reg[3],\Beat_fifo_Wr_data[35]_i_2__0_n_0 ,\Beat_fifo_Wr_data[35]_i_3__0_n_0 ,\Beat_fifo_Wr_data[35]_i_4__0_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[36] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[37] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[38] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[39] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[39]_i_1__0 
       (.CI(\Beat_fifo_Wr_data_reg[35]_i_1__0_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[39]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[39]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[39]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[39]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[7:4]),
        .O({\Beat_fifo_Wr_data_reg[39]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[39]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[39]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[39]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[7:4]));
  FDRE \Beat_fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[3]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[40] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[41] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[42] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[43] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[43]_i_1__0 
       (.CI(\Beat_fifo_Wr_data_reg[39]_i_1__0_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[43]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[43]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[43]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[43]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[11:8]),
        .O({\Beat_fifo_Wr_data_reg[43]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[43]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[43]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[43]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[11:8]));
  FDRE \Beat_fifo_Wr_data_reg[44] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[45] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[46] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[47] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[47]_i_1__0 
       (.CI(\Beat_fifo_Wr_data_reg[43]_i_1__0_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[47]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[47]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[47]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[47]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[15:12]),
        .O({\Beat_fifo_Wr_data_reg[47]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[47]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[47]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[47]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[15:12]));
  FDRE \Beat_fifo_Wr_data_reg[48] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[49] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[4]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[50] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[51] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[51]_i_1__0 
       (.CI(\Beat_fifo_Wr_data_reg[47]_i_1__0_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[51]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[51]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[51]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[51]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[19:16]),
        .O({\Beat_fifo_Wr_data_reg[51]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[51]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[51]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[51]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[19:16]));
  FDRE \Beat_fifo_Wr_data_reg[52] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[53] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[54] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[55] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[55]_i_1__0 
       (.CI(\Beat_fifo_Wr_data_reg[51]_i_1__0_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[55]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[55]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[55]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[55]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[23:20]),
        .O({\Beat_fifo_Wr_data_reg[55]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[55]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[55]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[55]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[23:20]));
  FDRE \Beat_fifo_Wr_data_reg[56] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[57] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[58] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[59] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[59]_i_1__0 
       (.CI(\Beat_fifo_Wr_data_reg[55]_i_1__0_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[59]_i_1__0_n_0 ,\Beat_fifo_Wr_data_reg[59]_i_1__0_n_1 ,\Beat_fifo_Wr_data_reg[59]_i_1__0_n_2 ,\Beat_fifo_Wr_data_reg[59]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[27:24]),
        .O({\Beat_fifo_Wr_data_reg[59]_i_1__0_n_4 ,\Beat_fifo_Wr_data_reg[59]_i_1__0_n_5 ,\Beat_fifo_Wr_data_reg[59]_i_1__0_n_6 ,\Beat_fifo_Wr_data_reg[59]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[27:24]));
  FDRE \Beat_fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[5]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[60] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2__0_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[61] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2__0_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[62] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2__0_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[63] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2__0_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[63]_i_2__0 
       (.CI(\Beat_fifo_Wr_data_reg[59]_i_1__0_n_0 ),
        .CO({\NLW_Beat_fifo_Wr_data_reg[63]_i_2__0_CO_UNCONNECTED [3],\Beat_fifo_Wr_data_reg[63]_i_2__0_n_1 ,\Beat_fifo_Wr_data_reg[63]_i_2__0_n_2 ,\Beat_fifo_Wr_data_reg[63]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Write_Byte_Cnt_i_reg[30:28]}),
        .O({\Beat_fifo_Wr_data_reg[63]_i_2__0_n_4 ,\Beat_fifo_Wr_data_reg[63]_i_2__0_n_5 ,\Beat_fifo_Wr_data_reg[63]_i_2__0_n_6 ,\Beat_fifo_Wr_data_reg[63]_i_2__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[31:28]));
  FDRE \Beat_fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[6]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[7]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[8]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[9]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [9]),
        .R(1'b0));
  FDRE Beat_fifo_Wr_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_fifo_Wr_en),
        .Q(Beat_fifo_Wr_en),
        .R(Wr_cnt_ld));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(S0_S_Null_Byte_Cnt),
        .Q(Data_valid_reg1),
        .R(1'b0));
  FDRE Data_valid_reg2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(Data_valid_reg1),
        .Q(Data_valid_reg2),
        .R(1'b0));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_2),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(Wr_cnt_ld));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(Wr_cnt_ld));
  FDRE F12_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F12_Rd_En),
        .Q(F12_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14 F1_AWID_MATCH
       (.E(F12_Rd_En),
        .F1_Empty(F1_Empty),
        .F1_Rd_Data(F1_Rd_Data),
        .F2_Empty(F2_Empty),
        .Q(\wptr_reg[4]_0 ),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout0_8(dout0_8),
        .\rptr_reg[4]_0 (\rptr_reg[4]_9 ),
        .\wptr_reg[5]_0 (\wptr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15 F2_FIRST_WRITE
       (.E(Write_iss_going_on_reg_0),
        .F1_Empty(F1_Empty),
        .F2_Empty(F2_Empty),
        .F2_Rd_Data(F2_Rd_Data),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_1 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .dout0_9(dout0_9),
        .\rptr_reg[4]_0 (\rptr_reg[4]_8 ),
        .\rptr_reg[5]_0 (F12_Rd_En),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .\wptr_reg[0]_0 (Write_iss_going_on_reg_n_0),
        .\wptr_reg[0]_1 (Ext_Trig_Metric_en));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(Wr_cnt_ld));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(F34_Rd_Vld_reg__0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1 F3_WR_LAT_START
       (.D(Wr_Lat_Cnt_Diff_reg),
        .E(Ext_Trig_Metric_en_reg_0),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_3 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .\Wr_Lat_Cnt_Diff_reg_reg[3] (F4_Rd_Data),
        .core_aclk(core_aclk),
        .\dout_reg[32]_0 (\dout_reg[32]_2 ),
        .empty_reg_0(F34_Rd_En),
        .out(wr_latency_start_d2),
        .\rptr_reg[4]_0 (\rptr_reg[4]_7 ),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16 F4_WR_LAT_END
       (.E(Ext_Trig_Metric_en_reg_1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_4 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[32]_0 (F4_Rd_Data),
        .\dout_reg[32]_1 (\dout_reg[32]_3 ),
        .out(wr_latency_end_d2),
        .\rptr_reg[4]_0 (\rptr_reg[4]_6 ),
        .\rptr_reg[5]_0 (F34_Rd_En),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FBC_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2 FBC_WR_BEAT_CNT
       (.Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .E(Beat_fifo_Wr_en_reg_0),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_Vld_0(FBC_Rd_Vld_0),
        .FBC_Rd_Vld_reg(FBC_Rd_Vld_reg_0),
        .FBC_Rd_Vld_reg_0(FBC_Rd_Vld_reg_1),
        .FBC_Rd_Vld_reg_1(FBC_Rd_Vld_reg_2),
        .FBC_Rd_Vld_reg_10(FBC_Rd_Vld_reg_11),
        .FBC_Rd_Vld_reg_11(FBC_Rd_Vld_reg_12),
        .FBC_Rd_Vld_reg_12(FBC_Rd_Vld_reg_13),
        .FBC_Rd_Vld_reg_13(FBC_Rd_Vld_reg_14),
        .FBC_Rd_Vld_reg_14(FBC_Rd_Vld_reg_15),
        .FBC_Rd_Vld_reg_15(FBC_Rd_Vld_reg_16),
        .FBC_Rd_Vld_reg_2(FBC_Rd_Vld_reg_3),
        .FBC_Rd_Vld_reg_3(FBC_Rd_Vld_reg_4),
        .FBC_Rd_Vld_reg_4(FBC_Rd_Vld_reg_5),
        .FBC_Rd_Vld_reg_5(FBC_Rd_Vld_reg_6),
        .FBC_Rd_Vld_reg_6(FBC_Rd_Vld_reg_7),
        .FBC_Rd_Vld_reg_7(FBC_Rd_Vld_reg_8),
        .FBC_Rd_Vld_reg_8(FBC_Rd_Vld_reg_9),
        .FBC_Rd_Vld_reg_9(FBC_Rd_Vld_reg_10),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8 (FBC_Rd_Vld),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8_0 (\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8_1 (\GEN_MUX_N_CNT.Add_in[0]_i_8_0 ),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8__0 (\GEN_MUX_N_CNT.Add_in[0]_i_8__0 ),
        .\GEN_MUX_N_CNT.Add_in[0]_i_8__1 (\GEN_MUX_N_CNT.Add_in[0]_i_8__1 ),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6 (\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6_0 (\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__0 (\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 (\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__1 (\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 (\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(Q),
        .S0_Write_Byte_Cnt(S0_Write_Byte_Cnt),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[17]_0 (\dout_reg[17] ),
        .\dout_reg[17]_1 (\dout_reg[17]_0 ),
        .\dout_reg[17]_2 (\dout_reg[17]_1 ),
        .\dout_reg[18]_0 (\dout_reg[18] ),
        .\dout_reg[18]_1 (\dout_reg[18]_0 ),
        .\dout_reg[18]_2 (\dout_reg[18]_1 ),
        .\dout_reg[19]_0 (\dout_reg[19] ),
        .\dout_reg[19]_1 (\dout_reg[19]_0 ),
        .\dout_reg[19]_2 (\dout_reg[19]_1 ),
        .\dout_reg[20]_0 (\dout_reg[20] ),
        .\dout_reg[20]_1 (\dout_reg[20]_0 ),
        .\dout_reg[20]_2 (\dout_reg[20]_1 ),
        .\dout_reg[21]_0 (\dout_reg[21] ),
        .\dout_reg[21]_1 (\dout_reg[21]_0 ),
        .\dout_reg[21]_2 (\dout_reg[21]_1 ),
        .\dout_reg[22]_0 (\dout_reg[22] ),
        .\dout_reg[22]_1 (\dout_reg[22]_0 ),
        .\dout_reg[22]_2 (\dout_reg[22]_1 ),
        .\dout_reg[23]_0 (\dout_reg[23] ),
        .\dout_reg[23]_1 (\dout_reg[23]_0 ),
        .\dout_reg[23]_2 (\dout_reg[23]_1 ),
        .\dout_reg[24]_0 (\dout_reg[24] ),
        .\dout_reg[24]_1 (\dout_reg[24]_0 ),
        .\dout_reg[24]_2 (\dout_reg[24]_1 ),
        .\dout_reg[25]_0 (\dout_reg[25] ),
        .\dout_reg[25]_1 (\dout_reg[25]_0 ),
        .\dout_reg[25]_2 (\dout_reg[25]_1 ),
        .\dout_reg[26]_0 (\dout_reg[26] ),
        .\dout_reg[26]_1 (\dout_reg[26]_0 ),
        .\dout_reg[26]_2 (\dout_reg[26]_1 ),
        .\dout_reg[27]_0 (\dout_reg[27] ),
        .\dout_reg[27]_1 (\dout_reg[27]_0 ),
        .\dout_reg[27]_2 (\dout_reg[27]_1 ),
        .\dout_reg[28]_0 (\dout_reg[28] ),
        .\dout_reg[28]_1 (\dout_reg[28]_0 ),
        .\dout_reg[28]_2 (\dout_reg[28]_1 ),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[29]_1 (\dout_reg[29]_0 ),
        .\dout_reg[29]_2 (\dout_reg[29]_1 ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[30]_1 (\dout_reg[30]_0 ),
        .\dout_reg[30]_2 (\dout_reg[30]_1 ),
        .\dout_reg[31]_0 (\dout_reg[31]_0 ),
        .\dout_reg[31]_1 (\dout_reg[31]_1 ),
        .\dout_reg[31]_2 (\dout_reg[31]_2 ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .\dout_reg[32]_2 (\dout_reg[32]_1 ),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .empty2__0(empty2__0),
        .empty_reg_0(FBC_Rd_En),
        .\rptr_reg[4]_0 (\rptr_reg[4]_2 ),
        .\wptr_reg[4]_0 (\wptr_reg[4]_5 ),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FSWI_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FSWI_Rd_En),
        .Q(FSWI_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3 FSWI_WR_LAST_CNT
       (.E(Ext_Trig_Metric_en_reg_2),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Vld(FSWI_Rd_Vld),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_0),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_8 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[31]_1 (\dout_reg[31]_3 ),
        .empty2__0(empty2__0_0),
        .empty_reg_0(FSWI_Rd_En),
        .\rptr_reg[4]_0 (\rptr_reg[4]_4 ),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FWL_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FWL_Rd_En),
        .Q(FWL_Rd_Vld_1),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17 FWL_WR_LAST_CNT
       (.E(FWL_Rd_En),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .empty2__0(empty2__0_0),
        .empty_reg_0(Ext_Trig_Metric_en),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en_reg_2));
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1__0
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(Read_going_on),
        .O(First_Read));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read),
        .Q(First_Read_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_d1_i_1__0
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .I2(Write_going_on),
        .O(First_Write));
  FDRE First_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write),
        .Q(First_Write_d1),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Mst_Rd_Idle_Cnt_En0),
        .Q(Mst_Rd_Idle_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Num_BValids_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_BValids_En0),
        .Q(Num_BValids_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Num_RLasts_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_RLasts_En0),
        .Q(Num_RLasts_En),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ),
        .I2(num_rd_beats[8]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ),
        .I4(num_rd_beats[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Last_Read_buf),
        .Q(S0_Read_Byte_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[10]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [10]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .O(Read_Byte_Cnt0[10:7]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[11]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[12]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[13]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[14]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [14]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .O(Read_Byte_Cnt0[14:11]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[15]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[16]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [16]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [3:1],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [3:2],Read_Byte_Cnt0[16:15]}),
        .S({1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[1]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[2]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [2]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ,Read_Byte_Cnt0[2:0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[3]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[4]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[5]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[6]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [6]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 }),
        .O(Read_Byte_Cnt0[6:3]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[7]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[8]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[9]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [9]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2__0 
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .O(p_54_in));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.CO(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .E(slot_0_axi_arready_0),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0 (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[1]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }),
        .\dout_reg[1]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }),
        .\dout_reg[1]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74 }),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .\dout_reg[4]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }),
        .\dout_reg[4]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .\dout_reg[4]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76 }),
        .\dout_reg[5]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .\dout_reg[5]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .\dout_reg[6]_0 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ),
        .\dout_reg[6]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }),
        .\dout_reg[6]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .\dout_reg[6]_3 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }),
        .\dout_reg[7]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 }),
        .\dout_reg[7]_1 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .\dout_reg[7]_2 (\dout_reg[7] ),
        .\num_rd_beats_reg[2] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }),
        .\num_rd_beats_reg[6] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .\num_rd_beats_reg[7] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77 ),
        .\num_rd_beats_reg[8] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ),
        .\rptr_reg[4]_0 (\rptr_reg[4] ),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rlast_0(E),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .\wptr_reg[4]_0 (\wptr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18 IDLE_CNT_AWID_MATCH
       (.E(FSWI_Rd_En),
        .En_Id_Based(En_Id_Based),
        .F1_Wr_Data_2(F1_Wr_Data_2),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Data(FSWI_Rd_Data),
        .Q(\wptr_reg[4]_9 ),
        .SR(Wr_cnt_ld),
        .awid_match_d1(awid_match_d1),
        .core_aclk(core_aclk),
        .dout0_12(dout0_12),
        .\rptr_reg[4]_0 (\rptr_reg[4]_3 ),
        .\wptr_reg[5]_0 (\wptr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19 LAST_CNT_AWID_MATCH
       (.E(FWL_Rd_En),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .FWL_Rd_Data(FWL_Rd_Data),
        .FWL_Rd_Vld(FWL_Rd_Vld),
        .FWL_Rd_Vld_1(FWL_Rd_Vld_1),
        .FWL_Rd_Vld_reg(FWL_Rd_Vld_reg_0),
        .FWL_Rd_Vld_reg_0(FWL_Rd_Vld_reg_1),
        .FWL_Rd_Vld_reg_1(FWL_Rd_Vld_reg_2),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10 (\GEN_MUX_N_CNT.Add_in_Valid_i_10 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10_0 (\GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10__0 (\GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 (\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_6 (\GEN_MUX_N_CNT.Add_in_Valid_i_6 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_6_0 (\GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ),
        .Q(\wptr_reg[4]_7 ),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout0_11(dout0_11),
        .\rptr_reg[4]_0 (\rptr_reg[4]_5 ),
        .\wptr_reg[0]_0 (\wptr_reg[0] ));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(E),
        .Q(Last_Read_buf),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_d1_i_1__0
       (.I0(slot_0_axi_wlast),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_fifo_Wr_en),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_10__0 
       (.I0(S0_Read_Latency[26]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [26]),
        .I2(S0_Read_Latency[27]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [27]),
        .O(\Max_Read_Latency_Int[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_11__0 
       (.I0(S0_Read_Latency[24]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [24]),
        .I2(S0_Read_Latency[25]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [25]),
        .O(\Max_Read_Latency_Int[31]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_13__0 
       (.I0(S0_Read_Latency[22]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [22]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [23]),
        .I3(S0_Read_Latency[23]),
        .O(\Max_Read_Latency_Int[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_14__0 
       (.I0(S0_Read_Latency[20]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [20]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [21]),
        .I3(S0_Read_Latency[21]),
        .O(\Max_Read_Latency_Int[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_15__0 
       (.I0(S0_Read_Latency[18]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [18]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [19]),
        .I3(S0_Read_Latency[19]),
        .O(\Max_Read_Latency_Int[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_16__0 
       (.I0(S0_Read_Latency[16]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [16]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [17]),
        .I3(S0_Read_Latency[17]),
        .O(\Max_Read_Latency_Int[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17__0 
       (.I0(S0_Read_Latency[22]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [22]),
        .I2(S0_Read_Latency[23]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [23]),
        .O(\Max_Read_Latency_Int[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18__0 
       (.I0(S0_Read_Latency[20]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [20]),
        .I2(S0_Read_Latency[21]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [21]),
        .O(\Max_Read_Latency_Int[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19__0 
       (.I0(S0_Read_Latency[18]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [18]),
        .I2(S0_Read_Latency[19]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [19]),
        .O(\Max_Read_Latency_Int[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1__0 
       (.I0(Max_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_20__0 
       (.I0(S0_Read_Latency[16]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [16]),
        .I2(S0_Read_Latency[17]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [17]),
        .O(\Max_Read_Latency_Int[31]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22__0 
       (.I0(S0_Read_Latency[14]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [14]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [15]),
        .I3(S0_Read_Latency[15]),
        .O(\Max_Read_Latency_Int[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23__0 
       (.I0(S0_Read_Latency[12]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [12]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [13]),
        .I3(S0_Read_Latency[13]),
        .O(\Max_Read_Latency_Int[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24__0 
       (.I0(S0_Read_Latency[10]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [10]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [11]),
        .I3(S0_Read_Latency[11]),
        .O(\Max_Read_Latency_Int[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25__0 
       (.I0(S0_Read_Latency[8]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [8]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [9]),
        .I3(S0_Read_Latency[9]),
        .O(\Max_Read_Latency_Int[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_26__0 
       (.I0(S0_Read_Latency[14]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [14]),
        .I2(S0_Read_Latency[15]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [15]),
        .O(\Max_Read_Latency_Int[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_27__0 
       (.I0(S0_Read_Latency[12]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [12]),
        .I2(S0_Read_Latency[13]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [13]),
        .O(\Max_Read_Latency_Int[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28__0 
       (.I0(S0_Read_Latency[10]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [10]),
        .I2(S0_Read_Latency[11]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [11]),
        .O(\Max_Read_Latency_Int[31]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29__0 
       (.I0(S0_Read_Latency[8]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [8]),
        .I2(S0_Read_Latency[9]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [9]),
        .O(\Max_Read_Latency_Int[31]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_30__0 
       (.I0(S0_Read_Latency[6]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [6]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [7]),
        .I3(S0_Read_Latency[7]),
        .O(\Max_Read_Latency_Int[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_31__0 
       (.I0(S0_Read_Latency[4]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [4]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [5]),
        .I3(S0_Read_Latency[5]),
        .O(\Max_Read_Latency_Int[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_32__0 
       (.I0(S0_Read_Latency[2]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [3]),
        .I3(S0_Read_Latency[3]),
        .O(\Max_Read_Latency_Int[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_33__0 
       (.I0(S0_Read_Latency[0]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [0]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [1]),
        .I3(S0_Read_Latency[1]),
        .O(\Max_Read_Latency_Int[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34__0 
       (.I0(S0_Read_Latency[6]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [6]),
        .I2(S0_Read_Latency[7]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [7]),
        .O(\Max_Read_Latency_Int[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35__0 
       (.I0(S0_Read_Latency[4]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [4]),
        .I2(S0_Read_Latency[5]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [5]),
        .O(\Max_Read_Latency_Int[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_36__0 
       (.I0(S0_Read_Latency[2]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [2]),
        .I2(S0_Read_Latency[3]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [3]),
        .O(\Max_Read_Latency_Int[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_37__0 
       (.I0(S0_Read_Latency[0]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [0]),
        .I2(S0_Read_Latency[1]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [1]),
        .O(\Max_Read_Latency_Int[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4__0 
       (.I0(S0_Read_Latency[30]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [30]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [31]),
        .I3(S0_Read_Latency[31]),
        .O(\Max_Read_Latency_Int[31]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5__0 
       (.I0(S0_Read_Latency[28]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [28]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [29]),
        .I3(S0_Read_Latency[29]),
        .O(\Max_Read_Latency_Int[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6__0 
       (.I0(S0_Read_Latency[26]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [26]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [27]),
        .I3(S0_Read_Latency[27]),
        .O(\Max_Read_Latency_Int[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7__0 
       (.I0(S0_Read_Latency[24]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [24]),
        .I2(\Max_Read_Latency_Int_reg[31]_0 [25]),
        .I3(S0_Read_Latency[25]),
        .O(\Max_Read_Latency_Int[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_8__0 
       (.I0(S0_Read_Latency[30]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [30]),
        .I2(S0_Read_Latency[31]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [31]),
        .O(\Max_Read_Latency_Int[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_9__0 
       (.I0(S0_Read_Latency[28]),
        .I1(\Max_Read_Latency_Int_reg[31]_0 [28]),
        .I2(S0_Read_Latency[29]),
        .I3(\Max_Read_Latency_Int_reg[31]_0 [29]),
        .O(\Max_Read_Latency_Int[31]_i_9__0_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[0]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[10]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[11]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[12]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[13]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[14]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[15]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[16]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[17]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[18]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[19]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[1]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[20]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[21]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[22]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[23]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[24]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[25]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[26]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[27]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[28]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[29]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[2]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[30]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[31]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [31]),
        .R(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_12__0 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_21__0_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_12__0_n_0 ,\Max_Read_Latency_Int_reg[31]_i_12__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_12__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_22__0_n_0 ,\Max_Read_Latency_Int[31]_i_23__0_n_0 ,\Max_Read_Latency_Int[31]_i_24__0_n_0 ,\Max_Read_Latency_Int[31]_i_25__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_26__0_n_0 ,\Max_Read_Latency_Int[31]_i_27__0_n_0 ,\Max_Read_Latency_Int[31]_i_28__0_n_0 ,\Max_Read_Latency_Int[31]_i_29__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_21__0 
       (.CI(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_21__0_n_0 ,\Max_Read_Latency_Int_reg[31]_i_21__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_21__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_30__0_n_0 ,\Max_Read_Latency_Int[31]_i_31__0_n_0 ,\Max_Read_Latency_Int[31]_i_32__0_n_0 ,\Max_Read_Latency_Int[31]_i_33__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_34__0_n_0 ,\Max_Read_Latency_Int[31]_i_35__0_n_0 ,\Max_Read_Latency_Int[31]_i_36__0_n_0 ,\Max_Read_Latency_Int[31]_i_37__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_2__0 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3__0_n_0 ),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_4__0_n_0 ,\Max_Read_Latency_Int[31]_i_5__0_n_0 ,\Max_Read_Latency_Int[31]_i_6__0_n_0 ,\Max_Read_Latency_Int[31]_i_7__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_8__0_n_0 ,\Max_Read_Latency_Int[31]_i_9__0_n_0 ,\Max_Read_Latency_Int[31]_i_10__0_n_0 ,\Max_Read_Latency_Int[31]_i_11__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_3__0 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_12__0_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3__0_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_13__0_n_0 ,\Max_Read_Latency_Int[31]_i_14__0_n_0 ,\Max_Read_Latency_Int[31]_i_15__0_n_0 ,\Max_Read_Latency_Int[31]_i_16__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_17__0_n_0 ,\Max_Read_Latency_Int[31]_i_18__0_n_0 ,\Max_Read_Latency_Int[31]_i_19__0_n_0 ,\Max_Read_Latency_Int[31]_i_20__0_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[3]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[4]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[5]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[6]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[7]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[8]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[9]),
        .Q(\Max_Read_Latency_Int_reg[31]_0 [9]),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    \Max_Write_Latency_Int[31]_i_1__0 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_10__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .I1(S0_Read_Latency[26]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .I3(S0_Read_Latency[27]),
        .O(\Min_Read_Latency_Int[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_11__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .I1(S0_Read_Latency[24]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .I3(S0_Read_Latency[25]),
        .O(\Min_Read_Latency_Int[31]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_13__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .I1(S0_Read_Latency[22]),
        .I2(S0_Read_Latency[23]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .O(\Min_Read_Latency_Int[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_14__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .I1(S0_Read_Latency[20]),
        .I2(S0_Read_Latency[21]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .O(\Min_Read_Latency_Int[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_15__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .I1(S0_Read_Latency[18]),
        .I2(S0_Read_Latency[19]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .O(\Min_Read_Latency_Int[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_16__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .I1(S0_Read_Latency[16]),
        .I2(S0_Read_Latency[17]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .O(\Min_Read_Latency_Int[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .I1(S0_Read_Latency[22]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .I3(S0_Read_Latency[23]),
        .O(\Min_Read_Latency_Int[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .I1(S0_Read_Latency[20]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .I3(S0_Read_Latency[21]),
        .O(\Min_Read_Latency_Int[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .I1(S0_Read_Latency[18]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .I3(S0_Read_Latency[19]),
        .O(\Min_Read_Latency_Int[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1__0 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_20__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .I1(S0_Read_Latency[16]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .I3(S0_Read_Latency[17]),
        .O(\Min_Read_Latency_Int[31]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .I1(S0_Read_Latency[14]),
        .I2(S0_Read_Latency[15]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .O(\Min_Read_Latency_Int[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .I1(S0_Read_Latency[12]),
        .I2(S0_Read_Latency[13]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .O(\Min_Read_Latency_Int[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .I1(S0_Read_Latency[10]),
        .I2(S0_Read_Latency[11]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .O(\Min_Read_Latency_Int[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .I1(S0_Read_Latency[8]),
        .I2(S0_Read_Latency[9]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .O(\Min_Read_Latency_Int[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_26__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .I1(S0_Read_Latency[14]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .I3(S0_Read_Latency[15]),
        .O(\Min_Read_Latency_Int[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_27__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .I1(S0_Read_Latency[12]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .I3(S0_Read_Latency[13]),
        .O(\Min_Read_Latency_Int[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .I1(S0_Read_Latency[10]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .I3(S0_Read_Latency[11]),
        .O(\Min_Read_Latency_Int[31]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .I1(S0_Read_Latency[8]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .I3(S0_Read_Latency[9]),
        .O(\Min_Read_Latency_Int[31]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_30__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .I1(S0_Read_Latency[6]),
        .I2(S0_Read_Latency[7]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .O(\Min_Read_Latency_Int[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_31__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .I1(S0_Read_Latency[4]),
        .I2(S0_Read_Latency[5]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .O(\Min_Read_Latency_Int[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_32__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .I1(S0_Read_Latency[2]),
        .I2(S0_Read_Latency[3]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .O(\Min_Read_Latency_Int[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_33__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .I1(S0_Read_Latency[0]),
        .I2(S0_Read_Latency[1]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .O(\Min_Read_Latency_Int[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .I1(S0_Read_Latency[6]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .I3(S0_Read_Latency[7]),
        .O(\Min_Read_Latency_Int[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .I1(S0_Read_Latency[4]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .I3(S0_Read_Latency[5]),
        .O(\Min_Read_Latency_Int[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_36__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .I1(S0_Read_Latency[2]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .I3(S0_Read_Latency[3]),
        .O(\Min_Read_Latency_Int[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_37__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .I1(S0_Read_Latency[0]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .I3(S0_Read_Latency[1]),
        .O(\Min_Read_Latency_Int[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .I1(S0_Read_Latency[30]),
        .I2(S0_Read_Latency[31]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .O(\Min_Read_Latency_Int[31]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .I1(S0_Read_Latency[28]),
        .I2(S0_Read_Latency[29]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .O(\Min_Read_Latency_Int[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .I1(S0_Read_Latency[26]),
        .I2(S0_Read_Latency[27]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .O(\Min_Read_Latency_Int[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .I1(S0_Read_Latency[24]),
        .I2(S0_Read_Latency[25]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .O(\Min_Read_Latency_Int[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_8__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .I1(S0_Read_Latency[30]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .I3(S0_Read_Latency[31]),
        .O(\Min_Read_Latency_Int[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_9__0 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .I1(S0_Read_Latency[28]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .I3(S0_Read_Latency[29]),
        .O(\Min_Read_Latency_Int[31]_i_9__0_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[0]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[10]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[11]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[12]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[13]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[14]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[15]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[16]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[17]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[18]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[19]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[1]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[20]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[21]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[22]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[23]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[24]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[25]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[26]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[27]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[28]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[29]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[2]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[30]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[31]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .S(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_12__0 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_21__0_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_12__0_n_0 ,\Min_Read_Latency_Int_reg[31]_i_12__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_12__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_22__0_n_0 ,\Min_Read_Latency_Int[31]_i_23__0_n_0 ,\Min_Read_Latency_Int[31]_i_24__0_n_0 ,\Min_Read_Latency_Int[31]_i_25__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_26__0_n_0 ,\Min_Read_Latency_Int[31]_i_27__0_n_0 ,\Min_Read_Latency_Int[31]_i_28__0_n_0 ,\Min_Read_Latency_Int[31]_i_29__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_21__0 
       (.CI(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_21__0_n_0 ,\Min_Read_Latency_Int_reg[31]_i_21__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_21__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_30__0_n_0 ,\Min_Read_Latency_Int[31]_i_31__0_n_0 ,\Min_Read_Latency_Int[31]_i_32__0_n_0 ,\Min_Read_Latency_Int[31]_i_33__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_34__0_n_0 ,\Min_Read_Latency_Int[31]_i_35__0_n_0 ,\Min_Read_Latency_Int[31]_i_36__0_n_0 ,\Min_Read_Latency_Int[31]_i_37__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_2__0 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3__0_n_0 ),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_4__0_n_0 ,\Min_Read_Latency_Int[31]_i_5__0_n_0 ,\Min_Read_Latency_Int[31]_i_6__0_n_0 ,\Min_Read_Latency_Int[31]_i_7__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_8__0_n_0 ,\Min_Read_Latency_Int[31]_i_9__0_n_0 ,\Min_Read_Latency_Int[31]_i_10__0_n_0 ,\Min_Read_Latency_Int[31]_i_11__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_3__0 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_12__0_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3__0_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_13__0_n_0 ,\Min_Read_Latency_Int[31]_i_14__0_n_0 ,\Min_Read_Latency_Int[31]_i_15__0_n_0 ,\Min_Read_Latency_Int[31]_i_16__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_17__0_n_0 ,\Min_Read_Latency_Int[31]_i_18__0_n_0 ,\Min_Read_Latency_Int[31]_i_19__0_n_0 ,\Min_Read_Latency_Int[31]_i_20__0_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[3]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[4]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[5]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[6]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[7]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[8]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[9]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .S(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    \Min_Write_Latency_Int[31]_i_1__0 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_min_Wr_Lat),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [16]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [17]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [18]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [19]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [20]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [21]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [22]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [23]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [24]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [25]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [26]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [27]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [28]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [29]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [30]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [31]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [9]),
        .S(Wr_cnt_ld));
  LUT5 #(
    .INIT(32'h00300000)) 
    No_Rd_Ready_i_1__0
       (.I0(No_Rd_Ready_reg_0),
        .I1(slot_0_axi_arready),
        .I2(slot_0_axi_arvalid),
        .I3(Rd_Lat_Start),
        .I4(rst_int_n),
        .O(No_Rd_Ready_i_1__0_n_0));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Rd_Ready_i_1__0_n_0),
        .Q(No_Rd_Ready_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h2200)) 
    No_Wr_Ready_i_1__0
       (.I0(slot_0_axi_awvalid),
        .I1(slot_0_axi_awready),
        .I2(No_Wr_Ready),
        .I3(rst_int_n),
        .O(No_Wr_Ready_i_1__0_n_0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Wr_Ready_i_1__0_n_0),
        .Q(No_Wr_Ready),
        .R(1'b0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue6_out),
        .Q(Rd_Add_Issue_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[0]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[10]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[11]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[12]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[13]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[14]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[15]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[16]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[17]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[18]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[19]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[1]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[20]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[21]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[22]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[23]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[24]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[25]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[26]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[27]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[28]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[29]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[2]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[30]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[31]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[32]),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[3]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[4]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[5]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[6]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[7]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[8]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[9]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_12),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [31]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Ovf),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [32]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [9]),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_11),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Ovf),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    Read_Latency_En_Int_i_1__0
       (.I0(rst_int_n),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(Metrics_Cnt_En),
        .I4(Use_Ext_Trigger),
        .I5(Ext_Trig_Metric_en),
        .O(Read_Latency_En_Int2_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int2_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1__0 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(S0_Read_Latency[0]),
        .O(\Read_Latency_Int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_12__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_13__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_14__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_15__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_16__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_17__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_18__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_19__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1__0 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_25__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_26__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_27__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_30__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_31__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_32__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_33__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_36__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_37__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_42__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_43__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_45__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_6__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_7__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_8__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_9__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_9__0_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1__0_n_0 ),
        .Q(S0_Read_Latency[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(S0_Read_Latency[10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(S0_Read_Latency[11]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[11]_i_1__0 
       (.CI(\Read_Latency_Int_reg[7]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[11]_i_1__0_n_0 ,\Read_Latency_Int_reg[11]_i_1__0_n_1 ,\Read_Latency_Int_reg[11]_i_1__0_n_2 ,\Read_Latency_Int_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[11]_i_2__0_n_0 ,\Read_Latency_Int[11]_i_3__0_n_0 ,\Read_Latency_Int[11]_i_4__0_n_0 ,\Read_Latency_Int[11]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[11:8]),
        .S({\Read_Latency_Int[11]_i_6__0_n_0 ,\Read_Latency_Int[11]_i_7__0_n_0 ,\Read_Latency_Int[11]_i_8__0_n_0 ,\Read_Latency_Int[11]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(S0_Read_Latency[12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(S0_Read_Latency[13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(S0_Read_Latency[14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(S0_Read_Latency[15]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[15]_i_1__0 
       (.CI(\Read_Latency_Int_reg[11]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[15]_i_1__0_n_0 ,\Read_Latency_Int_reg[15]_i_1__0_n_1 ,\Read_Latency_Int_reg[15]_i_1__0_n_2 ,\Read_Latency_Int_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[15]_i_2__0_n_0 ,\Read_Latency_Int[15]_i_3__0_n_0 ,\Read_Latency_Int[15]_i_4__0_n_0 ,\Read_Latency_Int[15]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[15:12]),
        .S({\Read_Latency_Int[15]_i_6__0_n_0 ,\Read_Latency_Int[15]_i_7__0_n_0 ,\Read_Latency_Int[15]_i_8__0_n_0 ,\Read_Latency_Int[15]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(S0_Read_Latency[16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(S0_Read_Latency[17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(S0_Read_Latency[18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(S0_Read_Latency[19]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[19]_i_1__0 
       (.CI(\Read_Latency_Int_reg[15]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[19]_i_1__0_n_0 ,\Read_Latency_Int_reg[19]_i_1__0_n_1 ,\Read_Latency_Int_reg[19]_i_1__0_n_2 ,\Read_Latency_Int_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[19]_i_2__0_n_0 ,\Read_Latency_Int[19]_i_3__0_n_0 ,\Read_Latency_Int[19]_i_4__0_n_0 ,\Read_Latency_Int[19]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[19:16]),
        .S({\Read_Latency_Int[19]_i_6__0_n_0 ,\Read_Latency_Int[19]_i_7__0_n_0 ,\Read_Latency_Int[19]_i_8__0_n_0 ,\Read_Latency_Int[19]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(S0_Read_Latency[1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(S0_Read_Latency[20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(S0_Read_Latency[21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(S0_Read_Latency[22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(S0_Read_Latency[23]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[23]_i_1__0 
       (.CI(\Read_Latency_Int_reg[19]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[23]_i_1__0_n_0 ,\Read_Latency_Int_reg[23]_i_1__0_n_1 ,\Read_Latency_Int_reg[23]_i_1__0_n_2 ,\Read_Latency_Int_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[23]_i_2__0_n_0 ,\Read_Latency_Int[23]_i_3__0_n_0 ,\Read_Latency_Int[23]_i_4__0_n_0 ,\Read_Latency_Int[23]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[23:20]),
        .S({\Read_Latency_Int[23]_i_6__0_n_0 ,\Read_Latency_Int[23]_i_7__0_n_0 ,\Read_Latency_Int[23]_i_8__0_n_0 ,\Read_Latency_Int[23]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(S0_Read_Latency[24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(S0_Read_Latency[25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(S0_Read_Latency[26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(S0_Read_Latency[27]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[27]_i_1__0 
       (.CI(\Read_Latency_Int_reg[23]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[27]_i_1__0_n_0 ,\Read_Latency_Int_reg[27]_i_1__0_n_1 ,\Read_Latency_Int_reg[27]_i_1__0_n_2 ,\Read_Latency_Int_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[27]_i_2__0_n_0 ,\Read_Latency_Int[27]_i_3__0_n_0 ,\Read_Latency_Int[27]_i_4__0_n_0 ,\Read_Latency_Int[27]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[27:24]),
        .S({\Read_Latency_Int[27]_i_6__0_n_0 ,\Read_Latency_Int[27]_i_7__0_n_0 ,\Read_Latency_Int[27]_i_8__0_n_0 ,\Read_Latency_Int[27]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(S0_Read_Latency[28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(S0_Read_Latency[29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(S0_Read_Latency[2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(S0_Read_Latency[30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S0_Read_Latency[31]),
        .R(Read_Latency_Int));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_10__0 
       (.CI(\Read_Latency_Int_reg[31]_i_11__0_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_10__0_n_0 ,\Read_Latency_Int_reg[31]_i_10__0_n_1 ,\Read_Latency_Int_reg[31]_i_10__0_n_2 ,\Read_Latency_Int_reg[31]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_12__0_n_0 ,\Read_Latency_Int[31]_i_13__0_n_0 ,\Read_Latency_Int[31]_i_14__0_n_0 ,\Read_Latency_Int[31]_i_15__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_16__0_n_0 ,\Read_Latency_Int[31]_i_17__0_n_0 ,\Read_Latency_Int[31]_i_18__0_n_0 ,\Read_Latency_Int[31]_i_19__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_11__0 
       (.CI(\Read_Latency_Int_reg[31]_i_20__0_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_11__0_n_0 ,\Read_Latency_Int_reg[31]_i_11__0_n_1 ,\Read_Latency_Int_reg[31]_i_11__0_n_2 ,\Read_Latency_Int_reg[31]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_21__0_n_0 ,\Read_Latency_Int[31]_i_22__0_n_0 ,\Read_Latency_Int[31]_i_23__0_n_0 ,\Read_Latency_Int[31]_i_24__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_25__0_n_0 ,\Read_Latency_Int[31]_i_26__0_n_0 ,\Read_Latency_Int[31]_i_27__0_n_0 ,\Read_Latency_Int[31]_i_28__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_20__0 
       (.CI(\Read_Latency_Int_reg[31]_i_29__0_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_20__0_n_0 ,\Read_Latency_Int_reg[31]_i_20__0_n_1 ,\Read_Latency_Int_reg[31]_i_20__0_n_2 ,\Read_Latency_Int_reg[31]_i_20__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_30__0_n_0 ,\Read_Latency_Int[31]_i_31__0_n_0 ,\Read_Latency_Int[31]_i_32__0_n_0 ,\Read_Latency_Int[31]_i_33__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_34__0_n_0 ,\Read_Latency_Int[31]_i_35__0_n_0 ,\Read_Latency_Int[31]_i_36__0_n_0 ,\Read_Latency_Int[31]_i_37__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_29__0 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_29__0_n_0 ,\Read_Latency_Int_reg[31]_i_29__0_n_1 ,\Read_Latency_Int_reg[31]_i_29__0_n_2 ,\Read_Latency_Int_reg[31]_i_29__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_38__0_n_0 ,\Read_Latency_Int[31]_i_39__0_n_0 ,\Read_Latency_Int[31]_i_40__0_n_0 ,\Read_Latency_Int[31]_i_41__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_42__0_n_0 ,\Read_Latency_Int[31]_i_43__0_n_0 ,\Read_Latency_Int[31]_i_44__0_n_0 ,\Read_Latency_Int[31]_i_45__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_2__0 
       (.CI(\Read_Latency_Int_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_2__0_n_1 ,\Read_Latency_Int_reg[31]_i_2__0_n_2 ,\Read_Latency_Int_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Read_Latency_Int[31]_i_3__0_n_0 ,\Read_Latency_Int[31]_i_4__0_n_0 ,\Read_Latency_Int[31]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[31:28]),
        .S({\Read_Latency_Int[31]_i_6__0_n_0 ,\Read_Latency_Int[31]_i_7__0_n_0 ,\Read_Latency_Int[31]_i_8__0_n_0 ,\Read_Latency_Int[31]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(S0_Read_Latency[3]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[3]_i_1__0_n_0 ,\Read_Latency_Int_reg[3]_i_1__0_n_1 ,\Read_Latency_Int_reg[3]_i_1__0_n_2 ,\Read_Latency_Int_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Read_Latency_Int[3]_i_2__0_n_0 ,\Read_Latency_Int[3]_i_3__0_n_0 ,\Read_Latency_Int[3]_i_4__0_n_0 ,\Read_Latency_Int[3]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[3:0]),
        .S({\Read_Latency_Int[3]_i_6__0_n_0 ,\Read_Latency_Int[3]_i_7__0_n_0 ,\Read_Latency_Int[3]_i_8__0_n_0 ,\Read_Latency_Int[3]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(S0_Read_Latency[4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(S0_Read_Latency[5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(S0_Read_Latency[6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(S0_Read_Latency[7]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[7]_i_1__0 
       (.CI(\Read_Latency_Int_reg[3]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[7]_i_1__0_n_0 ,\Read_Latency_Int_reg[7]_i_1__0_n_1 ,\Read_Latency_Int_reg[7]_i_1__0_n_2 ,\Read_Latency_Int_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[7]_i_2__0_n_0 ,\Read_Latency_Int[7]_i_3__0_n_0 ,\Read_Latency_Int[7]_i_4__0_n_0 ,\Read_Latency_Int[7]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[7:4]),
        .S({\Read_Latency_Int[7]_i_6__0_n_0 ,\Read_Latency_Int[7]_i_7__0_n_0 ,\Read_Latency_Int[7]_i_8__0_n_0 ,\Read_Latency_Int[7]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(S0_Read_Latency[8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(S0_Read_Latency[9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One_D10),
        .Q(Read_Latency_One_D1),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    Read_Latency_One_i_2__0
       (.I0(E),
        .I1(First_Read),
        .I2(Rd_Lat_Start),
        .I3(Last_Read_buf),
        .I4(Rd_Lat_End),
        .I5(First_Read_reg),
        .O(rd_latency_end));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'h0888C88888888888)) 
    Read_going_on_i_1__0
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_0_axi_rready),
        .I3(slot_0_axi_rvalid),
        .I4(slot_0_axi_rlast),
        .I5(Read_Beat_Cnt_En1),
        .O(Read_going_on_i_1__0_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1__0_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  FDRE \S_Null_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(S0_S_Null_Byte_Cnt),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_1__0 
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wlast),
        .I3(rst_int_n),
        .O(Write_iss_going_on));
  LUT2 #(
    .INIT(4'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_2__0 
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .O(Wr_Idle));
  LUT1 #(
    .INIT(2'h1)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_4__0 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[0]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_4__0_n_0 ));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[0]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_7 }),
        .S({Slv_Wr_Idle_Cnt_i_reg[3:1],\Slv_Wr_Idle_Cnt_i[0]_i_4__0_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[10]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[11]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[12]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[15:12]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[13]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[14]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[15]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[16]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1__0_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[19:16]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[17]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[18]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[19]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[1]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[20]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1__0_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[23:20]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[21]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[22]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[23]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[24]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1__0_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[27:24]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[25]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[26]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[27]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[28]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED [3],\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[31:28]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[29]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[2]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[30]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[31]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[3]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[4]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3__0_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[7:4]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[5]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[6]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[7]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[8]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1__0_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[11:8]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1__0_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[9]),
        .R(Write_iss_going_on));
  LUT4 #(
    .INIT(16'h8000)) 
    \Slv_Wr_Idle_Fifo_Wr_data[31]_i_1__0 
       (.I0(rst_int_n),
        .I1(slot_0_axi_wready),
        .I2(slot_0_axi_wvalid),
        .I3(slot_0_axi_wlast),
        .O(Slv_Wr_Idle_Fifo_Wr_data));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[0]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[10]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[11]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[12]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[13]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[14]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[15]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[16]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[17]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[18]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[19]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[1]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[20]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[21]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[22]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[23]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[24]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[25]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[26]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[27]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[28]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[29]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[2]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[30]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[31]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[3]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[4]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[5]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[6]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[7]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[8]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[9]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h50)) 
    Wr_Add_Issue_i_1__0
       (.I0(No_Wr_Ready),
        .I1(slot_0_axi_awready),
        .I2(slot_0_axi_awvalid),
        .O(Wr_Add_Issue_i_1__0_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1__0_n_0),
        .Q(Wr_Add_Issue_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'hB)) 
    \Write_Beat_Cnt_i[0]_i_1__0 
       (.I0(Last_fifo_Wr_en),
        .I1(rst_int_n),
        .O(Write_Byte_Cnt_i));
  LUT1 #(
    .INIT(2'h1)) 
    \Write_Beat_Cnt_i[0]_i_3__0 
       (.I0(Write_Beat_Cnt_i_reg[0]),
        .O(\Write_Beat_Cnt_i[0]_i_3__0_n_0 ));
  FDSE \Write_Beat_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[0]),
        .S(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[0]_i_2__0_n_0 ,\Write_Beat_Cnt_i_reg[0]_i_2__0_n_1 ,\Write_Beat_Cnt_i_reg[0]_i_2__0_n_2 ,\Write_Beat_Cnt_i_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\Write_Beat_Cnt_i_reg[0]_i_2__0_n_4 ,\Write_Beat_Cnt_i_reg[0]_i_2__0_n_5 ,\Write_Beat_Cnt_i_reg[0]_i_2__0_n_6 ,\Write_Beat_Cnt_i_reg[0]_i_2__0_n_7 }),
        .S({Write_Beat_Cnt_i_reg[3:1],\Write_Beat_Cnt_i[0]_i_3__0_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[10]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[11]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[12]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[12]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[8]_i_1__0_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[12]_i_1__0_n_0 ,\Write_Beat_Cnt_i_reg[12]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[12]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[12]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[12]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[12]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[12]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[15:12]));
  FDRE \Write_Beat_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[13]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[14]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[15]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[16]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[16]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[12]_i_1__0_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[16]_i_1__0_n_0 ,\Write_Beat_Cnt_i_reg[16]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[16]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[16]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[16]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[16]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[16]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[19:16]));
  FDRE \Write_Beat_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[17]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[18]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[19]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[1]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[20]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[20]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[16]_i_1__0_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[20]_i_1__0_n_0 ,\Write_Beat_Cnt_i_reg[20]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[20]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[20]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[20]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[20]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[20]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[23:20]));
  FDRE \Write_Beat_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[21]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[22]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[23]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[24]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[24]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[20]_i_1__0_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[24]_i_1__0_n_0 ,\Write_Beat_Cnt_i_reg[24]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[24]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[24]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[24]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[24]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[24]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[27:24]));
  FDRE \Write_Beat_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[25]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[26]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[27]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[28]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[28]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_Write_Beat_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED [3],\Write_Beat_Cnt_i_reg[28]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[28]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[28]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[28]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[28]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[28]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[31:28]));
  FDRE \Write_Beat_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[29]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[2]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[30]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[31]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[3]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[4]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[4]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[0]_i_2__0_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[4]_i_1__0_n_0 ,\Write_Beat_Cnt_i_reg[4]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[4]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[4]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[4]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[4]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[4]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[7:4]));
  FDRE \Write_Beat_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[5]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1__0_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[6]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1__0_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[7]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1__0_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[8]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[8]_i_1__0 
       (.CI(\Write_Beat_Cnt_i_reg[4]_i_1__0_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[8]_i_1__0_n_0 ,\Write_Beat_Cnt_i_reg[8]_i_1__0_n_1 ,\Write_Beat_Cnt_i_reg[8]_i_1__0_n_2 ,\Write_Beat_Cnt_i_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[8]_i_1__0_n_4 ,\Write_Beat_Cnt_i_reg[8]_i_1__0_n_5 ,\Write_Beat_Cnt_i_reg[8]_i_1__0_n_6 ,\Write_Beat_Cnt_i_reg[8]_i_1__0_n_7 }),
        .S(Write_Beat_Cnt_i_reg[11:8]));
  FDRE \Write_Beat_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1__0_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[9]),
        .R(Write_Byte_Cnt_i));
  LUT2 #(
    .INIT(4'h8)) 
    Write_Beat_d1_i_1__0
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .O(p_39_in));
  FDRE Write_Beat_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_39_in),
        .Q(Write_Beat_d1),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_2__0 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .I1(Write_Byte_Cnt_i_reg[2]),
        .O(\Write_Byte_Cnt_i[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_3__0 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .I1(Write_Byte_Cnt_i_reg[1]),
        .O(\Write_Byte_Cnt_i[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_4__0 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .I1(Write_Byte_Cnt_i_reg[0]),
        .O(\Write_Byte_Cnt_i[0]_i_4__0_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[0]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[0]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[0]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[0]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\wr_byte_cnt_d1_reg_n_0_[2] ,\wr_byte_cnt_d1_reg_n_0_[1] ,\wr_byte_cnt_d1_reg_n_0_[0] }),
        .O({\Write_Byte_Cnt_i_reg[0]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[0]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[0]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[0]_i_1__0_n_7 }),
        .S({Write_Byte_Cnt_i_reg[3],\Write_Byte_Cnt_i[0]_i_2__0_n_0 ,\Write_Byte_Cnt_i[0]_i_3__0_n_0 ,\Write_Byte_Cnt_i[0]_i_4__0_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[10]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[11]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[12]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[12]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[8]_i_1__0_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[12]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[12]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[12]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[12]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[12]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[12]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[12]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[15:12]));
  FDRE \Write_Byte_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[13]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[14]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[15]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[16]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[16]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[12]_i_1__0_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[16]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[16]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[16]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[16]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[16]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[16]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[16]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[19:16]));
  FDRE \Write_Byte_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[17]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[18]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[19]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[1]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[20]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[20]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[16]_i_1__0_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[20]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[20]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[20]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[20]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[20]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[20]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[20]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[23:20]));
  FDRE \Write_Byte_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[21]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[22]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[23]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[24]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[24]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[20]_i_1__0_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[24]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[24]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[24]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[24]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[24]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[24]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[24]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[27:24]));
  FDRE \Write_Byte_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[25]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[26]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[27]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[28]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[28]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_Write_Byte_Cnt_i_reg[28]_i_1__0_CO_UNCONNECTED [3],\Write_Byte_Cnt_i_reg[28]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[28]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[28]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[28]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[28]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[28]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[31:28]));
  FDRE \Write_Byte_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[29]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[2]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[30]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[31]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[3]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[4]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[4]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[0]_i_1__0_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[4]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[4]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[4]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[4]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[4]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[4]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[4]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[7:4]));
  FDRE \Write_Byte_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[5]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1__0_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[6]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1__0_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[7]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1__0_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[8]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[8]_i_1__0 
       (.CI(\Write_Byte_Cnt_i_reg[4]_i_1__0_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[8]_i_1__0_n_0 ,\Write_Byte_Cnt_i_reg[8]_i_1__0_n_1 ,\Write_Byte_Cnt_i_reg[8]_i_1__0_n_2 ,\Write_Byte_Cnt_i_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[8]_i_1__0_n_4 ,\Write_Byte_Cnt_i_reg[8]_i_1__0_n_5 ,\Write_Byte_Cnt_i_reg[8]_i_1__0_n_6 ,\Write_Byte_Cnt_i_reg[8]_i_1__0_n_7 }),
        .S(Write_Byte_Cnt_i_reg[11:8]));
  FDRE \Write_Byte_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1__0_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[9]),
        .R(Write_Byte_Cnt_i));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    Write_Latency_En_Int_i_1__0
       (.I0(rst_int_n),
        .I1(wid_match_reg_d2),
        .I2(F34_Rd_Vld_reg_d2),
        .I3(Metrics_Cnt_En),
        .I4(Use_Ext_Trigger),
        .I5(Ext_Trig_Metric_en),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En_Int_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \Write_Latency_Int[31]_i_1__0 
       (.I0(wid_match_reg_d2),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_Int0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Write_Latency_Int_reg[31]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Write_Latency_Int_reg[31]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Write_Latency_Int_reg[31]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Write_Latency_Int_reg[31]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Write_Latency_Int_reg[31]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Write_Latency_Int_reg[31]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Write_Latency_Int_reg[31]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Write_Latency_Int_reg[31]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Write_Latency_Int_reg[31]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Write_Latency_Int_reg[31]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Write_Latency_Int_reg[31]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Write_Latency_Int_reg[31]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Write_Latency_Int_reg[31]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Write_Latency_Int_reg[31]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Write_Latency_Int_reg[31]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Write_Latency_Int_reg[31]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Write_Latency_Int_reg[31]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Write_Latency_Int_reg[31]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Write_Latency_Int_reg[31]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Write_Latency_Int_reg[31]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Write_Latency_Int_reg[31]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Write_Latency_Int_reg[31]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Write_Latency_Int_reg[31]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Write_Latency_Int_reg[31]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Write_Latency_Int_reg[31]_0 [31]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Write_Latency_Int_reg[31]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Write_Latency_Int_reg[31]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Write_Latency_Int_reg[31]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Write_Latency_Int_reg[31]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Write_Latency_Int_reg[31]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Write_Latency_Int_reg[31]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Write_Latency_Int_reg[31]_0 [9]),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Write_going_on_i_1__0
       (.I0(Write_going_on),
        .I1(rst_int_n),
        .I2(slot_0_axi_wlast),
        .I3(slot_0_axi_wvalid),
        .I4(slot_0_axi_wready),
        .O(Write_going_on_i_1__0_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_1__0_n_0),
        .Q(Write_going_on),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h0C88CC88)) 
    Write_iss_going_on_i_1__0
       (.I0(Write_iss_going_on_reg_n_0),
        .I1(rst_int_n),
        .I2(slot_0_axi_wlast),
        .I3(slot_0_axi_wvalid),
        .I4(slot_0_axi_wready),
        .O(Write_iss_going_on_i_1__0_n_0));
  FDRE Write_iss_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_iss_going_on_i_1__0_n_0),
        .Q(Write_iss_going_on_reg_n_0),
        .R(1'b0));
  FDRE awid_match_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(id_matched_return07_out),
        .Q(awid_match_d1),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_2),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Q(Ext_Triggers_Sync_d1),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n),
        .\s_level_out_bus_d1_cdc_to_reg[1]_0 (\s_level_out_bus_d1_cdc_to_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1__0 
       (.I0(num_read_beat_reg[0]),
        .O(\num_rd_beats[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1__0 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .O(\num_rd_beats[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1__0 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[2]),
        .O(\num_rd_beats[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1__0 
       (.I0(num_read_beat_reg[1]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[2]),
        .I3(num_read_beat_reg[3]),
        .O(\num_rd_beats[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1__0 
       (.I0(num_read_beat_reg[2]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[3]),
        .I4(num_read_beat_reg[4]),
        .O(\num_rd_beats[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1__0 
       (.I0(num_read_beat_reg[3]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[0]),
        .I3(num_read_beat_reg[2]),
        .I4(num_read_beat_reg[4]),
        .I5(num_read_beat_reg[5]),
        .O(\num_rd_beats[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1__0 
       (.I0(\num_rd_beats[8]_i_3__0_n_0 ),
        .I1(num_read_beat_reg[6]),
        .O(\num_rd_beats[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1__0 
       (.I0(\num_rd_beats[8]_i_3__0_n_0 ),
        .I1(num_read_beat_reg[6]),
        .I2(num_read_beat_reg[7]),
        .O(\num_rd_beats[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1__0 
       (.I0(slot_0_axi_rready),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rlast),
        .O(num_read_beat0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2__0 
       (.I0(num_read_beat_reg[6]),
        .I1(\num_rd_beats[8]_i_3__0_n_0 ),
        .I2(num_read_beat_reg[7]),
        .I3(num_read_beat_reg[8]),
        .O(\num_rd_beats[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3__0 
       (.I0(num_read_beat_reg[5]),
        .I1(num_read_beat_reg[3]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[0]),
        .I4(num_read_beat_reg[2]),
        .I5(num_read_beat_reg[4]),
        .O(\num_rd_beats[8]_i_3__0_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[0]_i_1__0_n_0 ),
        .Q(num_rd_beats[0]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[1]_i_1__0_n_0 ),
        .Q(num_rd_beats[1]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[2]_i_1__0_n_0 ),
        .Q(num_rd_beats[2]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[3]_i_1__0_n_0 ),
        .Q(num_rd_beats[3]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[4]_i_1__0_n_0 ),
        .Q(num_rd_beats[4]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[5]_i_1__0_n_0 ),
        .Q(num_rd_beats[5]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[6]_i_1__0_n_0 ),
        .Q(num_rd_beats[6]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[7]_i_1__0_n_0 ),
        .Q(num_rd_beats[7]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[8]_i_2__0_n_0 ),
        .Q(num_rd_beats[8]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1__0 
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rready),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_read_beat[8]_i_2__0 
       (.I0(slot_0_axi_rready),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rlast),
        .O(num_read_beat043_out));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[0]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[0]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[1]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[1]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[2]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[2]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[3]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[3]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[4]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[4]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[5]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[5]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[6]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[6]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[7]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[7]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[8]_i_2__0_n_0 ),
        .Q(num_read_beat_reg[8]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf rd_latency_cnt_inst
       (.\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .Q({Read_Latency_Cnt_Ovf,Read_Latency_Cnt_Out}),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20 rd_latency_fifo_inst
       (.E(Rd_Latency_Fifo_Wr_En_reg_0),
        .En_Id_Based(En_Id_Based),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(\wptr_reg[4]_2 ),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2),
        .Rd_Latency_Fifo_Wr_En(Rd_Latency_Fifo_Wr_En),
        .Rd_Latency_Fifo_Wr_En_reg(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D10(Read_Latency_One_D10),
        .Read_Latency_One_D1_reg(Read_Latency_One_reg_n_0),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[32]_0 (Rd_Latency_Fifo_Rd_Data),
        .\dout_reg[32]_1 (\dout_reg[32]_4 ),
        .full_reg_0(rd_latency_fifo_inst_n_11),
        .id_matched_return01_out(id_matched_return01_out),
        .rd_latency_end(rd_latency_end),
        .rid_match_reg(rid_match_reg),
        .\rptr_reg[4]_0 (\rptr_reg[4]_0 ),
        .rst_int_n(rst_int_n),
        .rst_int_n_reg(rd_latency_fifo_inst_n_12),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en));
  FDRE rid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(id_matched_return01_out),
        .Q(rid_match_reg),
        .R(Wr_cnt_ld));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(core_aresetn),
        .Q(rst_int_n),
        .R(Metrics_Cnt_Reset));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_10__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .O(update_max_Wr_Lat_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .O(update_max_Wr_Lat_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_13__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_14__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_15__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_16__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .O(update_max_Wr_Lat_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .O(update_max_Wr_Lat_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_19__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .O(update_max_Wr_Lat_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_20__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .O(update_max_Wr_Lat_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_24__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_25__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_26__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .O(update_max_Wr_Lat_i_26__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .O(update_max_Wr_Lat_i_27__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .O(update_max_Wr_Lat_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .O(update_max_Wr_Lat_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_30__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_31__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_32__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_33__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .O(update_max_Wr_Lat_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_35__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .O(update_max_Wr_Lat_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_36__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .O(update_max_Wr_Lat_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_37__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .O(update_max_Wr_Lat_i_37__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_8__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .O(update_max_Wr_Lat_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_9__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .O(update_max_Wr_Lat_i_9__0_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_max_Wr_Lat_reg_0),
        .Q(update_max_Wr_Lat),
        .R(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_12__0
       (.CI(update_max_Wr_Lat_reg_i_21__0_n_0),
        .CO({update_max_Wr_Lat_reg_i_12__0_n_0,update_max_Wr_Lat_reg_i_12__0_n_1,update_max_Wr_Lat_reg_i_12__0_n_2,update_max_Wr_Lat_reg_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_22__0_n_0,update_max_Wr_Lat_i_23__0_n_0,update_max_Wr_Lat_i_24__0_n_0,update_max_Wr_Lat_i_25__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_26__0_n_0,update_max_Wr_Lat_i_27__0_n_0,update_max_Wr_Lat_i_28__0_n_0,update_max_Wr_Lat_i_29__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_21__0
       (.CI(1'b0),
        .CO({update_max_Wr_Lat_reg_i_21__0_n_0,update_max_Wr_Lat_reg_i_21__0_n_1,update_max_Wr_Lat_reg_i_21__0_n_2,update_max_Wr_Lat_reg_i_21__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_30__0_n_0,update_max_Wr_Lat_i_31__0_n_0,update_max_Wr_Lat_i_32__0_n_0,update_max_Wr_Lat_i_33__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_34__0_n_0,update_max_Wr_Lat_i_35__0_n_0,update_max_Wr_Lat_i_36__0_n_0,update_max_Wr_Lat_i_37__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_2__0
       (.CI(update_max_Wr_Lat_reg_i_3__0_n_0),
        .CO({O291,update_max_Wr_Lat_reg_i_2__0_n_1,update_max_Wr_Lat_reg_i_2__0_n_2,update_max_Wr_Lat_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_4__0_n_0,update_max_Wr_Lat_i_5__0_n_0,update_max_Wr_Lat_i_6__0_n_0,update_max_Wr_Lat_i_7__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_8__0_n_0,update_max_Wr_Lat_i_9__0_n_0,update_max_Wr_Lat_i_10__0_n_0,update_max_Wr_Lat_i_11__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_3__0
       (.CI(update_max_Wr_Lat_reg_i_12__0_n_0),
        .CO({update_max_Wr_Lat_reg_i_3__0_n_0,update_max_Wr_Lat_reg_i_3__0_n_1,update_max_Wr_Lat_reg_i_3__0_n_2,update_max_Wr_Lat_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_13__0_n_0,update_max_Wr_Lat_i_14__0_n_0,update_max_Wr_Lat_i_15__0_n_0,update_max_Wr_Lat_i_16__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_17__0_n_0,update_max_Wr_Lat_i_18__0_n_0,update_max_Wr_Lat_i_19__0_n_0,update_max_Wr_Lat_i_20__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_10__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_13__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [23]),
        .O(update_min_Wr_Lat_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_14__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [21]),
        .O(update_min_Wr_Lat_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_15__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [19]),
        .O(update_min_Wr_Lat_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_16__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [17]),
        .O(update_min_Wr_Lat_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_19__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_20__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [15]),
        .O(update_min_Wr_Lat_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [13]),
        .O(update_min_Wr_Lat_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [11]),
        .O(update_min_Wr_Lat_i_24__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [9]),
        .O(update_min_Wr_Lat_i_25__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_26__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_26__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_27__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_30__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [7]),
        .O(update_min_Wr_Lat_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_31__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [5]),
        .O(update_min_Wr_Lat_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_32__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [3]),
        .O(update_min_Wr_Lat_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_33__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [1]),
        .O(update_min_Wr_Lat_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_35__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_36__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_37__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_37__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [31]),
        .O(update_min_Wr_Lat_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [29]),
        .O(update_min_Wr_Lat_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [27]),
        .O(update_min_Wr_Lat_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [25]),
        .O(update_min_Wr_Lat_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_8__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_9__0
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_9__0_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_min_Wr_Lat_reg_0),
        .Q(update_min_Wr_Lat),
        .R(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_12__0
       (.CI(update_min_Wr_Lat_reg_i_21__0_n_0),
        .CO({update_min_Wr_Lat_reg_i_12__0_n_0,update_min_Wr_Lat_reg_i_12__0_n_1,update_min_Wr_Lat_reg_i_12__0_n_2,update_min_Wr_Lat_reg_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_22__0_n_0,update_min_Wr_Lat_i_23__0_n_0,update_min_Wr_Lat_i_24__0_n_0,update_min_Wr_Lat_i_25__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_26__0_n_0,update_min_Wr_Lat_i_27__0_n_0,update_min_Wr_Lat_i_28__0_n_0,update_min_Wr_Lat_i_29__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_21__0
       (.CI(1'b0),
        .CO({update_min_Wr_Lat_reg_i_21__0_n_0,update_min_Wr_Lat_reg_i_21__0_n_1,update_min_Wr_Lat_reg_i_21__0_n_2,update_min_Wr_Lat_reg_i_21__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_30__0_n_0,update_min_Wr_Lat_i_31__0_n_0,update_min_Wr_Lat_i_32__0_n_0,update_min_Wr_Lat_i_33__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_34__0_n_0,update_min_Wr_Lat_i_35__0_n_0,update_min_Wr_Lat_i_36__0_n_0,update_min_Wr_Lat_i_37__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_2__0
       (.CI(update_min_Wr_Lat_reg_i_3__0_n_0),
        .CO({O292,update_min_Wr_Lat_reg_i_2__0_n_1,update_min_Wr_Lat_reg_i_2__0_n_2,update_min_Wr_Lat_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_4__0_n_0,update_min_Wr_Lat_i_5__0_n_0,update_min_Wr_Lat_i_6__0_n_0,update_min_Wr_Lat_i_7__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_8__0_n_0,update_min_Wr_Lat_i_9__0_n_0,update_min_Wr_Lat_i_10__0_n_0,update_min_Wr_Lat_i_11__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_3__0
       (.CI(update_min_Wr_Lat_reg_i_12__0_n_0),
        .CO({update_min_Wr_Lat_reg_i_3__0_n_0,update_min_Wr_Lat_reg_i_3__0_n_1,update_min_Wr_Lat_reg_i_3__0_n_2,update_min_Wr_Lat_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_13__0_n_0,update_min_Wr_Lat_i_14__0_n_0,update_min_Wr_Lat_i_15__0_n_0,update_min_Wr_Lat_i_16__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_17__0_n_0,update_min_Wr_Lat_i_18__0_n_0,update_min_Wr_Lat_i_19__0_n_0,update_min_Wr_Lat_i_20__0_n_0}));
  FDRE wid_match_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(wid_match_reg),
        .Q(wid_match_reg_d2),
        .R(1'b0));
  FDRE wid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wid_match_reg_reg_0),
        .Q(wid_match_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[0]_i_1 
       (.I0(slot_0_axi_wstrb[1]),
        .I1(slot_0_axi_wstrb[0]),
        .I2(slot_0_axi_wstrb[3]),
        .I3(slot_0_axi_wstrb[2]),
        .O(wr_byte_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[1]_i_1 
       (.I0(slot_0_axi_wstrb[2]),
        .I1(slot_0_axi_wstrb[1]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[3]),
        .O(wr_byte_cnt[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[2]_i_1 
       (.I0(slot_0_axi_wstrb[3]),
        .I1(slot_0_axi_wstrb[2]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .O(wr_byte_cnt[2]));
  FDRE \wr_byte_cnt_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_21 wr_latency_cnt_inst
       (.\Count_Out_i_reg[32]_0 (\Count_Out_i_reg[32] ),
        .Data_valid_reg1(Data_valid_reg1),
        .Data_valid_reg2(Data_valid_reg2),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .SR(Wr_cnt_ld),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    wr_latency_end_d1_i_1__0
       (.I0(Last_Write),
        .I1(First_Write),
        .I2(Wr_Lat_Start),
        .I3(Last_fifo_Wr_en),
        .I4(Wr_Lat_End),
        .I5(First_Write_d1),
        .O(wr_latency_end));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_end_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end_d1),
        .Q(wr_latency_end_d2),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_start_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start_d1),
        .Q(wr_latency_start_d2),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_metric_calc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_calc__xdcDup__1
   (F1_Rd_Data,
    F2_Rd_Data,
    FBC_Rd_Data,
    FWL_Rd_Data,
    FSWI_Rd_Data,
    Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    FBC_Rd_Vld,
    E,
    S1_Read_Byte_Cnt_En,
    rid_match_reg,
    F34_Rd_Vld_reg__0,
    F12_Rd_Vld,
    wid_match_reg,
    Read_Latency_En,
    FSWI_Rd_Vld,
    Mst_Rd_Idle_Cnt_En,
    Num_BValids_En,
    FWL_Rd_Vld,
    Num_RLasts_En,
    Wr_Add_Issue_reg_0,
    Beat_fifo_Wr_en,
    ARID_reg,
    Rd_Add_Issue_reg_0,
    S1_S_Null_Byte_Cnt,
    Ext_Trig_Metric_en,
    update_max_Wr_Lat,
    update_min_Wr_Lat,
    No_Rd_Ready_reg_0,
    Q,
    \dout_reg[32] ,
    FBC_Rd_Vld_reg_0,
    FBC_Rd_Vld_reg_1,
    FBC_Rd_Vld_reg_2,
    FBC_Rd_Vld_reg_3,
    FBC_Rd_Vld_reg_4,
    FBC_Rd_Vld_reg_5,
    FBC_Rd_Vld_reg_6,
    FBC_Rd_Vld_reg_7,
    FBC_Rd_Vld_reg_8,
    FBC_Rd_Vld_reg_9,
    FBC_Rd_Vld_reg_10,
    FBC_Rd_Vld_reg_11,
    FBC_Rd_Vld_reg_12,
    FBC_Rd_Vld_reg_13,
    FBC_Rd_Vld_reg_14,
    FBC_Rd_Vld_reg_15,
    FSWI_Rd_Vld_reg_0,
    \dout_reg[0] ,
    \rptr_reg[4] ,
    \wptr_reg[4] ,
    \wptr_reg[4]_0 ,
    \wptr_reg[4]_1 ,
    Write_iss_going_on_reg_0,
    \wptr_reg[4]_2 ,
    \rptr_reg[4]_0 ,
    Rd_Latency_Fifo_Wr_En_reg_0,
    Ext_Trig_Metric_en_reg_0,
    Ext_Trig_Metric_en_reg_1,
    Beat_fifo_Wr_en_reg_0,
    Ext_Trig_Metric_en_reg_2,
    \wptr_reg[4]_3 ,
    \wptr_reg[4]_4 ,
    \wptr_reg[4]_5 ,
    \wptr_reg[4]_6 ,
    \wptr_reg[4]_7 ,
    \wptr_reg[4]_8 ,
    \wptr_reg[4]_9 ,
    slot_1_axi_arready_0,
    p_54_in,
    F1_Wr_Data,
    \rptr_reg[4]_1 ,
    \rptr_reg[4]_2 ,
    \rptr_reg[4]_3 ,
    \rptr_reg[4]_4 ,
    \rptr_reg[4]_5 ,
    \rptr_reg[4]_6 ,
    \rptr_reg[4]_7 ,
    \rptr_reg[4]_8 ,
    \rptr_reg[4]_9 ,
    \dout_reg[1] ,
    \dout_reg[1]_0 ,
    \dout_reg[1]_1 ,
    \dout_reg[3] ,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[4] ,
    \dout_reg[4]_0 ,
    \dout_reg[4]_1 ,
    \dout_reg[5] ,
    \dout_reg[5]_0 ,
    \dout_reg[5]_1 ,
    \dout_reg[6] ,
    \dout_reg[6]_0 ,
    \dout_reg[6]_1 ,
    \dout_reg[7] ,
    \dout_reg[7]_0 ,
    \dout_reg[7]_1 ,
    \dout_reg[8] ,
    \dout_reg[8]_0 ,
    \dout_reg[8]_1 ,
    \dout_reg[9] ,
    \dout_reg[9]_0 ,
    \dout_reg[9]_1 ,
    \dout_reg[10] ,
    \dout_reg[10]_0 ,
    \dout_reg[10]_1 ,
    \dout_reg[11] ,
    \dout_reg[11]_0 ,
    \dout_reg[11]_1 ,
    \dout_reg[12] ,
    \dout_reg[12]_0 ,
    \dout_reg[12]_1 ,
    \dout_reg[13] ,
    \dout_reg[13]_0 ,
    \dout_reg[13]_1 ,
    \dout_reg[14] ,
    \dout_reg[14]_0 ,
    \dout_reg[14]_1 ,
    \dout_reg[15] ,
    \dout_reg[15]_0 ,
    \dout_reg[15]_1 ,
    \dout_reg[16] ,
    \dout_reg[16]_0 ,
    \dout_reg[16]_1 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ,
    \Read_Latency_Int_reg[17]_0 ,
    \Max_Read_Latency_Int_reg[16]_0 ,
    \Read_Latency_Int_reg[17]_1 ,
    \Read_Latency_Int_reg[17]_2 ,
    \Read_Latency_Int_reg[18]_0 ,
    \Read_Latency_Int_reg[18]_1 ,
    \Read_Latency_Int_reg[18]_2 ,
    \Read_Latency_Int_reg[19]_0 ,
    \Read_Latency_Int_reg[19]_1 ,
    \Read_Latency_Int_reg[19]_2 ,
    \Read_Latency_Int_reg[20]_0 ,
    \Read_Latency_Int_reg[20]_1 ,
    \Read_Latency_Int_reg[20]_2 ,
    \Read_Latency_Int_reg[21]_0 ,
    \Read_Latency_Int_reg[21]_1 ,
    \Read_Latency_Int_reg[21]_2 ,
    \Read_Latency_Int_reg[22]_0 ,
    \Read_Latency_Int_reg[22]_1 ,
    \Read_Latency_Int_reg[22]_2 ,
    \Read_Latency_Int_reg[23]_0 ,
    \Read_Latency_Int_reg[23]_1 ,
    \Read_Latency_Int_reg[23]_2 ,
    \Read_Latency_Int_reg[24]_0 ,
    \Read_Latency_Int_reg[24]_1 ,
    \Read_Latency_Int_reg[24]_2 ,
    \Read_Latency_Int_reg[25]_0 ,
    \Read_Latency_Int_reg[25]_1 ,
    \Read_Latency_Int_reg[25]_2 ,
    \Read_Latency_Int_reg[26]_0 ,
    \Read_Latency_Int_reg[26]_1 ,
    \Read_Latency_Int_reg[26]_2 ,
    \Read_Latency_Int_reg[27]_0 ,
    \Read_Latency_Int_reg[27]_1 ,
    \Read_Latency_Int_reg[27]_2 ,
    \Read_Latency_Int_reg[28]_0 ,
    \Read_Latency_Int_reg[28]_1 ,
    \Read_Latency_Int_reg[28]_2 ,
    \Read_Latency_Int_reg[29]_0 ,
    \Read_Latency_Int_reg[29]_1 ,
    \Read_Latency_Int_reg[29]_2 ,
    \Read_Latency_Int_reg[30]_0 ,
    \Read_Latency_Int_reg[30]_1 ,
    \Read_Latency_Int_reg[30]_2 ,
    \Read_Latency_Int_reg[31]_0 ,
    \Read_Latency_Int_reg[31]_1 ,
    \Read_Latency_Int_reg[31]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    D,
    FSWI_Rd_Vld_reg_1,
    FSWI_Rd_Vld_reg_2,
    FSWI_Rd_Vld_reg_3,
    FSWI_Rd_Vld_reg_4,
    FSWI_Rd_Vld_reg_5,
    FSWI_Rd_Vld_reg_6,
    FSWI_Rd_Vld_reg_7,
    FSWI_Rd_Vld_reg_8,
    FSWI_Rd_Vld_reg_9,
    FSWI_Rd_Vld_reg_10,
    FSWI_Rd_Vld_reg_11,
    FSWI_Rd_Vld_reg_12,
    FSWI_Rd_Vld_reg_13,
    FSWI_Rd_Vld_reg_14,
    FSWI_Rd_Vld_reg_15,
    FSWI_Rd_Vld_reg_16,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1 ,
    \dout_reg[31] ,
    FSWI_Rd_Vld_reg_17,
    FSWI_Rd_Vld_reg_18,
    FSWI_Rd_Vld_reg_19,
    FSWI_Rd_Vld_reg_20,
    FSWI_Rd_Vld_reg_21,
    FSWI_Rd_Vld_reg_22,
    FSWI_Rd_Vld_reg_23,
    FSWI_Rd_Vld_reg_24,
    FSWI_Rd_Vld_reg_25,
    FSWI_Rd_Vld_reg_26,
    FSWI_Rd_Vld_reg_27,
    FSWI_Rd_Vld_reg_28,
    FSWI_Rd_Vld_reg_29,
    FSWI_Rd_Vld_reg_30,
    FSWI_Rd_Vld_reg_31,
    FSWI_Rd_Vld_reg_32,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2 ,
    \dout_reg[31]_0 ,
    FSWI_Rd_Vld_reg_33,
    FSWI_Rd_Vld_reg_34,
    FSWI_Rd_Vld_reg_35,
    FSWI_Rd_Vld_reg_36,
    FSWI_Rd_Vld_reg_37,
    FSWI_Rd_Vld_reg_38,
    FSWI_Rd_Vld_reg_39,
    FSWI_Rd_Vld_reg_40,
    FSWI_Rd_Vld_reg_41,
    FSWI_Rd_Vld_reg_42,
    FSWI_Rd_Vld_reg_43,
    FSWI_Rd_Vld_reg_44,
    FSWI_Rd_Vld_reg_45,
    FSWI_Rd_Vld_reg_46,
    FSWI_Rd_Vld_reg_47,
    FSWI_Rd_Vld_reg_48,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2 ,
    S1_Read_Latency,
    \Write_Latency_Int_reg[31]_0 ,
    \Max_Write_Latency_Int_reg[31]_0 ,
    \Min_Write_Latency_Int_reg[31]_0 ,
    \Min_Read_Latency_Int_reg[31]_0 ,
    \Beat_fifo_Wr_data_reg[63]_0 ,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ,
    S1_Write_Byte_Cnt,
    Write_Beat_Cnt_En,
    O220,
    O221,
    core_aclk,
    dout0_3,
    dout0_4,
    dout0_5,
    dout0_6,
    dout0_7,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Metrics_Cnt_En_Int,
    id_matched_return01_out,
    \GEN_MUX_N_CNT.Add_in_Valid_i_17 ,
    Mst_Rd_Idle_Cnt_En0,
    Num_BValids_En0,
    Num_RLasts_En0,
    id_matched_return07_out,
    slot_1_axi_arid,
    Rd_Add_Issue6_out,
    wr_latency_start,
    Metrics_Cnt_Reset,
    core_aresetn,
    wid_match_reg_reg_0,
    update_max_Wr_Lat_reg_0,
    update_min_Wr_Lat_reg_0,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    Rd_Lat_Start,
    slot_1_axi_wvalid,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    \wptr_reg[0] ,
    empty2__0,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1 ,
    slot_1_axi_rready,
    slot_1_axi_rvalid,
    slot_1_axi_rlast,
    Rd_Latency_Fifo_Rd_En2,
    En_Id_Based,
    Rd_Lat_End,
    Read_Beat_Cnt_En1,
    Wr_Lat_Start,
    Wr_Lat_End,
    slot_1_axi_wready,
    slot_1_axi_wlast,
    \GEN_MUX_N_CNT.Add_in[1]_i_4 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4_0 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ,
    Slv_Wr_Idle_Cnt_En,
    Metric_Sel_1,
    Metric_Sel_2,
    Metric_Sel_0,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_8 ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    FBC_Rd_Vld_0,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ,
    FSWI_Rd_Vld_1,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_5__1 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_1 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ,
    \dout_reg[7]_2 ,
    dout0,
    \dout_reg[32]_0 ,
    \dout_reg[32]_1 ,
    \Count_Out_i_reg[0] ,
    \dout_reg[63] ,
    \dout_reg[31]_1 ,
    slot_1_axi_wstrb,
    \s_level_out_bus_d1_cdc_to_reg[1] );
  output F1_Rd_Data;
  output F2_Rd_Data;
  output FBC_Rd_Data;
  output FWL_Rd_Data;
  output FSWI_Rd_Data;
  output [0:0]Wtrans_Cnt_En;
  output [0:0]Rtrans_Cnt_En;
  output FBC_Rd_Vld;
  output [0:0]E;
  output S1_Read_Byte_Cnt_En;
  output rid_match_reg;
  output F34_Rd_Vld_reg__0;
  output F12_Rd_Vld;
  output wid_match_reg;
  output [0:0]Read_Latency_En;
  output FSWI_Rd_Vld;
  output [0:0]Mst_Rd_Idle_Cnt_En;
  output [0:0]Num_BValids_En;
  output FWL_Rd_Vld;
  output [0:0]Num_RLasts_En;
  output Wr_Add_Issue_reg_0;
  output Beat_fifo_Wr_en;
  output ARID_reg;
  output Rd_Add_Issue_reg_0;
  output [0:0]S1_S_Null_Byte_Cnt;
  output Ext_Trig_Metric_en;
  output update_max_Wr_Lat;
  output update_min_Wr_Lat;
  output No_Rd_Ready_reg_0;
  output [32:0]Q;
  output [1:0]\dout_reg[32] ;
  output FBC_Rd_Vld_reg_0;
  output FBC_Rd_Vld_reg_1;
  output FBC_Rd_Vld_reg_2;
  output FBC_Rd_Vld_reg_3;
  output FBC_Rd_Vld_reg_4;
  output FBC_Rd_Vld_reg_5;
  output FBC_Rd_Vld_reg_6;
  output FBC_Rd_Vld_reg_7;
  output FBC_Rd_Vld_reg_8;
  output FBC_Rd_Vld_reg_9;
  output FBC_Rd_Vld_reg_10;
  output FBC_Rd_Vld_reg_11;
  output FBC_Rd_Vld_reg_12;
  output FBC_Rd_Vld_reg_13;
  output FBC_Rd_Vld_reg_14;
  output FBC_Rd_Vld_reg_15;
  output FSWI_Rd_Vld_reg_0;
  output [0:0]\dout_reg[0] ;
  output [4:0]\rptr_reg[4] ;
  output [4:0]\wptr_reg[4] ;
  output [4:0]\wptr_reg[4]_0 ;
  output [4:0]\wptr_reg[4]_1 ;
  output [0:0]Write_iss_going_on_reg_0;
  output [4:0]\wptr_reg[4]_2 ;
  output [4:0]\rptr_reg[4]_0 ;
  output [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  output [0:0]Ext_Trig_Metric_en_reg_0;
  output [0:0]Ext_Trig_Metric_en_reg_1;
  output [0:0]Beat_fifo_Wr_en_reg_0;
  output [0:0]Ext_Trig_Metric_en_reg_2;
  output [4:0]\wptr_reg[4]_3 ;
  output [4:0]\wptr_reg[4]_4 ;
  output [4:0]\wptr_reg[4]_5 ;
  output [4:0]\wptr_reg[4]_6 ;
  output [4:0]\wptr_reg[4]_7 ;
  output [4:0]\wptr_reg[4]_8 ;
  output [4:0]\wptr_reg[4]_9 ;
  output [0:0]slot_1_axi_arready_0;
  output p_54_in;
  output F1_Wr_Data;
  output [4:0]\rptr_reg[4]_1 ;
  output [4:0]\rptr_reg[4]_2 ;
  output [4:0]\rptr_reg[4]_3 ;
  output [4:0]\rptr_reg[4]_4 ;
  output [4:0]\rptr_reg[4]_5 ;
  output [4:0]\rptr_reg[4]_6 ;
  output [4:0]\rptr_reg[4]_7 ;
  output [4:0]\rptr_reg[4]_8 ;
  output [4:0]\rptr_reg[4]_9 ;
  output \dout_reg[1] ;
  output \dout_reg[1]_0 ;
  output \dout_reg[1]_1 ;
  output \dout_reg[3] ;
  output \dout_reg[3]_0 ;
  output \dout_reg[3]_1 ;
  output \dout_reg[4] ;
  output \dout_reg[4]_0 ;
  output \dout_reg[4]_1 ;
  output \dout_reg[5] ;
  output \dout_reg[5]_0 ;
  output \dout_reg[5]_1 ;
  output \dout_reg[6] ;
  output \dout_reg[6]_0 ;
  output \dout_reg[6]_1 ;
  output \dout_reg[7] ;
  output \dout_reg[7]_0 ;
  output \dout_reg[7]_1 ;
  output \dout_reg[8] ;
  output \dout_reg[8]_0 ;
  output \dout_reg[8]_1 ;
  output \dout_reg[9] ;
  output \dout_reg[9]_0 ;
  output \dout_reg[9]_1 ;
  output \dout_reg[10] ;
  output \dout_reg[10]_0 ;
  output \dout_reg[10]_1 ;
  output \dout_reg[11] ;
  output \dout_reg[11]_0 ;
  output \dout_reg[11]_1 ;
  output \dout_reg[12] ;
  output \dout_reg[12]_0 ;
  output \dout_reg[12]_1 ;
  output \dout_reg[13] ;
  output \dout_reg[13]_0 ;
  output \dout_reg[13]_1 ;
  output \dout_reg[14] ;
  output \dout_reg[14]_0 ;
  output \dout_reg[14]_1 ;
  output \dout_reg[15] ;
  output \dout_reg[15]_0 ;
  output \dout_reg[15]_1 ;
  output \dout_reg[16] ;
  output \dout_reg[16]_0 ;
  output \dout_reg[16]_1 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ;
  output \Read_Latency_Int_reg[17]_0 ;
  output [15:0]\Max_Read_Latency_Int_reg[16]_0 ;
  output \Read_Latency_Int_reg[17]_1 ;
  output \Read_Latency_Int_reg[17]_2 ;
  output \Read_Latency_Int_reg[18]_0 ;
  output \Read_Latency_Int_reg[18]_1 ;
  output \Read_Latency_Int_reg[18]_2 ;
  output \Read_Latency_Int_reg[19]_0 ;
  output \Read_Latency_Int_reg[19]_1 ;
  output \Read_Latency_Int_reg[19]_2 ;
  output \Read_Latency_Int_reg[20]_0 ;
  output \Read_Latency_Int_reg[20]_1 ;
  output \Read_Latency_Int_reg[20]_2 ;
  output \Read_Latency_Int_reg[21]_0 ;
  output \Read_Latency_Int_reg[21]_1 ;
  output \Read_Latency_Int_reg[21]_2 ;
  output \Read_Latency_Int_reg[22]_0 ;
  output \Read_Latency_Int_reg[22]_1 ;
  output \Read_Latency_Int_reg[22]_2 ;
  output \Read_Latency_Int_reg[23]_0 ;
  output \Read_Latency_Int_reg[23]_1 ;
  output \Read_Latency_Int_reg[23]_2 ;
  output \Read_Latency_Int_reg[24]_0 ;
  output \Read_Latency_Int_reg[24]_1 ;
  output \Read_Latency_Int_reg[24]_2 ;
  output \Read_Latency_Int_reg[25]_0 ;
  output \Read_Latency_Int_reg[25]_1 ;
  output \Read_Latency_Int_reg[25]_2 ;
  output \Read_Latency_Int_reg[26]_0 ;
  output \Read_Latency_Int_reg[26]_1 ;
  output \Read_Latency_Int_reg[26]_2 ;
  output \Read_Latency_Int_reg[27]_0 ;
  output \Read_Latency_Int_reg[27]_1 ;
  output \Read_Latency_Int_reg[27]_2 ;
  output \Read_Latency_Int_reg[28]_0 ;
  output \Read_Latency_Int_reg[28]_1 ;
  output \Read_Latency_Int_reg[28]_2 ;
  output \Read_Latency_Int_reg[29]_0 ;
  output \Read_Latency_Int_reg[29]_1 ;
  output \Read_Latency_Int_reg[29]_2 ;
  output \Read_Latency_Int_reg[30]_0 ;
  output \Read_Latency_Int_reg[30]_1 ;
  output \Read_Latency_Int_reg[30]_2 ;
  output \Read_Latency_Int_reg[31]_0 ;
  output \Read_Latency_Int_reg[31]_1 ;
  output \Read_Latency_Int_reg[31]_2 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0 ;
  output [15:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [30:0]D;
  output FSWI_Rd_Vld_reg_1;
  output FSWI_Rd_Vld_reg_2;
  output FSWI_Rd_Vld_reg_3;
  output FSWI_Rd_Vld_reg_4;
  output FSWI_Rd_Vld_reg_5;
  output FSWI_Rd_Vld_reg_6;
  output FSWI_Rd_Vld_reg_7;
  output FSWI_Rd_Vld_reg_8;
  output FSWI_Rd_Vld_reg_9;
  output FSWI_Rd_Vld_reg_10;
  output FSWI_Rd_Vld_reg_11;
  output FSWI_Rd_Vld_reg_12;
  output FSWI_Rd_Vld_reg_13;
  output FSWI_Rd_Vld_reg_14;
  output FSWI_Rd_Vld_reg_15;
  output FSWI_Rd_Vld_reg_16;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1 ;
  output [30:0]\dout_reg[31] ;
  output FSWI_Rd_Vld_reg_17;
  output FSWI_Rd_Vld_reg_18;
  output FSWI_Rd_Vld_reg_19;
  output FSWI_Rd_Vld_reg_20;
  output FSWI_Rd_Vld_reg_21;
  output FSWI_Rd_Vld_reg_22;
  output FSWI_Rd_Vld_reg_23;
  output FSWI_Rd_Vld_reg_24;
  output FSWI_Rd_Vld_reg_25;
  output FSWI_Rd_Vld_reg_26;
  output FSWI_Rd_Vld_reg_27;
  output FSWI_Rd_Vld_reg_28;
  output FSWI_Rd_Vld_reg_29;
  output FSWI_Rd_Vld_reg_30;
  output FSWI_Rd_Vld_reg_31;
  output FSWI_Rd_Vld_reg_32;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2 ;
  output [30:0]\dout_reg[31]_0 ;
  output FSWI_Rd_Vld_reg_33;
  output FSWI_Rd_Vld_reg_34;
  output FSWI_Rd_Vld_reg_35;
  output FSWI_Rd_Vld_reg_36;
  output FSWI_Rd_Vld_reg_37;
  output FSWI_Rd_Vld_reg_38;
  output FSWI_Rd_Vld_reg_39;
  output FSWI_Rd_Vld_reg_40;
  output FSWI_Rd_Vld_reg_41;
  output FSWI_Rd_Vld_reg_42;
  output FSWI_Rd_Vld_reg_43;
  output FSWI_Rd_Vld_reg_44;
  output FSWI_Rd_Vld_reg_45;
  output FSWI_Rd_Vld_reg_46;
  output FSWI_Rd_Vld_reg_47;
  output FSWI_Rd_Vld_reg_48;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2 ;
  output [31:0]S1_Read_Latency;
  output [31:0]\Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Max_Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Min_Write_Latency_Int_reg[31]_0 ;
  output [31:0]\Min_Read_Latency_Int_reg[31]_0 ;
  output [63:0]\Beat_fifo_Wr_data_reg[63]_0 ;
  output [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  output [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ;
  output [15:0]S1_Write_Byte_Cnt;
  output [0:0]Write_Beat_Cnt_En;
  output O220;
  output O221;
  input core_aclk;
  input dout0_3;
  input dout0_4;
  input dout0_5;
  input dout0_6;
  input dout0_7;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Metrics_Cnt_En_Int;
  input id_matched_return01_out;
  input [0:0]\GEN_MUX_N_CNT.Add_in_Valid_i_17 ;
  input Mst_Rd_Idle_Cnt_En0;
  input Num_BValids_En0;
  input Num_RLasts_En0;
  input id_matched_return07_out;
  input [0:0]slot_1_axi_arid;
  input Rd_Add_Issue6_out;
  input wr_latency_start;
  input Metrics_Cnt_Reset;
  input core_aresetn;
  input wid_match_reg_reg_0;
  input update_max_Wr_Lat_reg_0;
  input update_min_Wr_Lat_reg_0;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input Rd_Lat_Start;
  input slot_1_axi_wvalid;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input [0:0]\wptr_reg[0] ;
  input empty2__0;
  input [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  input slot_1_axi_rready;
  input slot_1_axi_rvalid;
  input slot_1_axi_rlast;
  input Rd_Latency_Fifo_Rd_En2;
  input En_Id_Based;
  input Rd_Lat_End;
  input Read_Beat_Cnt_En1;
  input Wr_Lat_Start;
  input Wr_Lat_End;
  input slot_1_axi_wready;
  input slot_1_axi_wlast;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4_0 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__0 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__1 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ;
  input [1:0]Slv_Wr_Idle_Cnt_En;
  input [1:0]Metric_Sel_1;
  input [1:0]Metric_Sel_2;
  input [1:0]Metric_Sel_0;
  input \GEN_MUX_N_CNT.Add_in_reg[17] ;
  input [14:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18] ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19] ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20] ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21] ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22] ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23] ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24] ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25] ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26] ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27] ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28] ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29] ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30] ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  input [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  input FBC_Rd_Vld_0;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  input FSWI_Rd_Vld_1;
  input [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  input [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_5__1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_1 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ;
  input [7:0]\dout_reg[7]_2 ;
  input [32:0]dout0;
  input [32:0]\dout_reg[32]_0 ;
  input [32:0]\dout_reg[32]_1 ;
  input [0:0]\Count_Out_i_reg[0] ;
  input [63:0]\dout_reg[63] ;
  input [31:0]\dout_reg[31]_1 ;
  input [3:0]slot_1_axi_wstrb;
  input [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;

  wire ARID_reg;
  wire Beat_fifo_Wr_data;
  wire \Beat_fifo_Wr_data[35]_i_2_n_0 ;
  wire \Beat_fifo_Wr_data[35]_i_3_n_0 ;
  wire \Beat_fifo_Wr_data[35]_i_4_n_0 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[35]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[43]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[51]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_4 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[59]_i_1_n_7 ;
  wire [63:0]\Beat_fifo_Wr_data_reg[63]_0 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_1 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_2 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_3 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_4 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_5 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_6 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_7 ;
  wire Beat_fifo_Wr_en;
  wire [0:0]Beat_fifo_Wr_en_reg_0;
  wire [0:0]\Count_Out_i_reg[0] ;
  wire [30:0]D;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire [0:0]E;
  wire En_Id_Based;
  wire Ext_Trig_Metric_en;
  wire [0:0]Ext_Trig_Metric_en_reg_0;
  wire [0:0]Ext_Trig_Metric_en_reg_1;
  wire [0:0]Ext_Trig_Metric_en_reg_2;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F12_Rd_En;
  wire F12_Rd_Vld;
  wire F1_Empty;
  wire F1_Rd_Data;
  wire F1_Wr_Data;
  wire F2_Empty;
  wire F2_Rd_Data;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F3_Empty;
  wire F4_Empty;
  wire [32:0]F4_Rd_Data;
  wire FBC1_Empty;
  wire FBC_Empty;
  wire FBC_Rd_Data;
  wire FBC_Rd_En;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_0;
  wire FBC_Rd_Vld_reg_0;
  wire FBC_Rd_Vld_reg_1;
  wire FBC_Rd_Vld_reg_10;
  wire FBC_Rd_Vld_reg_11;
  wire FBC_Rd_Vld_reg_12;
  wire FBC_Rd_Vld_reg_13;
  wire FBC_Rd_Vld_reg_14;
  wire FBC_Rd_Vld_reg_15;
  wire FBC_Rd_Vld_reg_2;
  wire FBC_Rd_Vld_reg_3;
  wire FBC_Rd_Vld_reg_4;
  wire FBC_Rd_Vld_reg_5;
  wire FBC_Rd_Vld_reg_6;
  wire FBC_Rd_Vld_reg_7;
  wire FBC_Rd_Vld_reg_8;
  wire FBC_Rd_Vld_reg_9;
  wire FBC_WR_BEAT_CNT_n_1;
  wire FBC_WR_BEAT_CNT_n_10;
  wire FBC_WR_BEAT_CNT_n_11;
  wire FBC_WR_BEAT_CNT_n_12;
  wire FBC_WR_BEAT_CNT_n_13;
  wire FBC_WR_BEAT_CNT_n_14;
  wire FBC_WR_BEAT_CNT_n_15;
  wire FBC_WR_BEAT_CNT_n_16;
  wire FBC_WR_BEAT_CNT_n_3;
  wire FBC_WR_BEAT_CNT_n_4;
  wire FBC_WR_BEAT_CNT_n_5;
  wire FBC_WR_BEAT_CNT_n_6;
  wire FBC_WR_BEAT_CNT_n_7;
  wire FBC_WR_BEAT_CNT_n_8;
  wire FBC_WR_BEAT_CNT_n_9;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_Data;
  wire FSWI_Rd_En;
  wire FSWI_Rd_Vld;
  wire FSWI_Rd_Vld_1;
  wire FSWI_Rd_Vld_reg_0;
  wire FSWI_Rd_Vld_reg_1;
  wire FSWI_Rd_Vld_reg_10;
  wire FSWI_Rd_Vld_reg_11;
  wire FSWI_Rd_Vld_reg_12;
  wire FSWI_Rd_Vld_reg_13;
  wire FSWI_Rd_Vld_reg_14;
  wire FSWI_Rd_Vld_reg_15;
  wire FSWI_Rd_Vld_reg_16;
  wire FSWI_Rd_Vld_reg_17;
  wire FSWI_Rd_Vld_reg_18;
  wire FSWI_Rd_Vld_reg_19;
  wire FSWI_Rd_Vld_reg_2;
  wire FSWI_Rd_Vld_reg_20;
  wire FSWI_Rd_Vld_reg_21;
  wire FSWI_Rd_Vld_reg_22;
  wire FSWI_Rd_Vld_reg_23;
  wire FSWI_Rd_Vld_reg_24;
  wire FSWI_Rd_Vld_reg_25;
  wire FSWI_Rd_Vld_reg_26;
  wire FSWI_Rd_Vld_reg_27;
  wire FSWI_Rd_Vld_reg_28;
  wire FSWI_Rd_Vld_reg_29;
  wire FSWI_Rd_Vld_reg_3;
  wire FSWI_Rd_Vld_reg_30;
  wire FSWI_Rd_Vld_reg_31;
  wire FSWI_Rd_Vld_reg_32;
  wire FSWI_Rd_Vld_reg_33;
  wire FSWI_Rd_Vld_reg_34;
  wire FSWI_Rd_Vld_reg_35;
  wire FSWI_Rd_Vld_reg_36;
  wire FSWI_Rd_Vld_reg_37;
  wire FSWI_Rd_Vld_reg_38;
  wire FSWI_Rd_Vld_reg_39;
  wire FSWI_Rd_Vld_reg_4;
  wire FSWI_Rd_Vld_reg_40;
  wire FSWI_Rd_Vld_reg_41;
  wire FSWI_Rd_Vld_reg_42;
  wire FSWI_Rd_Vld_reg_43;
  wire FSWI_Rd_Vld_reg_44;
  wire FSWI_Rd_Vld_reg_45;
  wire FSWI_Rd_Vld_reg_46;
  wire FSWI_Rd_Vld_reg_47;
  wire FSWI_Rd_Vld_reg_48;
  wire FSWI_Rd_Vld_reg_5;
  wire FSWI_Rd_Vld_reg_6;
  wire FSWI_Rd_Vld_reg_7;
  wire FSWI_Rd_Vld_reg_8;
  wire FSWI_Rd_Vld_reg_9;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_Data;
  wire FWL_Rd_En;
  wire FWL_Rd_Vld;
  wire First_Read;
  wire First_Read_reg;
  wire First_Write;
  wire First_Write_d1;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 ;
  wire [15:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_5__1 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_Valid_i_17 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  wire [14:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_fifo_Wr_en;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_36_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_37_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9_n_0 ;
  wire [15:0]\Max_Read_Latency_Int_reg[16]_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire Max_Write_Latency_Int0;
  wire [31:0]\Max_Write_Latency_Int_reg[31]_0 ;
  wire [1:0]Metric_Sel_0;
  wire [1:0]Metric_Sel_1;
  wire [1:0]Metric_Sel_2;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_Reset;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_36_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_37_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9_n_0 ;
  wire [31:0]\Min_Read_Latency_Int_reg[31]_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire Min_Write_Latency_Int0;
  wire [31:0]\Min_Write_Latency_Int_reg[31]_0 ;
  wire [0:0]Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire No_Rd_Ready_i_1_n_0;
  wire No_Rd_Ready_reg_0;
  wire No_Wr_Ready;
  wire No_Wr_Ready_i_1_n_0;
  wire [0:0]Num_BValids_En;
  wire Num_BValids_En0;
  wire [0:0]Num_RLasts_En;
  wire Num_RLasts_En0;
  wire O220;
  wire O221;
  wire [32:0]Q;
  wire Rd_Add_Issue6_out;
  wire Rd_Add_Issue_reg_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [32:0]Rd_Latency_Fifo_Rd_Data;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  wire Rd_Latency_Fifo_Wr_En;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg_0;
  wire Read_Beat_Cnt_En1;
  wire [16:0]Read_Byte_Cnt0;
  wire [31:0]Read_Latency_Cnt_Out;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire Read_Latency_Cnt_Ovf;
  wire [0:0]Read_Latency_En;
  wire Read_Latency_En_Int2_out;
  wire [14:14]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1_n_0 ;
  wire \Read_Latency_Int[11]_i_2_n_0 ;
  wire \Read_Latency_Int[11]_i_3_n_0 ;
  wire \Read_Latency_Int[11]_i_4_n_0 ;
  wire \Read_Latency_Int[11]_i_5_n_0 ;
  wire \Read_Latency_Int[11]_i_6_n_0 ;
  wire \Read_Latency_Int[11]_i_7_n_0 ;
  wire \Read_Latency_Int[11]_i_8_n_0 ;
  wire \Read_Latency_Int[11]_i_9_n_0 ;
  wire \Read_Latency_Int[15]_i_2_n_0 ;
  wire \Read_Latency_Int[15]_i_3_n_0 ;
  wire \Read_Latency_Int[15]_i_4_n_0 ;
  wire \Read_Latency_Int[15]_i_5_n_0 ;
  wire \Read_Latency_Int[15]_i_6_n_0 ;
  wire \Read_Latency_Int[15]_i_7_n_0 ;
  wire \Read_Latency_Int[15]_i_8_n_0 ;
  wire \Read_Latency_Int[15]_i_9_n_0 ;
  wire \Read_Latency_Int[19]_i_2_n_0 ;
  wire \Read_Latency_Int[19]_i_3_n_0 ;
  wire \Read_Latency_Int[19]_i_4_n_0 ;
  wire \Read_Latency_Int[19]_i_5_n_0 ;
  wire \Read_Latency_Int[19]_i_6_n_0 ;
  wire \Read_Latency_Int[19]_i_7_n_0 ;
  wire \Read_Latency_Int[19]_i_8_n_0 ;
  wire \Read_Latency_Int[19]_i_9_n_0 ;
  wire \Read_Latency_Int[23]_i_2_n_0 ;
  wire \Read_Latency_Int[23]_i_3_n_0 ;
  wire \Read_Latency_Int[23]_i_4_n_0 ;
  wire \Read_Latency_Int[23]_i_5_n_0 ;
  wire \Read_Latency_Int[23]_i_6_n_0 ;
  wire \Read_Latency_Int[23]_i_7_n_0 ;
  wire \Read_Latency_Int[23]_i_8_n_0 ;
  wire \Read_Latency_Int[23]_i_9_n_0 ;
  wire \Read_Latency_Int[27]_i_2_n_0 ;
  wire \Read_Latency_Int[27]_i_3_n_0 ;
  wire \Read_Latency_Int[27]_i_4_n_0 ;
  wire \Read_Latency_Int[27]_i_5_n_0 ;
  wire \Read_Latency_Int[27]_i_6_n_0 ;
  wire \Read_Latency_Int[27]_i_7_n_0 ;
  wire \Read_Latency_Int[27]_i_8_n_0 ;
  wire \Read_Latency_Int[27]_i_9_n_0 ;
  wire \Read_Latency_Int[31]_i_12_n_0 ;
  wire \Read_Latency_Int[31]_i_13_n_0 ;
  wire \Read_Latency_Int[31]_i_14_n_0 ;
  wire \Read_Latency_Int[31]_i_15_n_0 ;
  wire \Read_Latency_Int[31]_i_16_n_0 ;
  wire \Read_Latency_Int[31]_i_17_n_0 ;
  wire \Read_Latency_Int[31]_i_18_n_0 ;
  wire \Read_Latency_Int[31]_i_19_n_0 ;
  wire \Read_Latency_Int[31]_i_21_n_0 ;
  wire \Read_Latency_Int[31]_i_22_n_0 ;
  wire \Read_Latency_Int[31]_i_23_n_0 ;
  wire \Read_Latency_Int[31]_i_24_n_0 ;
  wire \Read_Latency_Int[31]_i_25_n_0 ;
  wire \Read_Latency_Int[31]_i_26_n_0 ;
  wire \Read_Latency_Int[31]_i_27_n_0 ;
  wire \Read_Latency_Int[31]_i_28_n_0 ;
  wire \Read_Latency_Int[31]_i_30_n_0 ;
  wire \Read_Latency_Int[31]_i_31_n_0 ;
  wire \Read_Latency_Int[31]_i_32_n_0 ;
  wire \Read_Latency_Int[31]_i_33_n_0 ;
  wire \Read_Latency_Int[31]_i_34_n_0 ;
  wire \Read_Latency_Int[31]_i_35_n_0 ;
  wire \Read_Latency_Int[31]_i_36_n_0 ;
  wire \Read_Latency_Int[31]_i_37_n_0 ;
  wire \Read_Latency_Int[31]_i_38_n_0 ;
  wire \Read_Latency_Int[31]_i_39_n_0 ;
  wire \Read_Latency_Int[31]_i_3_n_0 ;
  wire \Read_Latency_Int[31]_i_40_n_0 ;
  wire \Read_Latency_Int[31]_i_41_n_0 ;
  wire \Read_Latency_Int[31]_i_42_n_0 ;
  wire \Read_Latency_Int[31]_i_43_n_0 ;
  wire \Read_Latency_Int[31]_i_44_n_0 ;
  wire \Read_Latency_Int[31]_i_45_n_0 ;
  wire \Read_Latency_Int[31]_i_4_n_0 ;
  wire \Read_Latency_Int[31]_i_5_n_0 ;
  wire \Read_Latency_Int[31]_i_6_n_0 ;
  wire \Read_Latency_Int[31]_i_7_n_0 ;
  wire \Read_Latency_Int[31]_i_8_n_0 ;
  wire \Read_Latency_Int[31]_i_9_n_0 ;
  wire \Read_Latency_Int[3]_i_2_n_0 ;
  wire \Read_Latency_Int[3]_i_3_n_0 ;
  wire \Read_Latency_Int[3]_i_4_n_0 ;
  wire \Read_Latency_Int[3]_i_5_n_0 ;
  wire \Read_Latency_Int[3]_i_6_n_0 ;
  wire \Read_Latency_Int[3]_i_7_n_0 ;
  wire \Read_Latency_Int[3]_i_8_n_0 ;
  wire \Read_Latency_Int[3]_i_9_n_0 ;
  wire \Read_Latency_Int[7]_i_2_n_0 ;
  wire \Read_Latency_Int[7]_i_3_n_0 ;
  wire \Read_Latency_Int[7]_i_4_n_0 ;
  wire \Read_Latency_Int[7]_i_5_n_0 ;
  wire \Read_Latency_Int[7]_i_6_n_0 ;
  wire \Read_Latency_Int[7]_i_7_n_0 ;
  wire \Read_Latency_Int[7]_i_8_n_0 ;
  wire \Read_Latency_Int[7]_i_9_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[17]_0 ;
  wire \Read_Latency_Int_reg[17]_1 ;
  wire \Read_Latency_Int_reg[17]_2 ;
  wire \Read_Latency_Int_reg[18]_0 ;
  wire \Read_Latency_Int_reg[18]_1 ;
  wire \Read_Latency_Int_reg[18]_2 ;
  wire \Read_Latency_Int_reg[19]_0 ;
  wire \Read_Latency_Int_reg[19]_1 ;
  wire \Read_Latency_Int_reg[19]_2 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[20]_0 ;
  wire \Read_Latency_Int_reg[20]_1 ;
  wire \Read_Latency_Int_reg[20]_2 ;
  wire \Read_Latency_Int_reg[21]_0 ;
  wire \Read_Latency_Int_reg[21]_1 ;
  wire \Read_Latency_Int_reg[21]_2 ;
  wire \Read_Latency_Int_reg[22]_0 ;
  wire \Read_Latency_Int_reg[22]_1 ;
  wire \Read_Latency_Int_reg[22]_2 ;
  wire \Read_Latency_Int_reg[23]_0 ;
  wire \Read_Latency_Int_reg[23]_1 ;
  wire \Read_Latency_Int_reg[23]_2 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[24]_0 ;
  wire \Read_Latency_Int_reg[24]_1 ;
  wire \Read_Latency_Int_reg[24]_2 ;
  wire \Read_Latency_Int_reg[25]_0 ;
  wire \Read_Latency_Int_reg[25]_1 ;
  wire \Read_Latency_Int_reg[25]_2 ;
  wire \Read_Latency_Int_reg[26]_0 ;
  wire \Read_Latency_Int_reg[26]_1 ;
  wire \Read_Latency_Int_reg[26]_2 ;
  wire \Read_Latency_Int_reg[27]_0 ;
  wire \Read_Latency_Int_reg[27]_1 ;
  wire \Read_Latency_Int_reg[27]_2 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[28]_0 ;
  wire \Read_Latency_Int_reg[28]_1 ;
  wire \Read_Latency_Int_reg[28]_2 ;
  wire \Read_Latency_Int_reg[29]_0 ;
  wire \Read_Latency_Int_reg[29]_1 ;
  wire \Read_Latency_Int_reg[29]_2 ;
  wire \Read_Latency_Int_reg[30]_0 ;
  wire \Read_Latency_Int_reg[30]_1 ;
  wire \Read_Latency_Int_reg[30]_2 ;
  wire \Read_Latency_Int_reg[31]_0 ;
  wire \Read_Latency_Int_reg[31]_1 ;
  wire \Read_Latency_Int_reg[31]_2 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_3 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D10;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1_n_0;
  wire [0:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire [31:2]S1_Max_Read_Latency;
  wire [2:2]S1_Read_Byte_Cnt;
  wire S1_Read_Byte_Cnt_En;
  wire [31:0]S1_Read_Latency;
  wire [0:0]S1_S_Null_Byte_Cnt;
  wire [15:0]S1_Write_Byte_Cnt;
  wire [1:0]Slv_Wr_Idle_Cnt_En;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0 ;
  wire [31:0]Slv_Wr_Idle_Cnt_i_reg;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 ;
  wire Slv_Wr_Idle_Fifo_Wr_data;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ;
  wire Use_Ext_Trigger;
  wire Wr_Add_Issue_i_1_n_0;
  wire Wr_Add_Issue_reg_0;
  wire Wr_Idle;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire [0:0]Write_Beat_Cnt_En;
  wire \Write_Beat_Cnt_i[0]_i_3_n_0 ;
  wire [31:0]Write_Beat_Cnt_i_reg;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_0 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_1 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_2 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_3 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_4 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_5 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_6 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_7 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[12]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[20]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[28]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[4]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_4 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_7 ;
  wire Write_Beat_d1;
  wire Write_Byte_Cnt_i;
  wire \Write_Byte_Cnt_i[0]_i_2_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_3_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_4_n_0 ;
  wire [31:0]Write_Byte_Cnt_i_reg;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[12]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[20]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[28]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[4]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_4 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_7 ;
  wire [1:1]Write_Latency_En;
  wire Write_Latency_En_Int;
  wire Write_Latency_Int0;
  wire [31:0]\Write_Latency_Int_reg[31]_0 ;
  wire Write_going_on;
  wire Write_going_on_i_1_n_0;
  wire Write_iss_going_on;
  wire Write_iss_going_on_i_1_n_0;
  wire [0:0]Write_iss_going_on_reg_0;
  wire Write_iss_going_on_reg_n_0;
  wire [0:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire awid_match_d1;
  wire core_aclk;
  wire core_aresetn;
  wire [32:0]dout0;
  wire dout0_3;
  wire dout0_4;
  wire dout0_5;
  wire dout0_6;
  wire dout0_7;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[10] ;
  wire \dout_reg[10]_0 ;
  wire \dout_reg[10]_1 ;
  wire \dout_reg[11] ;
  wire \dout_reg[11]_0 ;
  wire \dout_reg[11]_1 ;
  wire \dout_reg[12] ;
  wire \dout_reg[12]_0 ;
  wire \dout_reg[12]_1 ;
  wire \dout_reg[13] ;
  wire \dout_reg[13]_0 ;
  wire \dout_reg[13]_1 ;
  wire \dout_reg[14] ;
  wire \dout_reg[14]_0 ;
  wire \dout_reg[14]_1 ;
  wire \dout_reg[15] ;
  wire \dout_reg[15]_0 ;
  wire \dout_reg[15]_1 ;
  wire \dout_reg[16] ;
  wire \dout_reg[16]_0 ;
  wire \dout_reg[16]_1 ;
  wire \dout_reg[1] ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[1]_1 ;
  wire [30:0]\dout_reg[31] ;
  wire [30:0]\dout_reg[31]_0 ;
  wire [31:0]\dout_reg[31]_1 ;
  wire [1:0]\dout_reg[32] ;
  wire [32:0]\dout_reg[32]_0 ;
  wire [32:0]\dout_reg[32]_1 ;
  wire \dout_reg[3] ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[4] ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[4]_1 ;
  wire \dout_reg[5] ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[5]_1 ;
  wire [63:0]\dout_reg[63] ;
  wire \dout_reg[6] ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[6]_1 ;
  wire \dout_reg[7] ;
  wire \dout_reg[7]_0 ;
  wire \dout_reg[7]_1 ;
  wire [7:0]\dout_reg[7]_2 ;
  wire \dout_reg[8] ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[8]_1 ;
  wire \dout_reg[9] ;
  wire \dout_reg[9]_0 ;
  wire \dout_reg[9]_1 ;
  wire empty2__0;
  wire empty2__0_0;
  wire ext_trig_cdc_sync_n_2;
  wire id_matched_return01_out;
  wire id_matched_return07_out;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1_n_0 ;
  wire \num_rd_beats[1]_i_1_n_0 ;
  wire \num_rd_beats[2]_i_1_n_0 ;
  wire \num_rd_beats[3]_i_1_n_0 ;
  wire \num_rd_beats[4]_i_1_n_0 ;
  wire \num_rd_beats[5]_i_1_n_0 ;
  wire \num_rd_beats[6]_i_1_n_0 ;
  wire \num_rd_beats[7]_i_1_n_0 ;
  wire \num_rd_beats[8]_i_2_n_0 ;
  wire \num_rd_beats[8]_i_3_n_0 ;
  wire num_read_beat0;
  wire num_read_beat043_out;
  wire \num_read_beat[8]_i_1_n_0 ;
  wire [8:0]num_read_beat_reg;
  wire p_39_in;
  wire p_54_in;
  wire rd_latency_end;
  wire rd_latency_fifo_inst_n_11;
  wire rd_latency_fifo_inst_n_12;
  wire rid_match_reg;
  wire [4:0]\rptr_reg[4] ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [4:0]\rptr_reg[4]_1 ;
  wire [4:0]\rptr_reg[4]_2 ;
  wire [4:0]\rptr_reg[4]_3 ;
  wire [4:0]\rptr_reg[4]_4 ;
  wire [4:0]\rptr_reg[4]_5 ;
  wire [4:0]\rptr_reg[4]_6 ;
  wire [4:0]\rptr_reg[4]_7 ;
  wire [4:0]\rptr_reg[4]_8 ;
  wire [4:0]\rptr_reg[4]_9 ;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  wire [1:0]\s_level_out_bus_d1_cdc_to_reg[1] ;
  wire [0:0]slot_1_axi_arid;
  wire slot_1_axi_arready;
  wire [0:0]slot_1_axi_arready_0;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10_n_0;
  wire update_max_Wr_Lat_i_11_n_0;
  wire update_max_Wr_Lat_i_13_n_0;
  wire update_max_Wr_Lat_i_14_n_0;
  wire update_max_Wr_Lat_i_15_n_0;
  wire update_max_Wr_Lat_i_16_n_0;
  wire update_max_Wr_Lat_i_17_n_0;
  wire update_max_Wr_Lat_i_18_n_0;
  wire update_max_Wr_Lat_i_19_n_0;
  wire update_max_Wr_Lat_i_20_n_0;
  wire update_max_Wr_Lat_i_22_n_0;
  wire update_max_Wr_Lat_i_23_n_0;
  wire update_max_Wr_Lat_i_24_n_0;
  wire update_max_Wr_Lat_i_25_n_0;
  wire update_max_Wr_Lat_i_26_n_0;
  wire update_max_Wr_Lat_i_27_n_0;
  wire update_max_Wr_Lat_i_28_n_0;
  wire update_max_Wr_Lat_i_29_n_0;
  wire update_max_Wr_Lat_i_30_n_0;
  wire update_max_Wr_Lat_i_31_n_0;
  wire update_max_Wr_Lat_i_32_n_0;
  wire update_max_Wr_Lat_i_33_n_0;
  wire update_max_Wr_Lat_i_34_n_0;
  wire update_max_Wr_Lat_i_35_n_0;
  wire update_max_Wr_Lat_i_36_n_0;
  wire update_max_Wr_Lat_i_37_n_0;
  wire update_max_Wr_Lat_i_4_n_0;
  wire update_max_Wr_Lat_i_5_n_0;
  wire update_max_Wr_Lat_i_6_n_0;
  wire update_max_Wr_Lat_i_7_n_0;
  wire update_max_Wr_Lat_i_8_n_0;
  wire update_max_Wr_Lat_i_9_n_0;
  wire update_max_Wr_Lat_reg_0;
  wire update_max_Wr_Lat_reg_i_12_n_0;
  wire update_max_Wr_Lat_reg_i_12_n_1;
  wire update_max_Wr_Lat_reg_i_12_n_2;
  wire update_max_Wr_Lat_reg_i_12_n_3;
  wire update_max_Wr_Lat_reg_i_21_n_0;
  wire update_max_Wr_Lat_reg_i_21_n_1;
  wire update_max_Wr_Lat_reg_i_21_n_2;
  wire update_max_Wr_Lat_reg_i_21_n_3;
  wire update_max_Wr_Lat_reg_i_2_n_1;
  wire update_max_Wr_Lat_reg_i_2_n_2;
  wire update_max_Wr_Lat_reg_i_2_n_3;
  wire update_max_Wr_Lat_reg_i_3_n_0;
  wire update_max_Wr_Lat_reg_i_3_n_1;
  wire update_max_Wr_Lat_reg_i_3_n_2;
  wire update_max_Wr_Lat_reg_i_3_n_3;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10_n_0;
  wire update_min_Wr_Lat_i_11_n_0;
  wire update_min_Wr_Lat_i_13_n_0;
  wire update_min_Wr_Lat_i_14_n_0;
  wire update_min_Wr_Lat_i_15_n_0;
  wire update_min_Wr_Lat_i_16_n_0;
  wire update_min_Wr_Lat_i_17_n_0;
  wire update_min_Wr_Lat_i_18_n_0;
  wire update_min_Wr_Lat_i_19_n_0;
  wire update_min_Wr_Lat_i_20_n_0;
  wire update_min_Wr_Lat_i_22_n_0;
  wire update_min_Wr_Lat_i_23_n_0;
  wire update_min_Wr_Lat_i_24_n_0;
  wire update_min_Wr_Lat_i_25_n_0;
  wire update_min_Wr_Lat_i_26_n_0;
  wire update_min_Wr_Lat_i_27_n_0;
  wire update_min_Wr_Lat_i_28_n_0;
  wire update_min_Wr_Lat_i_29_n_0;
  wire update_min_Wr_Lat_i_30_n_0;
  wire update_min_Wr_Lat_i_31_n_0;
  wire update_min_Wr_Lat_i_32_n_0;
  wire update_min_Wr_Lat_i_33_n_0;
  wire update_min_Wr_Lat_i_34_n_0;
  wire update_min_Wr_Lat_i_35_n_0;
  wire update_min_Wr_Lat_i_36_n_0;
  wire update_min_Wr_Lat_i_37_n_0;
  wire update_min_Wr_Lat_i_4_n_0;
  wire update_min_Wr_Lat_i_5_n_0;
  wire update_min_Wr_Lat_i_6_n_0;
  wire update_min_Wr_Lat_i_7_n_0;
  wire update_min_Wr_Lat_i_8_n_0;
  wire update_min_Wr_Lat_i_9_n_0;
  wire update_min_Wr_Lat_reg_0;
  wire update_min_Wr_Lat_reg_i_12_n_0;
  wire update_min_Wr_Lat_reg_i_12_n_1;
  wire update_min_Wr_Lat_reg_i_12_n_2;
  wire update_min_Wr_Lat_reg_i_12_n_3;
  wire update_min_Wr_Lat_reg_i_21_n_0;
  wire update_min_Wr_Lat_reg_i_21_n_1;
  wire update_min_Wr_Lat_reg_i_21_n_2;
  wire update_min_Wr_Lat_reg_i_21_n_3;
  wire update_min_Wr_Lat_reg_i_2_n_1;
  wire update_min_Wr_Lat_reg_i_2_n_2;
  wire update_min_Wr_Lat_reg_i_2_n_3;
  wire update_min_Wr_Lat_reg_i_3_n_0;
  wire update_min_Wr_Lat_reg_i_3_n_1;
  wire update_min_Wr_Lat_reg_i_3_n_2;
  wire update_min_Wr_Lat_reg_i_3_n_3;
  wire wid_match_reg;
  wire wid_match_reg_d2;
  wire wid_match_reg_reg_0;
  wire [0:0]\wptr_reg[0] ;
  wire [4:0]\wptr_reg[4] ;
  wire [4:0]\wptr_reg[4]_0 ;
  wire [4:0]\wptr_reg[4]_1 ;
  wire [4:0]\wptr_reg[4]_2 ;
  wire [4:0]\wptr_reg[4]_3 ;
  wire [4:0]\wptr_reg[4]_4 ;
  wire [4:0]\wptr_reg[4]_5 ;
  wire [4:0]\wptr_reg[4]_6 ;
  wire [4:0]\wptr_reg[4]_7 ;
  wire [4:0]\wptr_reg[4]_8 ;
  wire [4:0]\wptr_reg[4]_9 ;
  wire [2:0]wr_byte_cnt;
  wire \wr_byte_cnt_d1_reg_n_0_[0] ;
  wire \wr_byte_cnt_d1_reg_n_0_[1] ;
  wire \wr_byte_cnt_d1_reg_n_0_[2] ;
  wire wr_latency_end;
  (* async_reg = "true" *) wire wr_latency_end_d1;
  (* async_reg = "true" *) wire wr_latency_end_d2;
  wire wr_latency_start;
  (* async_reg = "true" *) wire wr_latency_start_d1;
  (* async_reg = "true" *) wire wr_latency_start_d2;
  wire [3:3]\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED ;
  wire [3:3]\NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Beat_Cnt_i_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Byte_Cnt_i_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED;

  FDRE \ARID_reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_1_axi_arid),
        .Q(ARID_reg),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34 BEAT_CNT_AWID_MATCH
       (.E(FBC_Rd_En),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_Data(FBC_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_12__1 (FBC_Rd_Vld),
        .Q(\wptr_reg[4]_6 ),
        .SR(Wr_cnt_ld),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En),
        .core_aclk(core_aclk),
        .dout0_5(dout0_5),
        .\rptr_reg[4]_0 (\rptr_reg[4]_1 ),
        .\wptr_reg[0]_0 (\wptr_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[35]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[2]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .O(\Beat_fifo_Wr_data[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[35]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[1]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .O(\Beat_fifo_Wr_data[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[35]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[0]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .O(\Beat_fifo_Wr_data[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Beat_fifo_Wr_data[63]_i_1 
       (.I0(rst_int_n),
        .I1(Last_fifo_Wr_en),
        .O(Beat_fifo_Wr_data));
  FDRE \Beat_fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[0]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[10]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[11]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[12]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[13]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[14]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[15]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[16]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[17]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[18]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[19]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[1]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[20]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[21]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[22]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[23]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[24]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[25]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[26]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[27]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[28]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[29]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[2]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[30]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[31]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[32] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[33] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[34] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[35] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[35]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[35]_i_1 
       (.CI(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[35]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[35]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[35]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[3:0]),
        .O({\Beat_fifo_Wr_data_reg[35]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[35]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[35]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[35]_i_1_n_7 }),
        .S({Write_Byte_Cnt_i_reg[3],\Beat_fifo_Wr_data[35]_i_2_n_0 ,\Beat_fifo_Wr_data[35]_i_3_n_0 ,\Beat_fifo_Wr_data[35]_i_4_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[36] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[37] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[38] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[39] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[39]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[35]_i_1_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[39]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[7:4]),
        .O({\Beat_fifo_Wr_data_reg[39]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[7:4]));
  FDRE \Beat_fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[3]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[40] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[41] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[42] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[43] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[43]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[43]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[39]_i_1_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[43]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[43]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[43]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[11:8]),
        .O({\Beat_fifo_Wr_data_reg[43]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[43]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[43]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[43]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[11:8]));
  FDRE \Beat_fifo_Wr_data_reg[44] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[45] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[46] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[47] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[47]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[43]_i_1_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[47]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[15:12]),
        .O({\Beat_fifo_Wr_data_reg[47]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[15:12]));
  FDRE \Beat_fifo_Wr_data_reg[48] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[49] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[4]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[50] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[51] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[51]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[51]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[47]_i_1_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[51]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[51]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[51]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[19:16]),
        .O({\Beat_fifo_Wr_data_reg[51]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[51]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[51]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[51]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[19:16]));
  FDRE \Beat_fifo_Wr_data_reg[52] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[53] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[54] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[55] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[55]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[51]_i_1_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[55]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[23:20]),
        .O({\Beat_fifo_Wr_data_reg[55]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[23:20]));
  FDRE \Beat_fifo_Wr_data_reg[56] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[57] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[58] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[59] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[59]_i_1_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[59]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[55]_i_1_n_0 ),
        .CO({\Beat_fifo_Wr_data_reg[59]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[59]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[59]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Write_Byte_Cnt_i_reg[27:24]),
        .O({\Beat_fifo_Wr_data_reg[59]_i_1_n_4 ,\Beat_fifo_Wr_data_reg[59]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[59]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[59]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[27:24]));
  FDRE \Beat_fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[5]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[60] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_7 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[61] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_6 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[62] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_5 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[63] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_4 ),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Beat_fifo_Wr_data_reg[63]_i_2 
       (.CI(\Beat_fifo_Wr_data_reg[59]_i_1_n_0 ),
        .CO({\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED [3],\Beat_fifo_Wr_data_reg[63]_i_2_n_1 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_2 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Write_Byte_Cnt_i_reg[30:28]}),
        .O({\Beat_fifo_Wr_data_reg[63]_i_2_n_4 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_5 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_6 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_7 }),
        .S(Write_Byte_Cnt_i_reg[31:28]));
  FDRE \Beat_fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[6]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[7]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[8]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[9]),
        .Q(\Beat_fifo_Wr_data_reg[63]_0 [9]),
        .R(1'b0));
  FDRE Beat_fifo_Wr_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_fifo_Wr_en),
        .Q(Beat_fifo_Wr_en),
        .R(Wr_cnt_ld));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(S1_S_Null_Byte_Cnt),
        .Q(Data_valid_reg1),
        .R(1'b0));
  FDRE Data_valid_reg2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(Data_valid_reg1),
        .Q(Data_valid_reg2),
        .R(1'b0));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_2),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(Wr_cnt_ld));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(Wr_cnt_ld));
  FDRE F12_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F12_Rd_En),
        .Q(F12_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35 F1_AWID_MATCH
       (.E(F12_Rd_En),
        .F1_Empty(F1_Empty),
        .F1_Rd_Data(F1_Rd_Data),
        .F2_Empty(F2_Empty),
        .Q(\wptr_reg[4]_0 ),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout0_3(dout0_3),
        .\rptr_reg[4]_0 (\rptr_reg[4]_9 ),
        .\wptr_reg[5]_0 (\wptr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36 F2_FIRST_WRITE
       (.E(Write_iss_going_on_reg_0),
        .F1_Empty(F1_Empty),
        .F2_Empty(F2_Empty),
        .F2_Rd_Data(F2_Rd_Data),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_1 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .dout0_4(dout0_4),
        .\rptr_reg[4]_0 (\rptr_reg[4]_8 ),
        .\rptr_reg[5]_0 (F12_Rd_En),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .\wptr_reg[0]_0 (Write_iss_going_on_reg_n_0),
        .\wptr_reg[0]_1 (Ext_Trig_Metric_en));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(Wr_cnt_ld));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(F34_Rd_Vld_reg__0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37 F3_WR_LAT_START
       (.D(Wr_Lat_Cnt_Diff_reg),
        .E(Ext_Trig_Metric_en_reg_0),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_3 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .\Wr_Lat_Cnt_Diff_reg_reg[3] (F4_Rd_Data),
        .core_aclk(core_aclk),
        .dout0(dout0),
        .empty_reg_0(F34_Rd_En),
        .out(wr_latency_start_d2),
        .\rptr_reg[4]_0 (\rptr_reg[4]_7 ),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38 F4_WR_LAT_END
       (.E(Ext_Trig_Metric_en_reg_1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_4 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[32]_0 (F4_Rd_Data),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .out(wr_latency_end_d2),
        .\rptr_reg[4]_0 (\rptr_reg[4]_6 ),
        .\rptr_reg[5]_0 (F34_Rd_En),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FBC_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39 FBC_WR_BEAT_CNT
       (.Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .E(Beat_fifo_Wr_en_reg_0),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_Vld_reg(FBC_WR_BEAT_CNT_n_1),
        .FBC_Rd_Vld_reg_0(FBC_Rd_Vld_reg_0),
        .FBC_Rd_Vld_reg_1(FBC_WR_BEAT_CNT_n_3),
        .FBC_Rd_Vld_reg_10(FBC_WR_BEAT_CNT_n_12),
        .FBC_Rd_Vld_reg_11(FBC_WR_BEAT_CNT_n_13),
        .FBC_Rd_Vld_reg_12(FBC_WR_BEAT_CNT_n_14),
        .FBC_Rd_Vld_reg_13(FBC_WR_BEAT_CNT_n_15),
        .FBC_Rd_Vld_reg_14(FBC_WR_BEAT_CNT_n_16),
        .FBC_Rd_Vld_reg_15(FBC_Rd_Vld_reg_1),
        .FBC_Rd_Vld_reg_16(FBC_Rd_Vld_reg_2),
        .FBC_Rd_Vld_reg_17(FBC_Rd_Vld_reg_3),
        .FBC_Rd_Vld_reg_18(FBC_Rd_Vld_reg_4),
        .FBC_Rd_Vld_reg_19(FBC_Rd_Vld_reg_5),
        .FBC_Rd_Vld_reg_2(FBC_WR_BEAT_CNT_n_4),
        .FBC_Rd_Vld_reg_20(FBC_Rd_Vld_reg_6),
        .FBC_Rd_Vld_reg_21(FBC_Rd_Vld_reg_7),
        .FBC_Rd_Vld_reg_22(FBC_Rd_Vld_reg_8),
        .FBC_Rd_Vld_reg_23(FBC_Rd_Vld_reg_9),
        .FBC_Rd_Vld_reg_24(FBC_Rd_Vld_reg_10),
        .FBC_Rd_Vld_reg_25(FBC_Rd_Vld_reg_11),
        .FBC_Rd_Vld_reg_26(FBC_Rd_Vld_reg_12),
        .FBC_Rd_Vld_reg_27(FBC_Rd_Vld_reg_13),
        .FBC_Rd_Vld_reg_28(FBC_Rd_Vld_reg_14),
        .FBC_Rd_Vld_reg_29(FBC_Rd_Vld_reg_15),
        .FBC_Rd_Vld_reg_3(FBC_WR_BEAT_CNT_n_5),
        .FBC_Rd_Vld_reg_4(FBC_WR_BEAT_CNT_n_6),
        .FBC_Rd_Vld_reg_5(FBC_WR_BEAT_CNT_n_7),
        .FBC_Rd_Vld_reg_6(FBC_WR_BEAT_CNT_n_8),
        .FBC_Rd_Vld_reg_7(FBC_WR_BEAT_CNT_n_9),
        .FBC_Rd_Vld_reg_8(FBC_WR_BEAT_CNT_n_10),
        .FBC_Rd_Vld_reg_9(FBC_WR_BEAT_CNT_n_11),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4 (\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4_0 (\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__0 (\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 (\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__1 (\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 (\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (FBC_Rd_Vld),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_5 ),
        .S1_Write_Byte_Cnt(S1_Write_Byte_Cnt),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[10]_0 (\dout_reg[10] ),
        .\dout_reg[10]_1 (\dout_reg[10]_0 ),
        .\dout_reg[10]_2 (\dout_reg[10]_1 ),
        .\dout_reg[11]_0 (\dout_reg[11] ),
        .\dout_reg[11]_1 (\dout_reg[11]_0 ),
        .\dout_reg[11]_2 (\dout_reg[11]_1 ),
        .\dout_reg[12]_0 (\dout_reg[12] ),
        .\dout_reg[12]_1 (\dout_reg[12]_0 ),
        .\dout_reg[12]_2 (\dout_reg[12]_1 ),
        .\dout_reg[13]_0 (\dout_reg[13] ),
        .\dout_reg[13]_1 (\dout_reg[13]_0 ),
        .\dout_reg[13]_2 (\dout_reg[13]_1 ),
        .\dout_reg[14]_0 (\dout_reg[14] ),
        .\dout_reg[14]_1 (\dout_reg[14]_0 ),
        .\dout_reg[14]_2 (\dout_reg[14]_1 ),
        .\dout_reg[15]_0 (\dout_reg[15] ),
        .\dout_reg[15]_1 (\dout_reg[15]_0 ),
        .\dout_reg[15]_2 (\dout_reg[15]_1 ),
        .\dout_reg[16]_0 (\dout_reg[16] ),
        .\dout_reg[16]_1 (\dout_reg[16]_0 ),
        .\dout_reg[16]_2 (\dout_reg[16]_1 ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (\dout_reg[1]_0 ),
        .\dout_reg[1]_2 (\dout_reg[1]_1 ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (\dout_reg[3]_1 ),
        .\dout_reg[4]_0 (\dout_reg[4] ),
        .\dout_reg[4]_1 (\dout_reg[4]_0 ),
        .\dout_reg[4]_2 (\dout_reg[4]_1 ),
        .\dout_reg[5]_0 (\dout_reg[5] ),
        .\dout_reg[5]_1 (\dout_reg[5]_0 ),
        .\dout_reg[5]_2 (\dout_reg[5]_1 ),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[6]_0 (\dout_reg[6] ),
        .\dout_reg[6]_1 (\dout_reg[6]_0 ),
        .\dout_reg[6]_2 (\dout_reg[6]_1 ),
        .\dout_reg[7]_0 (\dout_reg[7] ),
        .\dout_reg[7]_1 (\dout_reg[7]_0 ),
        .\dout_reg[7]_2 (\dout_reg[7]_1 ),
        .\dout_reg[8]_0 (\dout_reg[8] ),
        .\dout_reg[8]_1 (\dout_reg[8]_0 ),
        .\dout_reg[8]_2 (\dout_reg[8]_1 ),
        .\dout_reg[9]_0 (\dout_reg[9] ),
        .\dout_reg[9]_1 (\dout_reg[9]_0 ),
        .\dout_reg[9]_2 (\dout_reg[9]_1 ),
        .empty2__0(empty2__0),
        .empty_reg_0(FBC_Rd_En),
        .\rptr_reg[4]_0 (\rptr_reg[4]_2 ),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FSWI_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FSWI_Rd_En),
        .Q(FSWI_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40 FSWI_WR_LAST_CNT
       (.D(D),
        .E(Ext_Trig_Metric_en_reg_2),
        .FBC_Rd_Vld_0(FBC_Rd_Vld_0),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Vld_1(FSWI_Rd_Vld_1),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_0),
        .FSWI_Rd_Vld_reg_0(FSWI_Rd_Vld_reg_1),
        .FSWI_Rd_Vld_reg_1(FSWI_Rd_Vld_reg_2),
        .FSWI_Rd_Vld_reg_10(FSWI_Rd_Vld_reg_11),
        .FSWI_Rd_Vld_reg_11(FSWI_Rd_Vld_reg_12),
        .FSWI_Rd_Vld_reg_12(FSWI_Rd_Vld_reg_13),
        .FSWI_Rd_Vld_reg_13(FSWI_Rd_Vld_reg_14),
        .FSWI_Rd_Vld_reg_14(FSWI_Rd_Vld_reg_15),
        .FSWI_Rd_Vld_reg_15(FSWI_Rd_Vld_reg_16),
        .FSWI_Rd_Vld_reg_16(FSWI_Rd_Vld_reg_17),
        .FSWI_Rd_Vld_reg_17(FSWI_Rd_Vld_reg_18),
        .FSWI_Rd_Vld_reg_18(FSWI_Rd_Vld_reg_19),
        .FSWI_Rd_Vld_reg_19(FSWI_Rd_Vld_reg_20),
        .FSWI_Rd_Vld_reg_2(FSWI_Rd_Vld_reg_3),
        .FSWI_Rd_Vld_reg_20(FSWI_Rd_Vld_reg_21),
        .FSWI_Rd_Vld_reg_21(FSWI_Rd_Vld_reg_22),
        .FSWI_Rd_Vld_reg_22(FSWI_Rd_Vld_reg_23),
        .FSWI_Rd_Vld_reg_23(FSWI_Rd_Vld_reg_24),
        .FSWI_Rd_Vld_reg_24(FSWI_Rd_Vld_reg_25),
        .FSWI_Rd_Vld_reg_25(FSWI_Rd_Vld_reg_26),
        .FSWI_Rd_Vld_reg_26(FSWI_Rd_Vld_reg_27),
        .FSWI_Rd_Vld_reg_27(FSWI_Rd_Vld_reg_28),
        .FSWI_Rd_Vld_reg_28(FSWI_Rd_Vld_reg_29),
        .FSWI_Rd_Vld_reg_29(FSWI_Rd_Vld_reg_30),
        .FSWI_Rd_Vld_reg_3(FSWI_Rd_Vld_reg_4),
        .FSWI_Rd_Vld_reg_30(FSWI_Rd_Vld_reg_31),
        .FSWI_Rd_Vld_reg_31(FSWI_Rd_Vld_reg_32),
        .FSWI_Rd_Vld_reg_32(FSWI_Rd_Vld_reg_33),
        .FSWI_Rd_Vld_reg_33(FSWI_Rd_Vld_reg_34),
        .FSWI_Rd_Vld_reg_34(FSWI_Rd_Vld_reg_35),
        .FSWI_Rd_Vld_reg_35(FSWI_Rd_Vld_reg_36),
        .FSWI_Rd_Vld_reg_36(FSWI_Rd_Vld_reg_37),
        .FSWI_Rd_Vld_reg_37(FSWI_Rd_Vld_reg_38),
        .FSWI_Rd_Vld_reg_38(FSWI_Rd_Vld_reg_39),
        .FSWI_Rd_Vld_reg_39(FSWI_Rd_Vld_reg_40),
        .FSWI_Rd_Vld_reg_4(FSWI_Rd_Vld_reg_5),
        .FSWI_Rd_Vld_reg_40(FSWI_Rd_Vld_reg_41),
        .FSWI_Rd_Vld_reg_41(FSWI_Rd_Vld_reg_42),
        .FSWI_Rd_Vld_reg_42(FSWI_Rd_Vld_reg_43),
        .FSWI_Rd_Vld_reg_43(FSWI_Rd_Vld_reg_44),
        .FSWI_Rd_Vld_reg_44(FSWI_Rd_Vld_reg_45),
        .FSWI_Rd_Vld_reg_45(FSWI_Rd_Vld_reg_46),
        .FSWI_Rd_Vld_reg_46(FSWI_Rd_Vld_reg_47),
        .FSWI_Rd_Vld_reg_47(FSWI_Rd_Vld_reg_48),
        .FSWI_Rd_Vld_reg_5(FSWI_Rd_Vld_reg_6),
        .FSWI_Rd_Vld_reg_6(FSWI_Rd_Vld_reg_7),
        .FSWI_Rd_Vld_reg_7(FSWI_Rd_Vld_reg_8),
        .FSWI_Rd_Vld_reg_8(FSWI_Rd_Vld_reg_9),
        .FSWI_Rd_Vld_reg_9(FSWI_Rd_Vld_reg_10),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (\GEN_MUX_N_CNT.Add_in_reg[17] ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_0 (\GEN_MUX_N_CNT.Add_in_reg[17]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_1 (\GEN_MUX_N_CNT.Add_in_reg[17]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (\GEN_MUX_N_CNT.Add_in_reg[18] ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_0 (\GEN_MUX_N_CNT.Add_in_reg[18]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_1 (\GEN_MUX_N_CNT.Add_in_reg[18]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (\GEN_MUX_N_CNT.Add_in_reg[19] ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_0 (\GEN_MUX_N_CNT.Add_in_reg[19]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_1 (\GEN_MUX_N_CNT.Add_in_reg[19]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (\GEN_MUX_N_CNT.Add_in_reg[20] ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_0 (\GEN_MUX_N_CNT.Add_in_reg[20]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_1 (\GEN_MUX_N_CNT.Add_in_reg[20]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (\GEN_MUX_N_CNT.Add_in_reg[21] ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_0 (\GEN_MUX_N_CNT.Add_in_reg[21]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_1 (\GEN_MUX_N_CNT.Add_in_reg[21]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (\GEN_MUX_N_CNT.Add_in_reg[22] ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_0 (\GEN_MUX_N_CNT.Add_in_reg[22]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_1 (\GEN_MUX_N_CNT.Add_in_reg[22]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (\GEN_MUX_N_CNT.Add_in_reg[23] ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_0 (\GEN_MUX_N_CNT.Add_in_reg[23]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_1 (\GEN_MUX_N_CNT.Add_in_reg[23]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (\GEN_MUX_N_CNT.Add_in_reg[24] ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_0 (\GEN_MUX_N_CNT.Add_in_reg[24]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_1 (\GEN_MUX_N_CNT.Add_in_reg[24]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (\GEN_MUX_N_CNT.Add_in_reg[25] ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_0 (\GEN_MUX_N_CNT.Add_in_reg[25]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_1 (\GEN_MUX_N_CNT.Add_in_reg[25]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (\GEN_MUX_N_CNT.Add_in_reg[26] ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_0 (\GEN_MUX_N_CNT.Add_in_reg[26]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_1 (\GEN_MUX_N_CNT.Add_in_reg[26]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (\GEN_MUX_N_CNT.Add_in_reg[27] ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_0 (\GEN_MUX_N_CNT.Add_in_reg[27]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_1 (\GEN_MUX_N_CNT.Add_in_reg[27]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (\GEN_MUX_N_CNT.Add_in_reg[28] ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_0 (\GEN_MUX_N_CNT.Add_in_reg[28]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_1 (\GEN_MUX_N_CNT.Add_in_reg[28]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (\GEN_MUX_N_CNT.Add_in_reg[29] ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_0 (\GEN_MUX_N_CNT.Add_in_reg[29]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_1 (\GEN_MUX_N_CNT.Add_in_reg[29]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (\GEN_MUX_N_CNT.Add_in_reg[30] ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_0 (\GEN_MUX_N_CNT.Add_in_reg[30]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_1 (\GEN_MUX_N_CNT.Add_in_reg[30]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (S1_Max_Read_Latency[31:17]),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_6 (\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_7 (\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_8 (\GEN_MUX_N_CNT.Add_in_reg[31]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_9 (\GEN_MUX_N_CNT.Add_in_reg[31]_8 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] (FBC_WR_BEAT_CNT_n_10),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] (FBC_WR_BEAT_CNT_n_11),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] (FBC_WR_BEAT_CNT_n_12),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] (FBC_WR_BEAT_CNT_n_13),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] (FBC_WR_BEAT_CNT_n_14),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] (FBC_WR_BEAT_CNT_n_15),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] (FBC_WR_BEAT_CNT_n_16),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] (FBC_Rd_Vld_reg_1),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] (FBC_Rd_Vld_reg_2),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] (FBC_Rd_Vld_reg_3),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] (FBC_WR_BEAT_CNT_n_1),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] (FBC_Rd_Vld_reg_4),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] (FBC_Rd_Vld_reg_5),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] (FBC_Rd_Vld_reg_6),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] (FBC_Rd_Vld_reg_7),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] (FBC_Rd_Vld_reg_8),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] (FBC_Rd_Vld_reg_9),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] (FBC_Rd_Vld_reg_10),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] (FBC_Rd_Vld_reg_11),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] (FBC_Rd_Vld_reg_12),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] (FBC_Rd_Vld_reg_13),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] (FBC_Rd_Vld_reg_0),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] (FBC_Rd_Vld_reg_14),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (FSWI_Rd_Vld),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 (FBC_Rd_Vld_reg_15),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] (FBC_WR_BEAT_CNT_n_3),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] (FBC_WR_BEAT_CNT_n_4),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] (FBC_WR_BEAT_CNT_n_5),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] (FBC_WR_BEAT_CNT_n_6),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] (FBC_WR_BEAT_CNT_n_7),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] (FBC_WR_BEAT_CNT_n_8),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] (FBC_WR_BEAT_CNT_n_9),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[4]_8 ),
        .\Read_Latency_Int_reg[17] (\Read_Latency_Int_reg[17]_0 ),
        .\Read_Latency_Int_reg[17]_0 (\Read_Latency_Int_reg[17]_1 ),
        .\Read_Latency_Int_reg[17]_1 (\Read_Latency_Int_reg[17]_2 ),
        .\Read_Latency_Int_reg[18] (\Read_Latency_Int_reg[18]_0 ),
        .\Read_Latency_Int_reg[18]_0 (\Read_Latency_Int_reg[18]_1 ),
        .\Read_Latency_Int_reg[18]_1 (\Read_Latency_Int_reg[18]_2 ),
        .\Read_Latency_Int_reg[19] (\Read_Latency_Int_reg[19]_0 ),
        .\Read_Latency_Int_reg[19]_0 (\Read_Latency_Int_reg[19]_1 ),
        .\Read_Latency_Int_reg[19]_1 (\Read_Latency_Int_reg[19]_2 ),
        .\Read_Latency_Int_reg[20] (\Read_Latency_Int_reg[20]_0 ),
        .\Read_Latency_Int_reg[20]_0 (\Read_Latency_Int_reg[20]_1 ),
        .\Read_Latency_Int_reg[20]_1 (\Read_Latency_Int_reg[20]_2 ),
        .\Read_Latency_Int_reg[21] (\Read_Latency_Int_reg[21]_0 ),
        .\Read_Latency_Int_reg[21]_0 (\Read_Latency_Int_reg[21]_1 ),
        .\Read_Latency_Int_reg[21]_1 (\Read_Latency_Int_reg[21]_2 ),
        .\Read_Latency_Int_reg[22] (\Read_Latency_Int_reg[22]_0 ),
        .\Read_Latency_Int_reg[22]_0 (\Read_Latency_Int_reg[22]_1 ),
        .\Read_Latency_Int_reg[22]_1 (\Read_Latency_Int_reg[22]_2 ),
        .\Read_Latency_Int_reg[23] (\Read_Latency_Int_reg[23]_0 ),
        .\Read_Latency_Int_reg[23]_0 (\Read_Latency_Int_reg[23]_1 ),
        .\Read_Latency_Int_reg[23]_1 (\Read_Latency_Int_reg[23]_2 ),
        .\Read_Latency_Int_reg[24] (\Read_Latency_Int_reg[24]_0 ),
        .\Read_Latency_Int_reg[24]_0 (\Read_Latency_Int_reg[24]_1 ),
        .\Read_Latency_Int_reg[24]_1 (\Read_Latency_Int_reg[24]_2 ),
        .\Read_Latency_Int_reg[25] (\Read_Latency_Int_reg[25]_0 ),
        .\Read_Latency_Int_reg[25]_0 (\Read_Latency_Int_reg[25]_1 ),
        .\Read_Latency_Int_reg[25]_1 (\Read_Latency_Int_reg[25]_2 ),
        .\Read_Latency_Int_reg[26] (\Read_Latency_Int_reg[26]_0 ),
        .\Read_Latency_Int_reg[26]_0 (\Read_Latency_Int_reg[26]_1 ),
        .\Read_Latency_Int_reg[26]_1 (\Read_Latency_Int_reg[26]_2 ),
        .\Read_Latency_Int_reg[27] (\Read_Latency_Int_reg[27]_0 ),
        .\Read_Latency_Int_reg[27]_0 (\Read_Latency_Int_reg[27]_1 ),
        .\Read_Latency_Int_reg[27]_1 (\Read_Latency_Int_reg[27]_2 ),
        .\Read_Latency_Int_reg[28] (\Read_Latency_Int_reg[28]_0 ),
        .\Read_Latency_Int_reg[28]_0 (\Read_Latency_Int_reg[28]_1 ),
        .\Read_Latency_Int_reg[28]_1 (\Read_Latency_Int_reg[28]_2 ),
        .\Read_Latency_Int_reg[29] (\Read_Latency_Int_reg[29]_0 ),
        .\Read_Latency_Int_reg[29]_0 (\Read_Latency_Int_reg[29]_1 ),
        .\Read_Latency_Int_reg[29]_1 (\Read_Latency_Int_reg[29]_2 ),
        .\Read_Latency_Int_reg[30] (\Read_Latency_Int_reg[30]_0 ),
        .\Read_Latency_Int_reg[30]_0 (\Read_Latency_Int_reg[30]_1 ),
        .\Read_Latency_Int_reg[30]_1 (\Read_Latency_Int_reg[30]_2 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_0 ),
        .\Read_Latency_Int_reg[31]_0 (\Read_Latency_Int_reg[31]_1 ),
        .\Read_Latency_Int_reg[31]_1 (\Read_Latency_Int_reg[31]_2 ),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[31]_1 (\dout_reg[31]_0 ),
        .\dout_reg[31]_2 (\dout_reg[31]_1 ),
        .empty2__0(empty2__0_0),
        .empty_reg_0(FSWI_Rd_En),
        .\rptr_reg[4]_0 (\rptr_reg[4]_4 ),
        .\wptr_reg[5]_0 (Ext_Trig_Metric_en));
  FDRE FWL_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FWL_Rd_En),
        .Q(FWL_Rd_Vld),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41 FWL_WR_LAST_CNT
       (.E(FWL_Rd_En),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .empty2__0(empty2__0_0),
        .empty_reg_0(Ext_Trig_Metric_en),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en_reg_2));
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1
       (.I0(slot_1_axi_rvalid),
        .I1(slot_1_axi_rready),
        .I2(Read_going_on),
        .O(First_Read));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read),
        .Q(First_Read_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_d1_i_1
       (.I0(slot_1_axi_wvalid),
        .I1(slot_1_axi_wready),
        .I2(Write_going_on),
        .O(First_Write));
  FDRE First_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write),
        .Q(First_Write_d1),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Mst_Rd_Idle_Cnt_En0),
        .Q(Mst_Rd_Idle_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Num_BValids_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_BValids_En0),
        .Q(Num_BValids_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Num_RLasts_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_RLasts_En0),
        .Q(Num_RLasts_En),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ),
        .I2(num_rd_beats[8]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ),
        .I4(num_rd_beats[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Last_Read_buf),
        .Q(S1_Read_Byte_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[10]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [9]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .O(Read_Byte_Cnt0[10:7]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[11]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[12]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[13]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[14]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [13]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .O(Read_Byte_Cnt0[14:11]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[15]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[16]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [15]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [3:1],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [3:2],Read_Byte_Cnt0[16:15]}),
        .S({1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[1]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[2]),
        .Q(S1_Read_Byte_Cnt),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ,Read_Byte_Cnt0[2:0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[3]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[4]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[5]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[6]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [5]),
        .R(Wr_cnt_ld));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 }),
        .O(Read_Byte_Cnt0[6:3]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[7]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[8]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[9]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_2 
       (.I0(slot_1_axi_awready),
        .I1(slot_1_axi_awvalid),
        .O(p_54_in));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42 \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.CO(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .E(slot_1_axi_arready_0),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_14_n_7 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0 (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[1]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }),
        .\dout_reg[1]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }),
        .\dout_reg[1]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_73 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_74 }),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .\dout_reg[4]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }),
        .\dout_reg[4]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .\dout_reg[4]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_75 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_76 }),
        .\dout_reg[5]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .\dout_reg[5]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .\dout_reg[6]_0 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ),
        .\dout_reg[6]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }),
        .\dout_reg[6]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .\dout_reg[6]_3 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }),
        .\dout_reg[7]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 }),
        .\dout_reg[7]_1 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .\dout_reg[7]_2 (\dout_reg[7]_2 ),
        .\num_rd_beats_reg[2] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }),
        .\num_rd_beats_reg[6] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .\num_rd_beats_reg[7] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_77 ),
        .\num_rd_beats_reg[8] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ),
        .\rptr_reg[4]_0 (\rptr_reg[4] ),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rlast_0(E),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .\wptr_reg[4]_0 (\wptr_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_15 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(Metric_Sel_1[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_5__1 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_15__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(Metric_Sel_2[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_5__1 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_15__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_5__1 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2 
       (.I0(S1_Read_Byte_Cnt),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2] ),
        .I2(S1_Max_Read_Latency[2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__0 
       (.I0(S1_Read_Byte_Cnt),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2]_0 ),
        .I2(S1_Max_Read_Latency[2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__1 
       (.I0(S1_Read_Byte_Cnt),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2]_1 ),
        .I2(S1_Max_Read_Latency[2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43 IDLE_CNT_AWID_MATCH
       (.E(FSWI_Rd_En),
        .En_Id_Based(En_Id_Based),
        .F1_Wr_Data(F1_Wr_Data),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Data(FSWI_Rd_Data),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] (\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_i_17 (\GEN_MUX_N_CNT.Add_in_Valid_i_17 ),
        .Metric_Sel_0(Metric_Sel_0),
        .Metric_Sel_1(Metric_Sel_1),
        .Metric_Sel_2(Metric_Sel_2),
        .Q(\wptr_reg[4]_9 ),
        .SR(Wr_cnt_ld),
        .Slv_Wr_Idle_Cnt_En(Slv_Wr_Idle_Cnt_En),
        .Write_Latency_En(Write_Latency_En),
        .awid_match_d1(awid_match_d1),
        .core_aclk(core_aclk),
        .dout0_7(dout0_7),
        .\rptr_reg[4]_0 (\rptr_reg[4]_3 ),
        .\wptr_reg[5]_0 (\wptr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44 LAST_CNT_AWID_MATCH
       (.E(FWL_Rd_En),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .FWL_Rd_Data(FWL_Rd_Data),
        .Q(\wptr_reg[4]_7 ),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout0_6(dout0_6),
        .\rptr_reg[4]_0 (\rptr_reg[4]_5 ),
        .\wptr_reg[0]_0 (\wptr_reg[0] ));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(E),
        .Q(Last_Read_buf),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_d1_i_1
       (.I0(slot_1_axi_wlast),
        .I1(slot_1_axi_wvalid),
        .I2(slot_1_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_fifo_Wr_en),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1 
       (.I0(Max_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_10 
       (.I0(S1_Read_Latency[26]),
        .I1(S1_Max_Read_Latency[26]),
        .I2(S1_Read_Latency[27]),
        .I3(S1_Max_Read_Latency[27]),
        .O(\Max_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_11 
       (.I0(S1_Read_Latency[24]),
        .I1(S1_Max_Read_Latency[24]),
        .I2(S1_Read_Latency[25]),
        .I3(S1_Max_Read_Latency[25]),
        .O(\Max_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_13 
       (.I0(S1_Read_Latency[22]),
        .I1(S1_Max_Read_Latency[22]),
        .I2(S1_Max_Read_Latency[23]),
        .I3(S1_Read_Latency[23]),
        .O(\Max_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_14 
       (.I0(S1_Read_Latency[20]),
        .I1(S1_Max_Read_Latency[20]),
        .I2(S1_Max_Read_Latency[21]),
        .I3(S1_Read_Latency[21]),
        .O(\Max_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_15 
       (.I0(S1_Read_Latency[18]),
        .I1(S1_Max_Read_Latency[18]),
        .I2(S1_Max_Read_Latency[19]),
        .I3(S1_Read_Latency[19]),
        .O(\Max_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_16 
       (.I0(S1_Read_Latency[16]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [15]),
        .I2(S1_Max_Read_Latency[17]),
        .I3(S1_Read_Latency[17]),
        .O(\Max_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17 
       (.I0(S1_Read_Latency[22]),
        .I1(S1_Max_Read_Latency[22]),
        .I2(S1_Read_Latency[23]),
        .I3(S1_Max_Read_Latency[23]),
        .O(\Max_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18 
       (.I0(S1_Read_Latency[20]),
        .I1(S1_Max_Read_Latency[20]),
        .I2(S1_Read_Latency[21]),
        .I3(S1_Max_Read_Latency[21]),
        .O(\Max_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19 
       (.I0(S1_Read_Latency[18]),
        .I1(S1_Max_Read_Latency[18]),
        .I2(S1_Read_Latency[19]),
        .I3(S1_Max_Read_Latency[19]),
        .O(\Max_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_20 
       (.I0(S1_Read_Latency[16]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [15]),
        .I2(S1_Read_Latency[17]),
        .I3(S1_Max_Read_Latency[17]),
        .O(\Max_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22 
       (.I0(S1_Read_Latency[14]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [13]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [14]),
        .I3(S1_Read_Latency[15]),
        .O(\Max_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23 
       (.I0(S1_Read_Latency[12]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [11]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [12]),
        .I3(S1_Read_Latency[13]),
        .O(\Max_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24 
       (.I0(S1_Read_Latency[10]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [9]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [10]),
        .I3(S1_Read_Latency[11]),
        .O(\Max_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25 
       (.I0(S1_Read_Latency[8]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [7]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [8]),
        .I3(S1_Read_Latency[9]),
        .O(\Max_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_26 
       (.I0(S1_Read_Latency[14]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [13]),
        .I2(S1_Read_Latency[15]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [14]),
        .O(\Max_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_27 
       (.I0(S1_Read_Latency[12]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [11]),
        .I2(S1_Read_Latency[13]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [12]),
        .O(\Max_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28 
       (.I0(S1_Read_Latency[10]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [9]),
        .I2(S1_Read_Latency[11]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [10]),
        .O(\Max_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29 
       (.I0(S1_Read_Latency[8]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [7]),
        .I2(S1_Read_Latency[9]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [8]),
        .O(\Max_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_30 
       (.I0(S1_Read_Latency[6]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [5]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [6]),
        .I3(S1_Read_Latency[7]),
        .O(\Max_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_31 
       (.I0(S1_Read_Latency[4]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [3]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [4]),
        .I3(S1_Read_Latency[5]),
        .O(\Max_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_32 
       (.I0(S1_Read_Latency[2]),
        .I1(S1_Max_Read_Latency[2]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [2]),
        .I3(S1_Read_Latency[3]),
        .O(\Max_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_33 
       (.I0(S1_Read_Latency[0]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [0]),
        .I2(\Max_Read_Latency_Int_reg[16]_0 [1]),
        .I3(S1_Read_Latency[1]),
        .O(\Max_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34 
       (.I0(S1_Read_Latency[6]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [5]),
        .I2(S1_Read_Latency[7]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [6]),
        .O(\Max_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35 
       (.I0(S1_Read_Latency[4]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [3]),
        .I2(S1_Read_Latency[5]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [4]),
        .O(\Max_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_36 
       (.I0(S1_Read_Latency[2]),
        .I1(S1_Max_Read_Latency[2]),
        .I2(S1_Read_Latency[3]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [2]),
        .O(\Max_Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_37 
       (.I0(S1_Read_Latency[0]),
        .I1(\Max_Read_Latency_Int_reg[16]_0 [0]),
        .I2(S1_Read_Latency[1]),
        .I3(\Max_Read_Latency_Int_reg[16]_0 [1]),
        .O(\Max_Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4 
       (.I0(S1_Read_Latency[30]),
        .I1(S1_Max_Read_Latency[30]),
        .I2(S1_Max_Read_Latency[31]),
        .I3(S1_Read_Latency[31]),
        .O(\Max_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5 
       (.I0(S1_Read_Latency[28]),
        .I1(S1_Max_Read_Latency[28]),
        .I2(S1_Max_Read_Latency[29]),
        .I3(S1_Read_Latency[29]),
        .O(\Max_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6 
       (.I0(S1_Read_Latency[26]),
        .I1(S1_Max_Read_Latency[26]),
        .I2(S1_Max_Read_Latency[27]),
        .I3(S1_Read_Latency[27]),
        .O(\Max_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7 
       (.I0(S1_Read_Latency[24]),
        .I1(S1_Max_Read_Latency[24]),
        .I2(S1_Max_Read_Latency[25]),
        .I3(S1_Read_Latency[25]),
        .O(\Max_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_8 
       (.I0(S1_Read_Latency[30]),
        .I1(S1_Max_Read_Latency[30]),
        .I2(S1_Read_Latency[31]),
        .I3(S1_Max_Read_Latency[31]),
        .O(\Max_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_9 
       (.I0(S1_Read_Latency[28]),
        .I1(S1_Max_Read_Latency[28]),
        .I2(S1_Read_Latency[29]),
        .I3(S1_Max_Read_Latency[29]),
        .O(\Max_Read_Latency_Int[31]_i_9_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[0]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[10]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [9]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[11]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[12]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[13]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[14]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[15]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[16]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[17]),
        .Q(S1_Max_Read_Latency[17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[18]),
        .Q(S1_Max_Read_Latency[18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[19]),
        .Q(S1_Max_Read_Latency[19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[1]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[20]),
        .Q(S1_Max_Read_Latency[20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[21]),
        .Q(S1_Max_Read_Latency[21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[22]),
        .Q(S1_Max_Read_Latency[22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[23]),
        .Q(S1_Max_Read_Latency[23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[24]),
        .Q(S1_Max_Read_Latency[24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[25]),
        .Q(S1_Max_Read_Latency[25]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[26]),
        .Q(S1_Max_Read_Latency[26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[27]),
        .Q(S1_Max_Read_Latency[27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[28]),
        .Q(S1_Max_Read_Latency[28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[29]),
        .Q(S1_Max_Read_Latency[29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[2]),
        .Q(S1_Max_Read_Latency[2]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[30]),
        .Q(S1_Max_Read_Latency[30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[31]),
        .Q(S1_Max_Read_Latency[31]),
        .R(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_12 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_21_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_12_n_0 ,\Max_Read_Latency_Int_reg[31]_i_12_n_1 ,\Max_Read_Latency_Int_reg[31]_i_12_n_2 ,\Max_Read_Latency_Int_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_22_n_0 ,\Max_Read_Latency_Int[31]_i_23_n_0 ,\Max_Read_Latency_Int[31]_i_24_n_0 ,\Max_Read_Latency_Int[31]_i_25_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_26_n_0 ,\Max_Read_Latency_Int[31]_i_27_n_0 ,\Max_Read_Latency_Int[31]_i_28_n_0 ,\Max_Read_Latency_Int[31]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_4_n_0 ,\Max_Read_Latency_Int[31]_i_5_n_0 ,\Max_Read_Latency_Int[31]_i_6_n_0 ,\Max_Read_Latency_Int[31]_i_7_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_8_n_0 ,\Max_Read_Latency_Int[31]_i_9_n_0 ,\Max_Read_Latency_Int[31]_i_10_n_0 ,\Max_Read_Latency_Int[31]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_21_n_0 ,\Max_Read_Latency_Int_reg[31]_i_21_n_1 ,\Max_Read_Latency_Int_reg[31]_i_21_n_2 ,\Max_Read_Latency_Int_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_30_n_0 ,\Max_Read_Latency_Int[31]_i_31_n_0 ,\Max_Read_Latency_Int[31]_i_32_n_0 ,\Max_Read_Latency_Int[31]_i_33_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_34_n_0 ,\Max_Read_Latency_Int[31]_i_35_n_0 ,\Max_Read_Latency_Int[31]_i_36_n_0 ,\Max_Read_Latency_Int[31]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_3 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_12_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_13_n_0 ,\Max_Read_Latency_Int[31]_i_14_n_0 ,\Max_Read_Latency_Int[31]_i_15_n_0 ,\Max_Read_Latency_Int[31]_i_16_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_17_n_0 ,\Max_Read_Latency_Int[31]_i_18_n_0 ,\Max_Read_Latency_Int[31]_i_19_n_0 ,\Max_Read_Latency_Int[31]_i_20_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[3]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[4]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[5]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[6]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[7]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[8]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency[9]),
        .Q(\Max_Read_Latency_Int_reg[16]_0 [8]),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    \Max_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_10 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .I1(S1_Read_Latency[26]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .I3(S1_Read_Latency[27]),
        .O(\Min_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_11 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .I1(S1_Read_Latency[24]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .I3(S1_Read_Latency[25]),
        .O(\Min_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_13 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .I1(S1_Read_Latency[22]),
        .I2(S1_Read_Latency[23]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .O(\Min_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_14 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .I1(S1_Read_Latency[20]),
        .I2(S1_Read_Latency[21]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .O(\Min_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_15 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .I1(S1_Read_Latency[18]),
        .I2(S1_Read_Latency[19]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .O(\Min_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_16 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .I1(S1_Read_Latency[16]),
        .I2(S1_Read_Latency[17]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .O(\Min_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .I1(S1_Read_Latency[22]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .I3(S1_Read_Latency[23]),
        .O(\Min_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .I1(S1_Read_Latency[20]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .I3(S1_Read_Latency[21]),
        .O(\Min_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .I1(S1_Read_Latency[18]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .I3(S1_Read_Latency[19]),
        .O(\Min_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_20 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .I1(S1_Read_Latency[16]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .I3(S1_Read_Latency[17]),
        .O(\Min_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .I1(S1_Read_Latency[14]),
        .I2(S1_Read_Latency[15]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .O(\Min_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .I1(S1_Read_Latency[12]),
        .I2(S1_Read_Latency[13]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .O(\Min_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .I1(S1_Read_Latency[10]),
        .I2(S1_Read_Latency[11]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .O(\Min_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .I1(S1_Read_Latency[8]),
        .I2(S1_Read_Latency[9]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .O(\Min_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_26 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .I1(S1_Read_Latency[14]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .I3(S1_Read_Latency[15]),
        .O(\Min_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_27 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .I1(S1_Read_Latency[12]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .I3(S1_Read_Latency[13]),
        .O(\Min_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .I1(S1_Read_Latency[10]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .I3(S1_Read_Latency[11]),
        .O(\Min_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .I1(S1_Read_Latency[8]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .I3(S1_Read_Latency[9]),
        .O(\Min_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_30 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .I1(S1_Read_Latency[6]),
        .I2(S1_Read_Latency[7]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .O(\Min_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_31 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .I1(S1_Read_Latency[4]),
        .I2(S1_Read_Latency[5]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .O(\Min_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_32 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .I1(S1_Read_Latency[2]),
        .I2(S1_Read_Latency[3]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .O(\Min_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_33 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .I1(S1_Read_Latency[0]),
        .I2(S1_Read_Latency[1]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .O(\Min_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .I1(S1_Read_Latency[6]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .I3(S1_Read_Latency[7]),
        .O(\Min_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .I1(S1_Read_Latency[4]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .I3(S1_Read_Latency[5]),
        .O(\Min_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_36 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .I1(S1_Read_Latency[2]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .I3(S1_Read_Latency[3]),
        .O(\Min_Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_37 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .I1(S1_Read_Latency[0]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .I3(S1_Read_Latency[1]),
        .O(\Min_Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .I1(S1_Read_Latency[30]),
        .I2(S1_Read_Latency[31]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .O(\Min_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .I1(S1_Read_Latency[28]),
        .I2(S1_Read_Latency[29]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .O(\Min_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .I1(S1_Read_Latency[26]),
        .I2(S1_Read_Latency[27]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .O(\Min_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .I1(S1_Read_Latency[24]),
        .I2(S1_Read_Latency[25]),
        .I3(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .O(\Min_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_8 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .I1(S1_Read_Latency[30]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .I3(S1_Read_Latency[31]),
        .O(\Min_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_9 
       (.I0(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .I1(S1_Read_Latency[28]),
        .I2(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .I3(S1_Read_Latency[29]),
        .O(\Min_Read_Latency_Int[31]_i_9_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[0]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[10]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[11]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[12]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[13]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[14]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[15]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[16]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [16]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[17]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [17]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[18]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [18]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[19]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [19]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[1]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[20]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [20]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[21]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [21]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[22]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [22]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[23]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [23]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[24]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [24]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[25]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [25]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[26]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [26]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[27]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [27]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[28]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [28]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[29]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [29]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[2]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[30]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [30]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[31]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [31]),
        .S(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_12 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_21_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_12_n_0 ,\Min_Read_Latency_Int_reg[31]_i_12_n_1 ,\Min_Read_Latency_Int_reg[31]_i_12_n_2 ,\Min_Read_Latency_Int_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_22_n_0 ,\Min_Read_Latency_Int[31]_i_23_n_0 ,\Min_Read_Latency_Int[31]_i_24_n_0 ,\Min_Read_Latency_Int[31]_i_25_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_26_n_0 ,\Min_Read_Latency_Int[31]_i_27_n_0 ,\Min_Read_Latency_Int[31]_i_28_n_0 ,\Min_Read_Latency_Int[31]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_4_n_0 ,\Min_Read_Latency_Int[31]_i_5_n_0 ,\Min_Read_Latency_Int[31]_i_6_n_0 ,\Min_Read_Latency_Int[31]_i_7_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_8_n_0 ,\Min_Read_Latency_Int[31]_i_9_n_0 ,\Min_Read_Latency_Int[31]_i_10_n_0 ,\Min_Read_Latency_Int[31]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_21_n_0 ,\Min_Read_Latency_Int_reg[31]_i_21_n_1 ,\Min_Read_Latency_Int_reg[31]_i_21_n_2 ,\Min_Read_Latency_Int_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_30_n_0 ,\Min_Read_Latency_Int[31]_i_31_n_0 ,\Min_Read_Latency_Int[31]_i_32_n_0 ,\Min_Read_Latency_Int[31]_i_33_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_34_n_0 ,\Min_Read_Latency_Int[31]_i_35_n_0 ,\Min_Read_Latency_Int[31]_i_36_n_0 ,\Min_Read_Latency_Int[31]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_3 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_12_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_13_n_0 ,\Min_Read_Latency_Int[31]_i_14_n_0 ,\Min_Read_Latency_Int[31]_i_15_n_0 ,\Min_Read_Latency_Int[31]_i_16_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_17_n_0 ,\Min_Read_Latency_Int[31]_i_18_n_0 ,\Min_Read_Latency_Int[31]_i_19_n_0 ,\Min_Read_Latency_Int[31]_i_20_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[3]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[4]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[5]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[6]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[7]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[8]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency[9]),
        .Q(\Min_Read_Latency_Int_reg[31]_0 [9]),
        .S(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    \Min_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_min_Wr_Lat),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [16]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [17]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [18]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [19]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [20]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [21]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [22]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [23]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [24]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [25]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [26]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [27]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [28]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [29]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [30]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [31]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Min_Write_Latency_Int_reg[31]_0 [9]),
        .S(Wr_cnt_ld));
  LUT5 #(
    .INIT(32'h00300000)) 
    No_Rd_Ready_i_1
       (.I0(No_Rd_Ready_reg_0),
        .I1(slot_1_axi_arready),
        .I2(slot_1_axi_arvalid),
        .I3(Rd_Lat_Start),
        .I4(rst_int_n),
        .O(No_Rd_Ready_i_1_n_0));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Rd_Ready_i_1_n_0),
        .Q(No_Rd_Ready_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2200)) 
    No_Wr_Ready_i_1
       (.I0(slot_1_axi_awvalid),
        .I1(slot_1_axi_awready),
        .I2(No_Wr_Ready),
        .I3(rst_int_n),
        .O(No_Wr_Ready_i_1_n_0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Wr_Ready_i_1_n_0),
        .Q(No_Wr_Ready),
        .R(1'b0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue6_out),
        .Q(Rd_Add_Issue_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[0]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[10]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[11]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[12]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[13]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[14]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[15]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[16]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[17]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[18]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[19]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[1]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[20]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[21]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[22]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[23]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[24]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[25]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[26]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[27]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[28]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[29]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[2]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[30]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[31]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[32]),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[3]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[4]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[5]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[6]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[7]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[8]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[9]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_12),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [31]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Ovf),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [32]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 [9]),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_11),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Ovf),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    Read_Latency_En_Int_i_1
       (.I0(rst_int_n),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(Metrics_Cnt_En),
        .I4(Use_Ext_Trigger),
        .I5(Ext_Trig_Metric_en),
        .O(Read_Latency_En_Int2_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int2_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(S1_Read_Latency[0]),
        .O(\Read_Latency_Int[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[11]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[11]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[15]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[15]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[19]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[19]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[23]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[23]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[27]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[27]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_12 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_13 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_14 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_15 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_16 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_17 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_18 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_19 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_25 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_26 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_27 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_30 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_31 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_32 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_33 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_36 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_37 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_42 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_43 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[31]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[31]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[3]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[3]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Read_Latency_Int[7]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_6 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_7 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_8 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Read_Latency_Int[7]_i_9 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I3(Read_Latency_Cnt_Out_D2),
        .I4(Rd_Latency_Fifo_Rd_Data_D1),
        .O(\Read_Latency_Int[7]_i_9_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1_n_0 ),
        .Q(S1_Read_Latency[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(S1_Read_Latency[10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(S1_Read_Latency[11]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[11]_i_1 
       (.CI(\Read_Latency_Int_reg[7]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[11]_i_1_n_0 ,\Read_Latency_Int_reg[11]_i_1_n_1 ,\Read_Latency_Int_reg[11]_i_1_n_2 ,\Read_Latency_Int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[11]_i_2_n_0 ,\Read_Latency_Int[11]_i_3_n_0 ,\Read_Latency_Int[11]_i_4_n_0 ,\Read_Latency_Int[11]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[11:8]),
        .S({\Read_Latency_Int[11]_i_6_n_0 ,\Read_Latency_Int[11]_i_7_n_0 ,\Read_Latency_Int[11]_i_8_n_0 ,\Read_Latency_Int[11]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(S1_Read_Latency[12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(S1_Read_Latency[13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(S1_Read_Latency[14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(S1_Read_Latency[15]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[15]_i_1 
       (.CI(\Read_Latency_Int_reg[11]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[15]_i_1_n_0 ,\Read_Latency_Int_reg[15]_i_1_n_1 ,\Read_Latency_Int_reg[15]_i_1_n_2 ,\Read_Latency_Int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[15]_i_2_n_0 ,\Read_Latency_Int[15]_i_3_n_0 ,\Read_Latency_Int[15]_i_4_n_0 ,\Read_Latency_Int[15]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[15:12]),
        .S({\Read_Latency_Int[15]_i_6_n_0 ,\Read_Latency_Int[15]_i_7_n_0 ,\Read_Latency_Int[15]_i_8_n_0 ,\Read_Latency_Int[15]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(S1_Read_Latency[16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(S1_Read_Latency[17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(S1_Read_Latency[18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(S1_Read_Latency[19]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[19]_i_1 
       (.CI(\Read_Latency_Int_reg[15]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[19]_i_1_n_0 ,\Read_Latency_Int_reg[19]_i_1_n_1 ,\Read_Latency_Int_reg[19]_i_1_n_2 ,\Read_Latency_Int_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[19]_i_2_n_0 ,\Read_Latency_Int[19]_i_3_n_0 ,\Read_Latency_Int[19]_i_4_n_0 ,\Read_Latency_Int[19]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[19:16]),
        .S({\Read_Latency_Int[19]_i_6_n_0 ,\Read_Latency_Int[19]_i_7_n_0 ,\Read_Latency_Int[19]_i_8_n_0 ,\Read_Latency_Int[19]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(S1_Read_Latency[1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(S1_Read_Latency[20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(S1_Read_Latency[21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(S1_Read_Latency[22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(S1_Read_Latency[23]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[23]_i_1 
       (.CI(\Read_Latency_Int_reg[19]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[23]_i_1_n_0 ,\Read_Latency_Int_reg[23]_i_1_n_1 ,\Read_Latency_Int_reg[23]_i_1_n_2 ,\Read_Latency_Int_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[23]_i_2_n_0 ,\Read_Latency_Int[23]_i_3_n_0 ,\Read_Latency_Int[23]_i_4_n_0 ,\Read_Latency_Int[23]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[23:20]),
        .S({\Read_Latency_Int[23]_i_6_n_0 ,\Read_Latency_Int[23]_i_7_n_0 ,\Read_Latency_Int[23]_i_8_n_0 ,\Read_Latency_Int[23]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(S1_Read_Latency[24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(S1_Read_Latency[25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(S1_Read_Latency[26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(S1_Read_Latency[27]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[27]_i_1 
       (.CI(\Read_Latency_Int_reg[23]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[27]_i_1_n_0 ,\Read_Latency_Int_reg[27]_i_1_n_1 ,\Read_Latency_Int_reg[27]_i_1_n_2 ,\Read_Latency_Int_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[27]_i_2_n_0 ,\Read_Latency_Int[27]_i_3_n_0 ,\Read_Latency_Int[27]_i_4_n_0 ,\Read_Latency_Int[27]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[27:24]),
        .S({\Read_Latency_Int[27]_i_6_n_0 ,\Read_Latency_Int[27]_i_7_n_0 ,\Read_Latency_Int[27]_i_8_n_0 ,\Read_Latency_Int[27]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(S1_Read_Latency[28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(S1_Read_Latency[29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(S1_Read_Latency[2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(S1_Read_Latency[30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S1_Read_Latency[31]),
        .R(Read_Latency_Int));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_10 
       (.CI(\Read_Latency_Int_reg[31]_i_11_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_10_n_0 ,\Read_Latency_Int_reg[31]_i_10_n_1 ,\Read_Latency_Int_reg[31]_i_10_n_2 ,\Read_Latency_Int_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_12_n_0 ,\Read_Latency_Int[31]_i_13_n_0 ,\Read_Latency_Int[31]_i_14_n_0 ,\Read_Latency_Int[31]_i_15_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_16_n_0 ,\Read_Latency_Int[31]_i_17_n_0 ,\Read_Latency_Int[31]_i_18_n_0 ,\Read_Latency_Int[31]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_11 
       (.CI(\Read_Latency_Int_reg[31]_i_20_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_11_n_0 ,\Read_Latency_Int_reg[31]_i_11_n_1 ,\Read_Latency_Int_reg[31]_i_11_n_2 ,\Read_Latency_Int_reg[31]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_21_n_0 ,\Read_Latency_Int[31]_i_22_n_0 ,\Read_Latency_Int[31]_i_23_n_0 ,\Read_Latency_Int[31]_i_24_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_25_n_0 ,\Read_Latency_Int[31]_i_26_n_0 ,\Read_Latency_Int[31]_i_27_n_0 ,\Read_Latency_Int[31]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_2 
       (.CI(\Read_Latency_Int_reg[27]_i_1_n_0 ),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_2_n_1 ,\Read_Latency_Int_reg[31]_i_2_n_2 ,\Read_Latency_Int_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Read_Latency_Int[31]_i_3_n_0 ,\Read_Latency_Int[31]_i_4_n_0 ,\Read_Latency_Int[31]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[31:28]),
        .S({\Read_Latency_Int[31]_i_6_n_0 ,\Read_Latency_Int[31]_i_7_n_0 ,\Read_Latency_Int[31]_i_8_n_0 ,\Read_Latency_Int[31]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_20 
       (.CI(\Read_Latency_Int_reg[31]_i_29_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_20_n_0 ,\Read_Latency_Int_reg[31]_i_20_n_1 ,\Read_Latency_Int_reg[31]_i_20_n_2 ,\Read_Latency_Int_reg[31]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_30_n_0 ,\Read_Latency_Int[31]_i_31_n_0 ,\Read_Latency_Int[31]_i_32_n_0 ,\Read_Latency_Int[31]_i_33_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_34_n_0 ,\Read_Latency_Int[31]_i_35_n_0 ,\Read_Latency_Int[31]_i_36_n_0 ,\Read_Latency_Int[31]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_29 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_29_n_0 ,\Read_Latency_Int_reg[31]_i_29_n_1 ,\Read_Latency_Int_reg[31]_i_29_n_2 ,\Read_Latency_Int_reg[31]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_38_n_0 ,\Read_Latency_Int[31]_i_39_n_0 ,\Read_Latency_Int[31]_i_40_n_0 ,\Read_Latency_Int[31]_i_41_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_42_n_0 ,\Read_Latency_Int[31]_i_43_n_0 ,\Read_Latency_Int[31]_i_44_n_0 ,\Read_Latency_Int[31]_i_45_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(S1_Read_Latency[3]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[3]_i_1_n_0 ,\Read_Latency_Int_reg[3]_i_1_n_1 ,\Read_Latency_Int_reg[3]_i_1_n_2 ,\Read_Latency_Int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\Read_Latency_Int[3]_i_2_n_0 ,\Read_Latency_Int[3]_i_3_n_0 ,\Read_Latency_Int[3]_i_4_n_0 ,\Read_Latency_Int[3]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[3:0]),
        .S({\Read_Latency_Int[3]_i_6_n_0 ,\Read_Latency_Int[3]_i_7_n_0 ,\Read_Latency_Int[3]_i_8_n_0 ,\Read_Latency_Int[3]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(S1_Read_Latency[4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(S1_Read_Latency[5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(S1_Read_Latency[6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(S1_Read_Latency[7]),
        .R(Read_Latency_Int));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[7]_i_1 
       (.CI(\Read_Latency_Int_reg[3]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[7]_i_1_n_0 ,\Read_Latency_Int_reg[7]_i_1_n_1 ,\Read_Latency_Int_reg[7]_i_1_n_2 ,\Read_Latency_Int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[7]_i_2_n_0 ,\Read_Latency_Int[7]_i_3_n_0 ,\Read_Latency_Int[7]_i_4_n_0 ,\Read_Latency_Int[7]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[7:4]),
        .S({\Read_Latency_Int[7]_i_6_n_0 ,\Read_Latency_Int[7]_i_7_n_0 ,\Read_Latency_Int[7]_i_8_n_0 ,\Read_Latency_Int[7]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(S1_Read_Latency[8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(S1_Read_Latency[9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One_D10),
        .Q(Read_Latency_One_D1),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    Read_Latency_One_i_2
       (.I0(E),
        .I1(First_Read),
        .I2(Rd_Lat_Start),
        .I3(Last_Read_buf),
        .I4(Rd_Lat_End),
        .I5(First_Read_reg),
        .O(rd_latency_end));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'h0888C88888888888)) 
    Read_going_on_i_1
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_1_axi_rready),
        .I3(slot_1_axi_rvalid),
        .I4(slot_1_axi_rlast),
        .I5(Read_Beat_Cnt_En1),
        .O(Read_going_on_i_1_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  FDRE \S_Null_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(S1_S_Null_Byte_Cnt),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_1 
       (.I0(slot_1_axi_wready),
        .I1(slot_1_axi_wvalid),
        .I2(slot_1_axi_wlast),
        .I3(rst_int_n),
        .O(Write_iss_going_on));
  LUT2 #(
    .INIT(4'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_2 
       (.I0(slot_1_axi_wvalid),
        .I1(slot_1_axi_wready),
        .O(Wr_Idle));
  LUT1 #(
    .INIT(2'h1)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_4 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[0]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_4_n_0 ));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[0]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_7 }),
        .S({Slv_Wr_Idle_Cnt_i_reg[3:1],\Slv_Wr_Idle_Cnt_i[0]_i_4_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[10]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[11]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[12]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[12]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[15:12]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[13]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[14]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[15]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[16]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[16]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[12]_i_1_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[19:16]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[17]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[18]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[19]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[1]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[20]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[20]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[23:20]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[21]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[22]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[23]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[24]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[24]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[20]_i_1_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[27:24]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[25]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[26]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[27]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[28]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[28]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_0 ),
        .CO({\NLW_Slv_Wr_Idle_Cnt_i_reg[28]_i_1_CO_UNCONNECTED [3],\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[31:28]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[29]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[2]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[30]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[28]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[31]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[3]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[4]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[4]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[0]_i_3_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[7:4]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[5]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_5 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[6]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_4 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[7]),
        .R(Write_iss_going_on));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[8]),
        .R(Write_iss_going_on));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Slv_Wr_Idle_Cnt_i_reg[8]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[4]_i_1_n_0 ),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_4 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 }),
        .S(Slv_Wr_Idle_Cnt_i_reg[11:8]));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Wr_Idle),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[9]),
        .R(Write_iss_going_on));
  LUT4 #(
    .INIT(16'h8000)) 
    \Slv_Wr_Idle_Fifo_Wr_data[31]_i_1 
       (.I0(rst_int_n),
        .I1(slot_1_axi_wready),
        .I2(slot_1_axi_wvalid),
        .I3(slot_1_axi_wlast),
        .O(Slv_Wr_Idle_Fifo_Wr_data));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[0]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[10]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[11]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[12]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[13]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[14]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[15]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[16]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[17]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[18]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[19]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[1]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[20]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[21]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[22]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[23]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[24]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[25]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[26]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[27]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[28]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[29]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[2]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[30]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[31]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[3]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[4]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[5]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[6]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[7]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[8]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[9]),
        .Q(\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h50)) 
    Wr_Add_Issue_i_1
       (.I0(No_Wr_Ready),
        .I1(slot_1_axi_awready),
        .I2(slot_1_axi_awvalid),
        .O(Wr_Add_Issue_i_1_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1_n_0),
        .Q(Wr_Add_Issue_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'hB)) 
    \Write_Beat_Cnt_i[0]_i_1 
       (.I0(Last_fifo_Wr_en),
        .I1(rst_int_n),
        .O(Write_Byte_Cnt_i));
  LUT1 #(
    .INIT(2'h1)) 
    \Write_Beat_Cnt_i[0]_i_3 
       (.I0(Write_Beat_Cnt_i_reg[0]),
        .O(\Write_Beat_Cnt_i[0]_i_3_n_0 ));
  FDSE \Write_Beat_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[0]),
        .S(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[0]_i_2_n_0 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_1 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_2 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\Write_Beat_Cnt_i_reg[0]_i_2_n_4 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_5 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_6 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_7 }),
        .S({Write_Beat_Cnt_i_reg[3:1],\Write_Beat_Cnt_i[0]_i_3_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[10]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[11]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[12]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[12]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[8]_i_1_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[12]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[12]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[12]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[12]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[12]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[12]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[12]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[15:12]));
  FDRE \Write_Beat_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[13]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[14]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[12]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[15]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[16]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[16]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[12]_i_1_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[16]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[16]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[19:16]));
  FDRE \Write_Beat_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[17]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[18]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[19]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[1]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[20]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[20]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[16]_i_1_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[20]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[20]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[20]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[20]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[20]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[20]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[20]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[23:20]));
  FDRE \Write_Beat_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[21]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[22]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[20]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[23]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[24]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[24]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[20]_i_1_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[24]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[24]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[27:24]));
  FDRE \Write_Beat_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[25]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[26]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[27]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[28]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[28]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[24]_i_1_n_0 ),
        .CO({\NLW_Write_Beat_Cnt_i_reg[28]_i_1_CO_UNCONNECTED [3],\Write_Beat_Cnt_i_reg[28]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[28]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[28]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[28]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[28]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[28]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[31:28]));
  FDRE \Write_Beat_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[29]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[2]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[30]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[28]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[31]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[3]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[4]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[4]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[0]_i_2_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[4]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[4]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[4]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[4]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[4]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[4]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[4]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[7:4]));
  FDRE \Write_Beat_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[5]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1_n_5 ),
        .Q(Write_Beat_Cnt_i_reg[6]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[4]_i_1_n_4 ),
        .Q(Write_Beat_Cnt_i_reg[7]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Beat_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_7 ),
        .Q(Write_Beat_Cnt_i_reg[8]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Beat_Cnt_i_reg[8]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[4]_i_1_n_0 ),
        .CO({\Write_Beat_Cnt_i_reg[8]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[8]_i_1_n_4 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_7 }),
        .S(Write_Beat_Cnt_i_reg[11:8]));
  FDRE \Write_Beat_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_6 ),
        .Q(Write_Beat_Cnt_i_reg[9]),
        .R(Write_Byte_Cnt_i));
  LUT2 #(
    .INIT(4'h8)) 
    Write_Beat_d1_i_1
       (.I0(slot_1_axi_wready),
        .I1(slot_1_axi_wvalid),
        .O(p_39_in));
  FDRE Write_Beat_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_39_in),
        .Q(Write_Beat_d1),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_2 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .I1(Write_Byte_Cnt_i_reg[2]),
        .O(\Write_Byte_Cnt_i[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_3 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .I1(Write_Byte_Cnt_i_reg[1]),
        .O(\Write_Byte_Cnt_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_4 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .I1(Write_Byte_Cnt_i_reg[0]),
        .O(\Write_Byte_Cnt_i[0]_i_4_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[0]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[0]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\wr_byte_cnt_d1_reg_n_0_[2] ,\wr_byte_cnt_d1_reg_n_0_[1] ,\wr_byte_cnt_d1_reg_n_0_[0] }),
        .O({\Write_Byte_Cnt_i_reg[0]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_7 }),
        .S({Write_Byte_Cnt_i_reg[3],\Write_Byte_Cnt_i[0]_i_2_n_0 ,\Write_Byte_Cnt_i[0]_i_3_n_0 ,\Write_Byte_Cnt_i[0]_i_4_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[10]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[11]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[12]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[12]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[8]_i_1_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[12]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[12]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[12]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[12]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[12]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[12]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[12]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[15:12]));
  FDRE \Write_Byte_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[13]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[14]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[12]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[15]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[16]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[16]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[12]_i_1_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[16]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[16]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[19:16]));
  FDRE \Write_Byte_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[17]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[18]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[19]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[1]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[20]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[20]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[16]_i_1_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[20]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[20]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[20]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[20]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[20]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[20]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[20]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[23:20]));
  FDRE \Write_Byte_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[21]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[22]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[20]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[23]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[24]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[24]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[20]_i_1_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[24]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[24]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[27:24]));
  FDRE \Write_Byte_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[25]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[26]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[27]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[28]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[28]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[24]_i_1_n_0 ),
        .CO({\NLW_Write_Byte_Cnt_i_reg[28]_i_1_CO_UNCONNECTED [3],\Write_Byte_Cnt_i_reg[28]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[28]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[28]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[28]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[28]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[28]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[31:28]));
  FDRE \Write_Byte_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[29]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[2]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[30]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[28]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[31]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[3]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[4]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[4]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[0]_i_1_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[4]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[4]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[4]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[4]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[4]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[4]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[4]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[7:4]));
  FDRE \Write_Byte_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[5]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1_n_5 ),
        .Q(Write_Byte_Cnt_i_reg[6]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[4]_i_1_n_4 ),
        .Q(Write_Byte_Cnt_i_reg[7]),
        .R(Write_Byte_Cnt_i));
  FDRE \Write_Byte_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_7 ),
        .Q(Write_Byte_Cnt_i_reg[8]),
        .R(Write_Byte_Cnt_i));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Write_Byte_Cnt_i_reg[8]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[4]_i_1_n_0 ),
        .CO({\Write_Byte_Cnt_i_reg[8]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[8]_i_1_n_4 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_7 }),
        .S(Write_Byte_Cnt_i_reg[11:8]));
  FDRE \Write_Byte_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_6 ),
        .Q(Write_Byte_Cnt_i_reg[9]),
        .R(Write_Byte_Cnt_i));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    Write_Latency_En_Int_i_1
       (.I0(rst_int_n),
        .I1(wid_match_reg_d2),
        .I2(F34_Rd_Vld_reg_d2),
        .I3(Metrics_Cnt_En),
        .I4(Use_Ext_Trigger),
        .I5(Ext_Trig_Metric_en),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \Write_Latency_Int[31]_i_1 
       (.I0(wid_match_reg_d2),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_Int0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Write_Latency_Int_reg[31]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Write_Latency_Int_reg[31]_0 [10]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Write_Latency_Int_reg[31]_0 [11]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Write_Latency_Int_reg[31]_0 [12]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Write_Latency_Int_reg[31]_0 [13]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Write_Latency_Int_reg[31]_0 [14]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Write_Latency_Int_reg[31]_0 [15]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Write_Latency_Int_reg[31]_0 [16]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Write_Latency_Int_reg[31]_0 [17]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Write_Latency_Int_reg[31]_0 [18]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Write_Latency_Int_reg[31]_0 [19]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Write_Latency_Int_reg[31]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Write_Latency_Int_reg[31]_0 [20]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Write_Latency_Int_reg[31]_0 [21]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Write_Latency_Int_reg[31]_0 [22]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Write_Latency_Int_reg[31]_0 [23]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Write_Latency_Int_reg[31]_0 [24]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Write_Latency_Int_reg[31]_0 [25]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Write_Latency_Int_reg[31]_0 [26]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Write_Latency_Int_reg[31]_0 [27]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Write_Latency_Int_reg[31]_0 [28]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Write_Latency_Int_reg[31]_0 [29]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Write_Latency_Int_reg[31]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Write_Latency_Int_reg[31]_0 [30]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Write_Latency_Int_reg[31]_0 [31]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Write_Latency_Int_reg[31]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Write_Latency_Int_reg[31]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Write_Latency_Int_reg[31]_0 [5]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Write_Latency_Int_reg[31]_0 [6]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Write_Latency_Int_reg[31]_0 [7]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Write_Latency_Int_reg[31]_0 [8]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Write_Latency_Int_reg[31]_0 [9]),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Write_going_on_i_1
       (.I0(Write_going_on),
        .I1(rst_int_n),
        .I2(slot_1_axi_wlast),
        .I3(slot_1_axi_wvalid),
        .I4(slot_1_axi_wready),
        .O(Write_going_on_i_1_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_1_n_0),
        .Q(Write_going_on),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h0C88CC88)) 
    Write_iss_going_on_i_1
       (.I0(Write_iss_going_on_reg_n_0),
        .I1(rst_int_n),
        .I2(slot_1_axi_wlast),
        .I3(slot_1_axi_wvalid),
        .I4(slot_1_axi_wready),
        .O(Write_iss_going_on_i_1_n_0));
  FDRE Write_iss_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_iss_going_on_i_1_n_0),
        .Q(Write_iss_going_on_reg_n_0),
        .R(1'b0));
  FDRE awid_match_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(id_matched_return07_out),
        .Q(awid_match_d1),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync_45 ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_2),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Q(Ext_Triggers_Sync_d1),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n),
        .\s_level_out_bus_d1_cdc_to_reg[1]_0 (\s_level_out_bus_d1_cdc_to_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1 
       (.I0(num_read_beat_reg[0]),
        .O(\num_rd_beats[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .O(\num_rd_beats[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[2]),
        .O(\num_rd_beats[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1 
       (.I0(num_read_beat_reg[1]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[2]),
        .I3(num_read_beat_reg[3]),
        .O(\num_rd_beats[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1 
       (.I0(num_read_beat_reg[2]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[3]),
        .I4(num_read_beat_reg[4]),
        .O(\num_rd_beats[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1 
       (.I0(num_read_beat_reg[3]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[0]),
        .I3(num_read_beat_reg[2]),
        .I4(num_read_beat_reg[4]),
        .I5(num_read_beat_reg[5]),
        .O(\num_rd_beats[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg[6]),
        .O(\num_rd_beats[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg[6]),
        .I2(num_read_beat_reg[7]),
        .O(\num_rd_beats[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1 
       (.I0(slot_1_axi_rready),
        .I1(slot_1_axi_rvalid),
        .I2(slot_1_axi_rlast),
        .O(num_read_beat0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2 
       (.I0(num_read_beat_reg[6]),
        .I1(\num_rd_beats[8]_i_3_n_0 ),
        .I2(num_read_beat_reg[7]),
        .I3(num_read_beat_reg[8]),
        .O(\num_rd_beats[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3 
       (.I0(num_read_beat_reg[5]),
        .I1(num_read_beat_reg[3]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[0]),
        .I4(num_read_beat_reg[2]),
        .I5(num_read_beat_reg[4]),
        .O(\num_rd_beats[8]_i_3_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_rd_beats[0]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_rd_beats[1]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_rd_beats[2]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_rd_beats[3]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_rd_beats[4]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_rd_beats[5]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_rd_beats[6]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_rd_beats[7]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_rd_beats[8]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1 
       (.I0(slot_1_axi_rlast),
        .I1(slot_1_axi_rvalid),
        .I2(slot_1_axi_rready),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_read_beat[8]_i_2 
       (.I0(slot_1_axi_rready),
        .I1(slot_1_axi_rvalid),
        .I2(slot_1_axi_rlast),
        .O(num_read_beat043_out));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_read_beat_reg[0]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_read_beat_reg[1]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_read_beat_reg[2]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_read_beat_reg[3]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_read_beat_reg[4]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_read_beat_reg[5]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_read_beat_reg[6]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_read_beat_reg[7]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat043_out),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_read_beat_reg[8]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_46 rd_latency_cnt_inst
       (.\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .Q({Read_Latency_Cnt_Ovf,Read_Latency_Cnt_Out}),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47 rd_latency_fifo_inst
       (.E(Rd_Latency_Fifo_Wr_En_reg_0),
        .En_Id_Based(En_Id_Based),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(\wptr_reg[4]_2 ),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En2(Rd_Latency_Fifo_Rd_En2),
        .Rd_Latency_Fifo_Wr_En(Rd_Latency_Fifo_Wr_En),
        .Rd_Latency_Fifo_Wr_En_reg(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D10(Read_Latency_One_D10),
        .Read_Latency_One_D1_reg(Read_Latency_One_reg_n_0),
        .SR(Wr_cnt_ld),
        .Use_Ext_Trigger(Use_Ext_Trigger),
        .core_aclk(core_aclk),
        .\dout_reg[32]_0 (Rd_Latency_Fifo_Rd_Data),
        .\dout_reg[32]_1 (\dout_reg[32]_1 ),
        .full_reg_0(rd_latency_fifo_inst_n_11),
        .id_matched_return01_out(id_matched_return01_out),
        .rd_latency_end(rd_latency_end),
        .rid_match_reg(rid_match_reg),
        .\rptr_reg[4]_0 (\rptr_reg[4]_0 ),
        .rst_int_n(rst_int_n),
        .rst_int_n_reg(rd_latency_fifo_inst_n_12),
        .\wptr_reg[0]_0 (Ext_Trig_Metric_en));
  FDRE rid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(id_matched_return01_out),
        .Q(rid_match_reg),
        .R(Wr_cnt_ld));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(core_aresetn),
        .Q(rst_int_n),
        .R(Metrics_Cnt_Reset));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_10
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .O(update_max_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .O(update_max_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_13
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_14
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_15
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_16
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [23]),
        .O(update_max_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [21]),
        .O(update_max_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_19
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [19]),
        .O(update_max_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_20
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [17]),
        .O(update_max_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_26
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [15]),
        .O(update_max_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [13]),
        .O(update_max_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [11]),
        .O(update_max_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [9]),
        .O(update_max_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_30
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_31
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_32
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_33
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [7]),
        .O(update_max_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_35
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [5]),
        .O(update_max_Wr_Lat_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_36
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [3]),
        .O(update_max_Wr_Lat_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_37
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [1]),
        .O(update_max_Wr_Lat_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [26]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [24]),
        .I2(\Max_Write_Latency_Int_reg[31]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_8
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [31]),
        .O(update_max_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_9
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg[31]_0 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Max_Write_Latency_Int_reg[31]_0 [29]),
        .O(update_max_Wr_Lat_i_9_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_max_Wr_Lat_reg_0),
        .Q(update_max_Wr_Lat),
        .R(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_12
       (.CI(update_max_Wr_Lat_reg_i_21_n_0),
        .CO({update_max_Wr_Lat_reg_i_12_n_0,update_max_Wr_Lat_reg_i_12_n_1,update_max_Wr_Lat_reg_i_12_n_2,update_max_Wr_Lat_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_22_n_0,update_max_Wr_Lat_i_23_n_0,update_max_Wr_Lat_i_24_n_0,update_max_Wr_Lat_i_25_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_26_n_0,update_max_Wr_Lat_i_27_n_0,update_max_Wr_Lat_i_28_n_0,update_max_Wr_Lat_i_29_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_2
       (.CI(update_max_Wr_Lat_reg_i_3_n_0),
        .CO({O220,update_max_Wr_Lat_reg_i_2_n_1,update_max_Wr_Lat_reg_i_2_n_2,update_max_Wr_Lat_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_4_n_0,update_max_Wr_Lat_i_5_n_0,update_max_Wr_Lat_i_6_n_0,update_max_Wr_Lat_i_7_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_8_n_0,update_max_Wr_Lat_i_9_n_0,update_max_Wr_Lat_i_10_n_0,update_max_Wr_Lat_i_11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_21
       (.CI(1'b0),
        .CO({update_max_Wr_Lat_reg_i_21_n_0,update_max_Wr_Lat_reg_i_21_n_1,update_max_Wr_Lat_reg_i_21_n_2,update_max_Wr_Lat_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_30_n_0,update_max_Wr_Lat_i_31_n_0,update_max_Wr_Lat_i_32_n_0,update_max_Wr_Lat_i_33_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_34_n_0,update_max_Wr_Lat_i_35_n_0,update_max_Wr_Lat_i_36_n_0,update_max_Wr_Lat_i_37_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_max_Wr_Lat_reg_i_3
       (.CI(update_max_Wr_Lat_reg_i_12_n_0),
        .CO({update_max_Wr_Lat_reg_i_3_n_0,update_max_Wr_Lat_reg_i_3_n_1,update_max_Wr_Lat_reg_i_3_n_2,update_max_Wr_Lat_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_13_n_0,update_max_Wr_Lat_i_14_n_0,update_max_Wr_Lat_i_15_n_0,update_max_Wr_Lat_i_16_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_17_n_0,update_max_Wr_Lat_i_18_n_0,update_max_Wr_Lat_i_19_n_0,update_max_Wr_Lat_i_20_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_10
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_13
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [23]),
        .O(update_min_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_14
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [21]),
        .O(update_min_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_15
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [19]),
        .O(update_min_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_16
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [17]),
        .O(update_min_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_19
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_20
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [15]),
        .O(update_min_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [13]),
        .O(update_min_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [11]),
        .O(update_min_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [9]),
        .O(update_min_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_26
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_30
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [7]),
        .O(update_min_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_31
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [5]),
        .O(update_min_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_32
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [3]),
        .O(update_min_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_33
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [1]),
        .O(update_min_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_35
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_36
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_37
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [31]),
        .O(update_min_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [29]),
        .O(update_min_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [27]),
        .O(update_min_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Min_Write_Latency_Int_reg[31]_0 [25]),
        .O(update_min_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_8
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_9
       (.I0(\Min_Write_Latency_Int_reg[31]_0 [28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Min_Write_Latency_Int_reg[31]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_9_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_min_Wr_Lat_reg_0),
        .Q(update_min_Wr_Lat),
        .R(Wr_cnt_ld));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_12
       (.CI(update_min_Wr_Lat_reg_i_21_n_0),
        .CO({update_min_Wr_Lat_reg_i_12_n_0,update_min_Wr_Lat_reg_i_12_n_1,update_min_Wr_Lat_reg_i_12_n_2,update_min_Wr_Lat_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_22_n_0,update_min_Wr_Lat_i_23_n_0,update_min_Wr_Lat_i_24_n_0,update_min_Wr_Lat_i_25_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_26_n_0,update_min_Wr_Lat_i_27_n_0,update_min_Wr_Lat_i_28_n_0,update_min_Wr_Lat_i_29_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_2
       (.CI(update_min_Wr_Lat_reg_i_3_n_0),
        .CO({O221,update_min_Wr_Lat_reg_i_2_n_1,update_min_Wr_Lat_reg_i_2_n_2,update_min_Wr_Lat_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_4_n_0,update_min_Wr_Lat_i_5_n_0,update_min_Wr_Lat_i_6_n_0,update_min_Wr_Lat_i_7_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_8_n_0,update_min_Wr_Lat_i_9_n_0,update_min_Wr_Lat_i_10_n_0,update_min_Wr_Lat_i_11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_21
       (.CI(1'b0),
        .CO({update_min_Wr_Lat_reg_i_21_n_0,update_min_Wr_Lat_reg_i_21_n_1,update_min_Wr_Lat_reg_i_21_n_2,update_min_Wr_Lat_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_30_n_0,update_min_Wr_Lat_i_31_n_0,update_min_Wr_Lat_i_32_n_0,update_min_Wr_Lat_i_33_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_34_n_0,update_min_Wr_Lat_i_35_n_0,update_min_Wr_Lat_i_36_n_0,update_min_Wr_Lat_i_37_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 update_min_Wr_Lat_reg_i_3
       (.CI(update_min_Wr_Lat_reg_i_12_n_0),
        .CO({update_min_Wr_Lat_reg_i_3_n_0,update_min_Wr_Lat_reg_i_3_n_1,update_min_Wr_Lat_reg_i_3_n_2,update_min_Wr_Lat_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_13_n_0,update_min_Wr_Lat_i_14_n_0,update_min_Wr_Lat_i_15_n_0,update_min_Wr_Lat_i_16_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_17_n_0,update_min_Wr_Lat_i_18_n_0,update_min_Wr_Lat_i_19_n_0,update_min_Wr_Lat_i_20_n_0}));
  FDRE wid_match_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(wid_match_reg),
        .Q(wid_match_reg_d2),
        .R(1'b0));
  FDRE wid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wid_match_reg_reg_0),
        .Q(wid_match_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[0]_i_1 
       (.I0(slot_1_axi_wstrb[1]),
        .I1(slot_1_axi_wstrb[0]),
        .I2(slot_1_axi_wstrb[3]),
        .I3(slot_1_axi_wstrb[2]),
        .O(wr_byte_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[1]_i_1 
       (.I0(slot_1_axi_wstrb[2]),
        .I1(slot_1_axi_wstrb[1]),
        .I2(slot_1_axi_wstrb[0]),
        .I3(slot_1_axi_wstrb[3]),
        .O(wr_byte_cnt[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[2]_i_1 
       (.I0(slot_1_axi_wstrb[3]),
        .I1(slot_1_axi_wstrb[2]),
        .I2(slot_1_axi_wstrb[0]),
        .I3(slot_1_axi_wstrb[1]),
        .O(wr_byte_cnt[2]));
  FDRE \wr_byte_cnt_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_ovf_48 wr_latency_cnt_inst
       (.Data_valid_reg1(Data_valid_reg1),
        .Data_valid_reg2(Data_valid_reg2),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(Q),
        .SR(Wr_cnt_ld),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    wr_latency_end_d1_i_1
       (.I0(Last_Write),
        .I1(First_Write),
        .I2(Wr_Lat_Start),
        .I3(Last_fifo_Wr_en),
        .I4(Wr_Lat_End),
        .I5(First_Write_d1),
        .O(wr_latency_end));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_end_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end_d1),
        .Q(wr_latency_end_d2),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE wr_latency_start_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start_d1),
        .Q(wr_latency_start_d2),
        .R(Wr_cnt_ld));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_counters
   (Acc_OF_reg,
    Acc_OF,
    Acc_OF_reg_0,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    accumulate,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    accumulate_0,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ,
    accumulate_1,
    Q,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_0 ,
    \Accum_i_reg[31] ,
    \Incrementer_reg[31] ,
    \Accum_i_reg[31]_0 ,
    \Incrementer_reg[31]_0 ,
    \Accum_i_reg[31]_1 ,
    \Incrementer_reg[31]_1 ,
    SR,
    core_aclk,
    \Accum_i_reg[32] ,
    Add_in_Valid,
    p_1_in,
    Add_in_Valid_2,
    \GEN_MUX_N_CNT.accumulate_reg ,
    Add_in_Valid_3,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En,
    core_aresetn,
    CO,
    Incr_by_1_reg_i_2,
    Incr_by_1_reg,
    Incr_by_1_reg_i_2__0,
    Incr_by_1_reg_0,
    Incr_by_1_reg_i_2__1,
    \Accum_i_reg[32]_0 ,
    \Accum_i_reg[32]_1 ,
    D,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 );
  output Acc_OF_reg;
  output Acc_OF;
  output Acc_OF_reg_0;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  output accumulate;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output accumulate_0;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  output accumulate_1;
  output [15:0]Q;
  output [15:0]\GEN_MUX_N_CNT.Add_in_reg[15] ;
  output [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  output [31:0]\Accum_i_reg[31] ;
  output [31:0]\Incrementer_reg[31] ;
  output [31:0]\Accum_i_reg[31]_0 ;
  output [31:0]\Incrementer_reg[31]_0 ;
  output [31:0]\Accum_i_reg[31]_1 ;
  output [31:0]\Incrementer_reg[31]_1 ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\Accum_i_reg[32] ;
  input Add_in_Valid;
  input p_1_in;
  input Add_in_Valid_2;
  input \GEN_MUX_N_CNT.accumulate_reg ;
  input Add_in_Valid_3;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En;
  input core_aresetn;
  input [0:0]CO;
  input [15:0]Incr_by_1_reg_i_2;
  input [0:0]Incr_by_1_reg;
  input [15:0]Incr_by_1_reg_i_2__0;
  input [0:0]Incr_by_1_reg_0;
  input [15:0]Incr_by_1_reg_i_2__1;
  input [0:0]\Accum_i_reg[32]_0 ;
  input [0:0]\Accum_i_reg[32]_1 ;
  input [31:0]D;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;

  wire Acc_OF;
  wire Acc_OF_reg;
  wire Acc_OF_reg_0;
  wire [31:0]\Accum_i_reg[31] ;
  wire [31:0]\Accum_i_reg[31]_0 ;
  wire [31:0]\Accum_i_reg[31]_1 ;
  wire [1:0]\Accum_i_reg[32] ;
  wire [0:0]\Accum_i_reg[32]_0 ;
  wire [0:0]\Accum_i_reg[32]_1 ;
  wire Add_in_Valid;
  wire Add_in_Valid_2;
  wire Add_in_Valid_3;
  wire [0:0]CO;
  wire [31:0]D;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire [0:0]Incr_by_1_reg;
  wire [0:0]Incr_by_1_reg_0;
  wire [15:0]Incr_by_1_reg_i_2;
  wire [15:0]Incr_by_1_reg_i_2__0;
  wire [15:0]Incr_by_1_reg_i_2__1;
  wire [31:0]\Incrementer_reg[31] ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire [31:0]\Incrementer_reg[31]_1 ;
  wire Metrics_Cnt_En;
  wire [15:0]Q;
  wire [0:0]SR;
  wire accumulate;
  wire accumulate_0;
  wire accumulate_1;
  wire core_aclk;
  wire core_aresetn;
  wire p_1_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_1 
       (.Acc_OF_reg(Acc_OF_reg),
        .\Accum_i_reg[31] (\Accum_i_reg[31] ),
        .\Accum_i_reg[32] (\Accum_i_reg[32] ),
        .Add_in_Valid(Add_in_Valid),
        .CO(CO),
        .D(D),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (accumulate),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .Incr_by_1_reg_i_2(Incr_by_1_reg_i_2),
        .\Incrementer_reg[31] (\Incrementer_reg[31] ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(Q),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .p_1_in(p_1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10 \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_2 
       (.Acc_OF(Acc_OF),
        .\Accum_i_reg[31] (\Accum_i_reg[31]_0 ),
        .\Accum_i_reg[32] ({\Accum_i_reg[32]_0 ,\Accum_i_reg[32] [0]}),
        .Add_in_Valid_2(Add_in_Valid_2),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (accumulate_0),
        .\GEN_MUX_N_CNT.accumulate_reg_1 (\GEN_MUX_N_CNT.accumulate_reg ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .Incr_by_1_reg(Incr_by_1_reg),
        .Incr_by_1_reg_i_2__0(Incr_by_1_reg_i_2__0),
        .\Incrementer_reg[31] (\Incrementer_reg[31]_0 ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[15] ),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11 axi_perf_mon_v5_0_31_metric_sel_n_cnt_inst_0
       (.Acc_OF_reg(Acc_OF_reg_0),
        .\Accum_i_reg[31] (\Accum_i_reg[31]_1 ),
        .\Accum_i_reg[32] (\Accum_i_reg[32]_1 ),
        .Add_in_Valid_3(Add_in_Valid_3),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\GEN_MUX_N_CNT.Add_in_Valid_reg_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (accumulate_1),
        .\GEN_MUX_N_CNT.accumulate_reg_1 (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .Incr_by_1_reg(Incr_by_1_reg_0),
        .Incr_by_1_reg_i_2__1(Incr_by_1_reg_i_2__1),
        .\Incrementer_i_reg[31] (\Accum_i_reg[32] [0]),
        .\Incrementer_reg[31] (\Incrementer_reg[31]_1 ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[15]_0 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt
   (Acc_OF_reg,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Q,
    \Accum_i_reg[31] ,
    \Incrementer_reg[31] ,
    SR,
    core_aclk,
    \Accum_i_reg[32] ,
    Add_in_Valid,
    p_1_in,
    Metrics_Cnt_En,
    core_aresetn,
    CO,
    Incr_by_1_reg_i_2,
    D,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 );
  output Acc_OF_reg;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output \GEN_MUX_N_CNT.accumulate_reg_0 ;
  output [15:0]Q;
  output [31:0]\Accum_i_reg[31] ;
  output [31:0]\Incrementer_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\Accum_i_reg[32] ;
  input Add_in_Valid;
  input p_1_in;
  input Metrics_Cnt_En;
  input core_aresetn;
  input [0:0]CO;
  input [15:0]Incr_by_1_reg_i_2;
  input [31:0]D;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;

  wire Acc_OF_reg;
  wire [31:0]\Accum_i_reg[31] ;
  wire [1:0]\Accum_i_reg[32] ;
  wire Add_in_Valid;
  wire [0:0]CO;
  wire [31:0]D;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [15:0]Incr_by_1_reg_i_2;
  wire [31:0]\Incrementer_reg[31] ;
  wire Metrics_Cnt_En;
  wire [15:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire p_1_in;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_13 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.Acc_OF_reg_0(Acc_OF_reg),
        .\Accum_i_reg[0]_0 (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31] ),
        .\Accum_i_reg[32]_0 (\Accum_i_reg[32] ),
        .CO(CO),
        .Incr_by_1_reg_0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .Incr_by_1_reg_i_2_0(Incr_by_1_reg_i_2),
        .\Incrementer_reg[31]_0 (\Incrementer_reg[31] ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .\incrementer_input_reg_val_i_reg[31]_0 ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_metric_sel_n_cnt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_10
   (Acc_OF,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Q,
    \Accum_i_reg[31] ,
    \Incrementer_reg[31] ,
    SR,
    core_aclk,
    \Accum_i_reg[32] ,
    Add_in_Valid_2,
    \GEN_MUX_N_CNT.accumulate_reg_1 ,
    Metrics_Cnt_En,
    core_aresetn,
    Incr_by_1_reg,
    Incr_by_1_reg_i_2__0,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 );
  output Acc_OF;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output \GEN_MUX_N_CNT.accumulate_reg_0 ;
  output [15:0]Q;
  output [31:0]\Accum_i_reg[31] ;
  output [31:0]\Incrementer_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\Accum_i_reg[32] ;
  input Add_in_Valid_2;
  input \GEN_MUX_N_CNT.accumulate_reg_1 ;
  input Metrics_Cnt_En;
  input core_aresetn;
  input [0:0]Incr_by_1_reg;
  input [15:0]Incr_by_1_reg_i_2__0;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;

  wire Acc_OF;
  wire [31:0]\Accum_i_reg[31] ;
  wire [1:0]\Accum_i_reg[32] ;
  wire Add_in_Valid_2;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.accumulate_reg_1 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [0:0]Incr_by_1_reg;
  wire [15:0]Incr_by_1_reg_i_2__0;
  wire [31:0]\Incrementer_reg[31] ;
  wire Metrics_Cnt_En;
  wire [15:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_2),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr_12 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.Acc_OF(Acc_OF),
        .\Accum_i_reg[0]_0 (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31] ),
        .\Accum_i_reg[32]_0 (\Accum_i_reg[32] ),
        .Incr_by_1_reg_0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .Incr_by_1_reg_1(Incr_by_1_reg),
        .Incr_by_1_reg_i_2__0_0(Incr_by_1_reg_i_2__0),
        .\Incrementer_reg[31]_0 (\Incrementer_reg[31] ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .\incrementer_input_reg_val_i_reg[31]_0 ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.accumulate_reg_1 ),
        .Q(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_metric_sel_n_cnt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_metric_sel_n_cnt_11
   (Acc_OF_reg,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Q,
    \Accum_i_reg[31] ,
    \Incrementer_reg[31] ,
    SR,
    core_aclk,
    \Incrementer_i_reg[31] ,
    Add_in_Valid_3,
    \GEN_MUX_N_CNT.accumulate_reg_1 ,
    Metrics_Cnt_En,
    core_aresetn,
    Incr_by_1_reg,
    Incr_by_1_reg_i_2__1,
    \Accum_i_reg[32] ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 );
  output Acc_OF_reg;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output \GEN_MUX_N_CNT.accumulate_reg_0 ;
  output [15:0]Q;
  output [31:0]\Accum_i_reg[31] ;
  output [31:0]\Incrementer_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]\Incrementer_i_reg[31] ;
  input Add_in_Valid_3;
  input \GEN_MUX_N_CNT.accumulate_reg_1 ;
  input Metrics_Cnt_En;
  input core_aresetn;
  input [0:0]Incr_by_1_reg;
  input [15:0]Incr_by_1_reg_i_2__1;
  input [0:0]\Accum_i_reg[32] ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;

  wire Acc_OF_reg;
  wire [31:0]\Accum_i_reg[31] ;
  wire [0:0]\Accum_i_reg[32] ;
  wire Add_in_Valid_3;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.accumulate_reg_1 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [0:0]Incr_by_1_reg;
  wire [15:0]Incr_by_1_reg_i_2__1;
  wire [0:0]\Incrementer_i_reg[31] ;
  wire [31:0]\Incrementer_reg[31] ;
  wire Metrics_Cnt_En;
  wire [15:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_3),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_acc_n_incr \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.Acc_OF_reg_0(Acc_OF_reg),
        .\Accum_i_reg[0]_0 (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31] ),
        .\Accum_i_reg[32]_0 ({\Accum_i_reg[32] ,\Incrementer_i_reg[31] }),
        .Incr_by_1_reg_0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .Incr_by_1_reg_1(Incr_by_1_reg),
        .Incr_by_1_reg_i_2__1_0(Incr_by_1_reg_i_2__1),
        .\Incrementer_reg[31]_0 (\Incrementer_reg[31] ),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .\incrementer_input_reg_val_i_reg[31]_0 ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.accumulate_reg_1 ),
        .Q(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo
   (core_aresetn,
    slot_0_axi_aclk);
  input core_aresetn;
  input slot_0_axi_aclk;

  wire core_aresetn;
  wire slot_0_axi_aclk;
  wire NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6 CDC_ENABLE_MCLK_INST
       (.dest_clk(slot_0_axi_aclk),
        .dest_out(NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(core_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_mon_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0
   (Ext_Event_going_on_reg,
    \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ,
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ,
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ,
    ext_clk_0,
    core_aclk,
    core_aresetn,
    SR,
    Ext_Event_going_on,
    rst_int_n,
    ext_rstn_0);
  output Ext_Event_going_on_reg;
  output \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ;
  output \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ;
  input [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ;
  input ext_clk_0;
  input core_aclk;
  input core_aresetn;
  input [0:0]SR;
  input Ext_Event_going_on;
  input rst_int_n;
  input ext_rstn_0;

  wire [2:1]Ext_Event0_Sync_Data_Out;
  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg;
  wire [2:0]Fifo_Data_Out;
  wire [0:0]SR;
  wire \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ;
  wire \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0] ;
  wire \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ;
  wire core_aclk;
  wire core_aresetn;
  wire core_resetn_mon;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire fifo_empty;
  wire fifo_full;
  wire fifo_rd_en;
  wire fifo_rst;
  wire fifo_wr_en;
  wire [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ;
  wire rst_int_n;
  wire \NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED ;
  wire \NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED ;
  wire \NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED ;
  wire [4:0]\NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED ;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single CDC_ENABLE_MCLK_INST
       (.dest_clk(ext_clk_0),
        .dest_out(core_resetn_mon),
        .src_clk(1'b0),
        .src_in(core_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Ext_Event_Valid_d1_i_1__0
       (.I0(Ext_Event0_Sync_Data_Valid),
        .I1(rst_int_n),
        .O(\USE_MON_FIFO.fifo_rd_en_reg_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    Ext_Event_d1_i_1__0
       (.I0(\USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0] ),
        .I1(rst_int_n),
        .O(\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00E0A0A0)) 
    Ext_Event_going_on_i_1__0
       (.I0(Ext_Event_going_on),
        .I1(Ext_Event0_Sync_Data_Out[2]),
        .I2(rst_int_n),
        .I3(Ext_Event0_Sync_Data_Out[1]),
        .I4(Ext_Event0_Sync_Data_Valid),
        .O(Ext_Event_going_on_reg));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[0]),
        .Q(\USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[1]),
        .Q(Ext_Event0_Sync_Data_Out[1]),
        .R(SR));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[2]),
        .Q(Ext_Event0_Sync_Data_Out[2]),
        .R(SR));
  (* C_COMMON_CLOCK = "0" *) 
  (* C_DATA_CNT_WIDTH = "5" *) 
  (* C_DATA_WIDTH = "3" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_DEPTH = "32" *) 
  (* C_FULL_FLAGS_RST = "1" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_USE_BLOCKMEM = "2" *) 
  (* C_USE_FWFT = "1" *) 
  (* C_USE_XPM = "1" *) 
  (* DONT_TOUCH *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* RD_LATENCY = "0" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_MODE = "0" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo \USE_MON_FIFO.async_fifo_inst 
       (.Din(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ),
        .Dout(Fifo_Data_Out),
        .Empty(fifo_empty),
        .Full(fifo_full),
        .Rd_clk(core_aclk),
        .Rd_en(fifo_rd_en),
        .Wr_clk(ext_clk_0),
        .Wr_en(fifo_wr_en),
        .almost_empty(\NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED ),
        .fifo_rst(fifo_rst),
        .rd_data_count(\NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED [4:0]),
        .wr_data_count(\NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED [4:0]),
        .wr_rst_busy(\NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_MON_FIFO.async_fifo_inst_i_1__0 
       (.I0(fifo_full),
        .O(fifo_wr_en));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_MON_FIFO.async_fifo_inst_i_2__0 
       (.I0(fifo_empty),
        .O(fifo_rd_en));
  LUT2 #(
    .INIT(4'h7)) 
    \USE_MON_FIFO.async_fifo_inst_i_3__0 
       (.I0(ext_rstn_0),
        .I1(core_resetn_mon),
        .O(fifo_rst));
  FDRE \USE_MON_FIFO.fifo_rd_en_reg_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(fifo_rd_en),
        .Q(Ext_Event0_Sync_Data_Valid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_mon_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__parameterized0__xdcDup__1
   (Ext_Event_going_on_reg,
    \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ,
    \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ,
    Din,
    ext_clk_1,
    core_aclk,
    core_aresetn,
    SR,
    Ext_Event_going_on,
    rst_int_n,
    ext_rstn_1);
  output Ext_Event_going_on_reg;
  output \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ;
  output \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ;
  input [2:0]Din;
  input ext_clk_1;
  input core_aclk;
  input core_aresetn;
  input [0:0]SR;
  input Ext_Event_going_on;
  input rst_int_n;
  input ext_rstn_1;

  wire [2:0]Din;
  wire [2:1]Ext_Event1_Sync_Data_Out;
  wire Ext_Event1_Sync_Data_Valid;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg;
  wire [2:0]Fifo_Data_Out;
  wire [0:0]SR;
  wire \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ;
  wire \USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0] ;
  wire \USE_MON_FIFO.fifo_rd_en_reg_reg_0 ;
  wire core_aclk;
  wire core_aresetn;
  wire core_resetn_mon;
  wire ext_clk_1;
  wire ext_rstn_1;
  wire fifo_empty;
  wire fifo_full;
  wire fifo_rd_en;
  wire fifo_rst;
  wire fifo_wr_en;
  wire rst_int_n;
  wire \NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED ;
  wire \NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED ;
  wire \NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED ;
  wire [4:0]\NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED ;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5 CDC_ENABLE_MCLK_INST
       (.dest_clk(ext_clk_1),
        .dest_out(core_resetn_mon),
        .src_clk(1'b0),
        .src_in(core_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Ext_Event_Valid_d1_i_1
       (.I0(Ext_Event1_Sync_Data_Valid),
        .I1(rst_int_n),
        .O(\USE_MON_FIFO.fifo_rd_en_reg_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    Ext_Event_d1_i_1
       (.I0(\USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0] ),
        .I1(rst_int_n),
        .O(\USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00E0A0A0)) 
    Ext_Event_going_on_i_1
       (.I0(Ext_Event_going_on),
        .I1(Ext_Event1_Sync_Data_Out[2]),
        .I2(rst_int_n),
        .I3(Ext_Event1_Sync_Data_Out[1]),
        .I4(Ext_Event1_Sync_Data_Valid),
        .O(Ext_Event_going_on_reg));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[0]),
        .Q(\USE_MON_FIFO.Fifo_Data_Out_Reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[1]),
        .Q(Ext_Event1_Sync_Data_Out[1]),
        .R(SR));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[2]),
        .Q(Ext_Event1_Sync_Data_Out[2]),
        .R(SR));
  (* C_COMMON_CLOCK = "0" *) 
  (* C_DATA_CNT_WIDTH = "5" *) 
  (* C_DATA_WIDTH = "3" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_DEPTH = "32" *) 
  (* C_FULL_FLAGS_RST = "1" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_USE_BLOCKMEM = "2" *) 
  (* C_USE_FWFT = "1" *) 
  (* C_USE_XPM = "1" *) 
  (* DONT_TOUCH *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* RD_LATENCY = "0" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_MODE = "0" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_async_fifo__xdcDup__1 \USE_MON_FIFO.async_fifo_inst 
       (.Din(Din),
        .Dout(Fifo_Data_Out),
        .Empty(fifo_empty),
        .Full(fifo_full),
        .Rd_clk(core_aclk),
        .Rd_en(fifo_rd_en),
        .Wr_clk(ext_clk_1),
        .Wr_en(fifo_wr_en),
        .almost_empty(\NLW_USE_MON_FIFO.async_fifo_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_USE_MON_FIFO.async_fifo_inst_almost_full_UNCONNECTED ),
        .fifo_rst(fifo_rst),
        .rd_data_count(\NLW_USE_MON_FIFO.async_fifo_inst_rd_data_count_UNCONNECTED [4:0]),
        .wr_data_count(\NLW_USE_MON_FIFO.async_fifo_inst_wr_data_count_UNCONNECTED [4:0]),
        .wr_rst_busy(\NLW_USE_MON_FIFO.async_fifo_inst_wr_rst_busy_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_MON_FIFO.async_fifo_inst_i_1 
       (.I0(fifo_full),
        .O(fifo_wr_en));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_MON_FIFO.async_fifo_inst_i_2 
       (.I0(fifo_empty),
        .O(fifo_rd_en));
  LUT2 #(
    .INIT(4'h7)) 
    \USE_MON_FIFO.async_fifo_inst_i_3 
       (.I0(ext_rstn_1),
        .I1(core_resetn_mon),
        .O(fifo_rst));
  FDRE \USE_MON_FIFO.fifo_rd_en_reg_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(fifo_rd_en),
        .Q(Ext_Event1_Sync_Data_Valid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_mon_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_mon_fifo__xdcDup__1
   (core_aresetn,
    slot_1_axi_aclk);
  input core_aresetn;
  input slot_1_axi_aclk;

  wire core_aresetn;
  wire slot_1_axi_aclk;
  wire NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED;

  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4 CDC_ENABLE_MCLK_INST
       (.dest_clk(slot_1_axi_aclk),
        .dest_out(NLW_CDC_ENABLE_MCLK_INST_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(core_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_register_module
   (out,
    s_out_d4_reg,
    s_out_d5_reg,
    scndry_out_int_d1_reg,
    p_in_d1_cdc_from_reg,
    s_out_d4_reg_0,
    s_out_d5_reg_0,
    SR,
    Metrics_Cnt_En,
    Metrics_Cnt_Reset,
    Use_Ext_Trigger,
    En_Id_Based,
    Wr_Lat_Start,
    Wr_Lat_End,
    Rd_Lat_Start,
    Rd_Lat_End,
    Global_Clk_Cnt_En_sync,
    Global_Clk_Cnt_Reset_sync,
    E,
    Lat_Sample_Reg_Rd_En,
    Lat_Sample_Reg_Rd_En_d1,
    Interval_Cnt_En,
    Interval_Cnt_Ld_sync,
    Reset_On_Sample_Int_Lapse_sync,
    Global_Intr_En,
    \GEN_MUX_N_CNT.accumulate_reg ,
    IP2Bus_DataValid_reg_0,
    F1_Wr_En,
    Num_RLasts_En0,
    Metrics_Cnt_En_Int,
    empty2__0,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Mst_Rd_Idle_Cnt_En0,
    Read_Beat_Cnt_En1,
    Num_BValids_En0,
    Rd_Add_Issue6_out,
    En_Id_Based_reg_0,
    Rd_Latency_Fifo_Rd_En2,
    id_matched_return01_out,
    wr_latency_start,
    id_matched_return07_out,
    \S_Null_Byte_Cnt_reg[2] ,
    F1_Wr_En_1,
    Num_RLasts_En0_0,
    Metrics_Cnt_En_Int_1,
    empty2__0_2,
    Wtrans_Cnt_En0_3,
    Rtrans_Cnt_En0_4,
    Mst_Rd_Idle_Cnt_En0_5,
    Read_Beat_Cnt_En1_6,
    Num_BValids_En0_7,
    Rd_Add_Issue6_out_8,
    En_Id_Based_reg_1,
    Rd_Latency_Fifo_Rd_En2_9,
    id_matched_return01_out_10,
    wr_latency_start_11,
    id_matched_return07_out_12,
    \S_Null_Byte_Cnt_reg[2]_0 ,
    \Count_Out_i_reg[32] ,
    Carry_Out_reg,
    Global_Clk_Cnt_Reset_reg_0,
    CO,
    Q,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0 ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 ,
    \GEN_MUX_N_CNT.accumulate_reg_1 ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0 ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 ,
    Add_in_Valid,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 ,
    Add_in_Valid_13,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ,
    Add_in_Valid_14,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 ,
    D,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1 ,
    \Write_Latency_Int_reg[31] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2 ,
    \Write_Latency_Int_reg[31]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0 ,
    p_1_in,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ,
    \Sample_Interval_i_reg_CDC_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_0 ,
    core_aclk,
    p_in_d1_cdc_from_reg0,
    s_axi_aclk,
    p_in_d1_cdc_from_reg_0,
    s_out_re,
    p_in_d1_cdc_from_reg0_15,
    s_out_re_16,
    Bus2IP_RdCE,
    Global_Clk_Cnt_MSB_Rd_En,
    Global_Clk_Cnt_LSB_Rd_En,
    Control_Set_Wr_En,
    s_axi_wdata,
    Incr_Reg_Set_Rd_En,
    Samp_Metric_Cnt_Reg_Set_Rd_En,
    Samp_Incr_Reg_Set_Rd_En,
    Metric_Cnt_Reg_Set_Rd_En,
    Addr_3downto0_is_0xC,
    Lat_Addr_3downto0_is_0x8_reg_0,
    Addr_3downto0_is_0x4,
    Metric_Sel_Reg_0_Rd_En,
    Sel_Reg_Set_Rd_En,
    p_25_in,
    Global_Clk_Cnt_Set_Rd_En,
    Lat_Status_Reg_WIF_Rd_En_reg_0,
    Lat_Status_Reg_FOC_Rd_En_reg_0,
    Lat_Intr_Reg_ISR_Rd_En_reg_0,
    Lat_Intr_Reg_IER_Rd_En_reg_0,
    Lat_Intr_Reg_GIE_Rd_En_reg_0,
    Event_Log_Set_Rd_En,
    Enlog_Reg_Set_Rd_En,
    Lat_Addr_7downto4_is_0x2_reg_0,
    Addr_7downto4_is_0x1,
    Addr_7downto4_is_0x0,
    Rng_Reg_Set_Rd_En,
    Intr_Reg_Set_Rd_En,
    ID2_Mask_Rd_En,
    ID_Mask_Rd_En,
    Latency_ID2_Rd_En,
    Latency_ID_Rd_En,
    Control_Set_Rd_En,
    Status_Reg_Set_Rd_En,
    \Sample_Time_Diff_Reg_reg[31]_0 ,
    Interval_Cnt_En_reg_0,
    Interval_Cnt_Ld_reg_0,
    Reset_On_Sample_Int_Lapse_reg_0,
    Global_Intr_En_reg_0,
    Sample_Interval_Cnt_Lapse,
    core_aresetn,
    s_axi_rready,
    rvalid_reg,
    Ext_Trig_Metric_en,
    \wptr_reg[0] ,
    \GEN_ARSIZE_AXI4.Num_RLasts_En_reg ,
    slot_1_axi_rid,
    Beat_fifo_Wr_en,
    p_54_in,
    slot_1_axi_awid,
    p_51_in,
    slot_1_axi_arid,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axi_bvalid,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    Rd_Add_Issue_reg,
    \Rd_Latency_Fifo_Wr_Data_reg[32] ,
    rid_match_reg,
    slot_1_axi_awready,
    slot_1_axi_awvalid,
    ARID_reg,
    slot_1_axi_bid,
    slot_1_axi_bready,
    S1_S_Null_Byte_Cnt,
    Ext_Trig_Metric_en_17,
    \wptr_reg[0]_0 ,
    \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ,
    slot_0_axi_rid,
    Beat_fifo_Wr_en_18,
    p_54_in_19,
    slot_0_axi_awid,
    p_51_in_0,
    slot_0_axi_arid,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_bvalid,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    Rd_Add_Issue_reg_0,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    rid_match_reg_20,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    ARID_reg_21,
    slot_0_axi_bid,
    slot_0_axi_bready,
    S0_S_Null_Byte_Cnt,
    Overflow,
    O,
    Metrics_Cnt_Reset_Final__0,
    accumulate,
    \Accum_i_reg[32] ,
    Incr_by_1_reg_i_3_0,
    accumulate_22,
    \Accum_i_reg[32]_0 ,
    Incr_by_1_reg_i_3__0_0,
    accumulate_23,
    \Accum_i_reg[32]_1 ,
    Incr_by_1_reg_i_3__1_0,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    Num_BValids_En,
    External_Event_Cnt_En,
    \GEN_MUX_N_CNT.Add_in_Valid_i_2_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0 ,
    FBC_Rd_Vld,
    FBC_Rd_Data,
    Write_Beat_Cnt_En,
    Mst_Rd_Idle_Cnt_En,
    FBC_Rd_Data_24,
    FBC_Rd_Vld_25,
    \GEN_MUX_N_CNT.Add_in_reg[0] ,
    FSWI_Rd_Vld,
    \GEN_MUX_N_CNT.Add_in[0]_i_2_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_2__0_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[0]_1 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_2__1_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[0]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    S1_Read_Latency,
    \GEN_MUX_N_CNT.Add_in_reg[1]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    S1_Write_Byte_Cnt,
    \GEN_MUX_N_CNT.Add_in_reg[16] ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[3] ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[4] ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[5] ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[6] ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[7] ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[8] ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[9] ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[10] ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[11] ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[12] ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[13] ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[14] ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_5_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_2_1 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1 ,
    S0_Write_Byte_Cnt,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ,
    S0_Read_Latency,
    \GEN_MUX_N_CNT.Add_in_reg[2]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_5 ,
    \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 ,
    \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_8 ,
    S0_Read_Byte_Cnt_En,
    S1_Read_Byte_Cnt_En,
    \GEN_MUX_N_CNT.Add_in_reg[31]_9 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_10 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_11 ,
    \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 ,
    Num_RLasts_En,
    Rtrans_Cnt_En,
    Wtrans_Cnt_En,
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 ,
    Read_Latency_En,
    \Lat_Addr_9downto2_CDC_reg[7]_0 ,
    \Sample_Interval_i_reg_CDC_reg[31]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ,
    \Latency_WID_CDC_reg[15]_0 ,
    \Latency2_WID_CDC_reg[15]_0 ,
    \WID_Mask_CDC_reg[15]_0 ,
    \WID_Mask2_CDC_reg[15]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ,
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ,
    s_axi_aresetn,
    Intr_Reg_ISR,
    \IP2Bus_Data_reg[12]_0 );
  output out;
  output s_out_d4_reg;
  output s_out_d5_reg;
  output scndry_out_int_d1_reg;
  output p_in_d1_cdc_from_reg;
  output s_out_d4_reg_0;
  output s_out_d5_reg_0;
  output [0:0]SR;
  output Metrics_Cnt_En;
  output Metrics_Cnt_Reset;
  output Use_Ext_Trigger;
  output En_Id_Based;
  output Wr_Lat_Start;
  output Wr_Lat_End;
  output Rd_Lat_Start;
  output Rd_Lat_End;
  output Global_Clk_Cnt_En_sync;
  output Global_Clk_Cnt_Reset_sync;
  output [0:0]E;
  output Lat_Sample_Reg_Rd_En;
  output Lat_Sample_Reg_Rd_En_d1;
  output Interval_Cnt_En;
  output Interval_Cnt_Ld_sync;
  output Reset_On_Sample_Int_Lapse_sync;
  output Global_Intr_En;
  output [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  output IP2Bus_DataValid_reg_0;
  output F1_Wr_En;
  output Num_RLasts_En0;
  output Metrics_Cnt_En_Int;
  output empty2__0;
  output Wtrans_Cnt_En0;
  output Rtrans_Cnt_En0;
  output Mst_Rd_Idle_Cnt_En0;
  output Read_Beat_Cnt_En1;
  output Num_BValids_En0;
  output Rd_Add_Issue6_out;
  output [0:0]En_Id_Based_reg_0;
  output Rd_Latency_Fifo_Rd_En2;
  output id_matched_return01_out;
  output wr_latency_start;
  output id_matched_return07_out;
  output [0:0]\S_Null_Byte_Cnt_reg[2] ;
  output F1_Wr_En_1;
  output Num_RLasts_En0_0;
  output Metrics_Cnt_En_Int_1;
  output empty2__0_2;
  output Wtrans_Cnt_En0_3;
  output Rtrans_Cnt_En0_4;
  output Mst_Rd_Idle_Cnt_En0_5;
  output Read_Beat_Cnt_En1_6;
  output Num_BValids_En0_7;
  output Rd_Add_Issue6_out_8;
  output [0:0]En_Id_Based_reg_1;
  output Rd_Latency_Fifo_Rd_En2_9;
  output id_matched_return01_out_10;
  output wr_latency_start_11;
  output id_matched_return07_out_12;
  output [0:0]\S_Null_Byte_Cnt_reg[2]_0 ;
  output \Count_Out_i_reg[32] ;
  output Carry_Out_reg;
  output Global_Clk_Cnt_Reset_reg_0;
  output [0:0]CO;
  output [15:0]Q;
  output [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  output [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0 ;
  output [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 ;
  output [0:0]\GEN_MUX_N_CNT.accumulate_reg_1 ;
  output [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0 ;
  output [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 ;
  output Add_in_Valid;
  output [2:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 ;
  output Add_in_Valid_13;
  output [2:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ;
  output Add_in_Valid_14;
  output [2:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 ;
  output [31:0]D;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1 ;
  output [31:0]\Write_Latency_Int_reg[31] ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2 ;
  output [31:0]\Write_Latency_Int_reg[31]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ;
  output [0:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0 ;
  output p_1_in;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ;
  output [0:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1 ;
  output [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8 ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8 ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ;
  output [31:0]\Sample_Interval_i_reg_CDC_reg[31]_0 ;
  output [31:0]\IP2Bus_Data_reg[31]_0 ;
  input core_aclk;
  input p_in_d1_cdc_from_reg0;
  input s_axi_aclk;
  input [0:0]p_in_d1_cdc_from_reg_0;
  input s_out_re;
  input p_in_d1_cdc_from_reg0_15;
  input s_out_re_16;
  input Bus2IP_RdCE;
  input Global_Clk_Cnt_MSB_Rd_En;
  input Global_Clk_Cnt_LSB_Rd_En;
  input Control_Set_Wr_En;
  input [31:0]s_axi_wdata;
  input Incr_Reg_Set_Rd_En;
  input Samp_Metric_Cnt_Reg_Set_Rd_En;
  input Samp_Incr_Reg_Set_Rd_En;
  input Metric_Cnt_Reg_Set_Rd_En;
  input Addr_3downto0_is_0xC;
  input Lat_Addr_3downto0_is_0x8_reg_0;
  input Addr_3downto0_is_0x4;
  input Metric_Sel_Reg_0_Rd_En;
  input Sel_Reg_Set_Rd_En;
  input p_25_in;
  input Global_Clk_Cnt_Set_Rd_En;
  input Lat_Status_Reg_WIF_Rd_En_reg_0;
  input Lat_Status_Reg_FOC_Rd_En_reg_0;
  input Lat_Intr_Reg_ISR_Rd_En_reg_0;
  input Lat_Intr_Reg_IER_Rd_En_reg_0;
  input Lat_Intr_Reg_GIE_Rd_En_reg_0;
  input Event_Log_Set_Rd_En;
  input Enlog_Reg_Set_Rd_En;
  input Lat_Addr_7downto4_is_0x2_reg_0;
  input Addr_7downto4_is_0x1;
  input Addr_7downto4_is_0x0;
  input Rng_Reg_Set_Rd_En;
  input Intr_Reg_Set_Rd_En;
  input ID2_Mask_Rd_En;
  input ID_Mask_Rd_En;
  input Latency_ID2_Rd_En;
  input Latency_ID_Rd_En;
  input Control_Set_Rd_En;
  input Status_Reg_Set_Rd_En;
  input [0:0]\Sample_Time_Diff_Reg_reg[31]_0 ;
  input Interval_Cnt_En_reg_0;
  input Interval_Cnt_Ld_reg_0;
  input Reset_On_Sample_Int_Lapse_reg_0;
  input Global_Intr_En_reg_0;
  input Sample_Interval_Cnt_Lapse;
  input core_aresetn;
  input s_axi_rready;
  input rvalid_reg;
  input Ext_Trig_Metric_en;
  input \wptr_reg[0] ;
  input [0:0]\GEN_ARSIZE_AXI4.Num_RLasts_En_reg ;
  input [0:0]slot_1_axi_rid;
  input Beat_fifo_Wr_en;
  input p_54_in;
  input [0:0]slot_1_axi_awid;
  input p_51_in;
  input [0:0]slot_1_axi_arid;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axi_bvalid;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input Rd_Add_Issue_reg;
  input \Rd_Latency_Fifo_Wr_Data_reg[32] ;
  input rid_match_reg;
  input slot_1_axi_awready;
  input slot_1_axi_awvalid;
  input ARID_reg;
  input [0:0]slot_1_axi_bid;
  input slot_1_axi_bready;
  input [0:0]S1_S_Null_Byte_Cnt;
  input Ext_Trig_Metric_en_17;
  input \wptr_reg[0]_0 ;
  input [0:0]\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ;
  input [0:0]slot_0_axi_rid;
  input Beat_fifo_Wr_en_18;
  input p_54_in_19;
  input [0:0]slot_0_axi_awid;
  input p_51_in_0;
  input [0:0]slot_0_axi_arid;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_bvalid;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input Rd_Add_Issue_reg_0;
  input \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  input rid_match_reg_20;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input ARID_reg_21;
  input [0:0]slot_0_axi_bid;
  input slot_0_axi_bready;
  input [0:0]S0_S_Null_Byte_Cnt;
  input Overflow;
  input [0:0]O;
  input Metrics_Cnt_Reset_Final__0;
  input accumulate;
  input \Accum_i_reg[32] ;
  input [15:0]Incr_by_1_reg_i_3_0;
  input accumulate_22;
  input \Accum_i_reg[32]_0 ;
  input [15:0]Incr_by_1_reg_i_3__0_0;
  input accumulate_23;
  input \Accum_i_reg[32]_1 ;
  input [15:0]Incr_by_1_reg_i_3__1_0;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input [1:0]Num_BValids_En;
  input [1:0]External_Event_Cnt_En;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_2_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0 ;
  input FBC_Rd_Vld;
  input FBC_Rd_Data;
  input [1:0]Write_Beat_Cnt_En;
  input [1:0]Mst_Rd_Idle_Cnt_En;
  input FBC_Rd_Data_24;
  input FBC_Rd_Vld_25;
  input [0:0]\GEN_MUX_N_CNT.Add_in_reg[0] ;
  input FSWI_Rd_Vld;
  input \GEN_MUX_N_CNT.Add_in[0]_i_2_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[0]_0 ;
  input \GEN_MUX_N_CNT.Add_in[0]_i_2__0_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[0]_1 ;
  input \GEN_MUX_N_CNT.Add_in[0]_i_2__1_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[0]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[1] ;
  input [31:0]S1_Read_Latency;
  input \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[1]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[1]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[1]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[1]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2] ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  input [15:0]S1_Write_Byte_Cnt;
  input [16:0]\GEN_MUX_N_CNT.Add_in_reg[16] ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[3] ;
  input \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[3]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[3]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[3]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[3]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[4] ;
  input \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[4]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[4]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[4]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[4]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[5] ;
  input \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[5]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[5]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[5]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[5]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[6] ;
  input \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[6]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[6]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[6]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[6]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[7] ;
  input \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[7]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[7]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[7]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[7]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[8] ;
  input \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[8]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[8]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[8]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[8]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[9] ;
  input \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[9]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[9]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[9]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[9]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[10] ;
  input \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[10]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[10]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[10]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[10]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[11] ;
  input \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[11]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[11]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[11]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[11]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[12] ;
  input \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[12]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[12]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[12]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[12]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[13] ;
  input \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[13]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[13]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[13]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[13]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[14] ;
  input \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[14]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[14]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[14]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[14]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[15] ;
  input \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[15]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[15]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[15]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[15]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[16]_5 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17] ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18] ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19] ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20] ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21] ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22] ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23] ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24] ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25] ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26] ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27] ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28] ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29] ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30] ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_5_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_2_1 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1 ;
  input [14:0]S0_Write_Byte_Cnt;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ;
  input [16:0]S0_Read_Latency;
  input [0:0]\GEN_MUX_N_CNT.Add_in_reg[2]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_5 ;
  input \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[16]_6 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[16]_7 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  input S0_Read_Byte_Cnt_En;
  input S1_Read_Byte_Cnt_En;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_9 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_10 ;
  input \GEN_MUX_N_CNT.Add_in_reg[2]_6 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_11 ;
  input \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 ;
  input [1:0]Num_RLasts_En;
  input [1:0]Rtrans_Cnt_En;
  input [1:0]Wtrans_Cnt_En;
  input [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 ;
  input [1:0]Read_Latency_En;
  input [7:0]\Lat_Addr_9downto2_CDC_reg[7]_0 ;
  input [0:0]\Sample_Interval_i_reg_CDC_reg[31]_1 ;
  input [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ;
  input [0:0]\Latency_WID_CDC_reg[15]_0 ;
  input [0:0]\Latency2_WID_CDC_reg[15]_0 ;
  input [0:0]\WID_Mask_CDC_reg[15]_0 ;
  input [0:0]\WID_Mask2_CDC_reg[15]_0 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 ;
  input [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 ;
  input [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ;
  input [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ;
  input [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ;
  input [31:0]\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ;
  input s_axi_aresetn;
  input [4:0]Intr_Reg_ISR;
  input [11:0]\IP2Bus_Data_reg[12]_0 ;

  wire ARID_reg;
  wire ARID_reg_21;
  wire \Accum_i_reg[32] ;
  wire \Accum_i_reg[32]_0 ;
  wire \Accum_i_reg[32]_1 ;
  wire Add_in_Valid;
  wire Add_in_Valid_13;
  wire Add_in_Valid_14;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Addr_7downto4_is_0x1;
  wire Beat_fifo_Wr_en;
  wire Beat_fifo_Wr_en_18;
  wire Bus2IP_RdCE;
  wire [0:0]CO;
  wire Carry_Out_reg;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire \Count_Out_i_reg[32] ;
  wire [31:0]D;
  wire [0:0]E;
  wire En_Id_Based;
  wire [0:0]En_Id_Based_reg_0;
  wire [0:0]En_Id_Based_reg_1;
  wire Enlog_Reg_Set_Rd_En;
  wire Event_Log_Set_Rd_En;
  wire Ext_Trig_Metric_en;
  wire Ext_Trig_Metric_en_17;
  wire [1:0]External_Event_Cnt_En;
  wire F1_Wr_En;
  wire F1_Wr_En_1;
  wire FBC_Rd_Data;
  wire FBC_Rd_Data_24;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_25;
  wire FSWI_Rd_Vld;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Num_RLasts_En_reg ;
  wire [0:0]\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ;
  wire [31:0]\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ;
  wire [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1 ;
  wire [2:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ;
  wire [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ;
  wire [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 ;
  wire [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0 ;
  wire [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ;
  wire [0:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0 ;
  wire [2:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ;
  wire [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ;
  wire [0:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1 ;
  wire [2:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ;
  wire [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 ;
  wire [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0 ;
  wire [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR ;
  wire [31:0]\GEN_METRIC_RAM.metric_ram_data_in ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_13__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_13__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_14_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_16__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_16__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_16_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_17_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_18__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_18__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_18_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_20__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_20__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_20_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_21__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_21__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_21_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_22__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_22__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_22_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_23_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_24__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_24__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_24_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_25__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_25__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_25_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_26__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_26_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_9_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_12__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_14_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_12__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_12__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_13__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_13__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_14__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_15__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_15__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_15_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_16__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_17__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_17__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_17_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_18__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_18__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_18_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_19__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_19__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_20__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_20__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_20_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_21__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_21__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_21_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_22__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_23_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_24_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_27_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_29_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2_1 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_30_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_reg[0] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[0]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[0]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[0]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_4 ;
  wire [16:0]\GEN_MUX_N_CNT.Add_in_reg[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_5 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[16]_6 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[16]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_1 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_reg[2]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_2 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_10 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_11 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_9 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_4 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/Sample_Cnt_Ld ;
  wire \GEN_SLOT1.metric_calc_inst1/id_matched_return05_out ;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_Reset_reg_0;
  wire Global_Clk_Cnt_Reset_sync;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire Global_Intr_En;
  wire Global_Intr_En_reg_0;
  wire ID2_Mask_Rd_En;
  wire ID_Mask_Rd_En;
  wire IP2Bus_DataValid_reg_0;
  wire \IP2Bus_Data[31]_i_22_n_0 ;
  wire [11:0]\IP2Bus_Data_reg[12]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire Incr_Reg_Set_Rd_En;
  wire Incr_by_1_i_14__0_n_0;
  wire Incr_by_1_i_14__1_n_0;
  wire Incr_by_1_i_14_n_0;
  wire Incr_by_1_i_15__0_n_0;
  wire Incr_by_1_i_15__1_n_0;
  wire Incr_by_1_i_15_n_0;
  wire Incr_by_1_i_16__0_n_0;
  wire Incr_by_1_i_16__1_n_0;
  wire Incr_by_1_i_16_n_0;
  wire Incr_by_1_i_17__0_n_0;
  wire Incr_by_1_i_17__1_n_0;
  wire Incr_by_1_i_17_n_0;
  wire Incr_by_1_i_18__0_n_0;
  wire Incr_by_1_i_18__1_n_0;
  wire Incr_by_1_i_18_n_0;
  wire Incr_by_1_i_19__0_n_0;
  wire Incr_by_1_i_19__1_n_0;
  wire Incr_by_1_i_19_n_0;
  wire Incr_by_1_i_20__0_n_0;
  wire Incr_by_1_i_20__1_n_0;
  wire Incr_by_1_i_20_n_0;
  wire Incr_by_1_i_21__0_n_0;
  wire Incr_by_1_i_21__1_n_0;
  wire Incr_by_1_i_21_n_0;
  wire Incr_by_1_i_30__0_n_0;
  wire Incr_by_1_i_30__1_n_0;
  wire Incr_by_1_i_30_n_0;
  wire Incr_by_1_i_31__0_n_0;
  wire Incr_by_1_i_31__1_n_0;
  wire Incr_by_1_i_31_n_0;
  wire Incr_by_1_i_32__0_n_0;
  wire Incr_by_1_i_32__1_n_0;
  wire Incr_by_1_i_32_n_0;
  wire Incr_by_1_i_33__0_n_0;
  wire Incr_by_1_i_33__1_n_0;
  wire Incr_by_1_i_33_n_0;
  wire Incr_by_1_i_34__0_n_0;
  wire Incr_by_1_i_34__1_n_0;
  wire Incr_by_1_i_34_n_0;
  wire Incr_by_1_i_35__0_n_0;
  wire Incr_by_1_i_35__1_n_0;
  wire Incr_by_1_i_35_n_0;
  wire Incr_by_1_i_36__0_n_0;
  wire Incr_by_1_i_36__1_n_0;
  wire Incr_by_1_i_36_n_0;
  wire Incr_by_1_i_37__0_n_0;
  wire Incr_by_1_i_37__1_n_0;
  wire Incr_by_1_i_37_n_0;
  wire Incr_by_1_reg_i_13__0_n_0;
  wire Incr_by_1_reg_i_13__0_n_1;
  wire Incr_by_1_reg_i_13__0_n_2;
  wire Incr_by_1_reg_i_13__0_n_3;
  wire Incr_by_1_reg_i_13__1_n_0;
  wire Incr_by_1_reg_i_13__1_n_1;
  wire Incr_by_1_reg_i_13__1_n_2;
  wire Incr_by_1_reg_i_13__1_n_3;
  wire Incr_by_1_reg_i_13_n_0;
  wire Incr_by_1_reg_i_13_n_1;
  wire Incr_by_1_reg_i_13_n_2;
  wire Incr_by_1_reg_i_13_n_3;
  wire [15:0]Incr_by_1_reg_i_3_0;
  wire [15:0]Incr_by_1_reg_i_3__0_0;
  wire Incr_by_1_reg_i_3__0_n_1;
  wire Incr_by_1_reg_i_3__0_n_2;
  wire Incr_by_1_reg_i_3__0_n_3;
  wire [15:0]Incr_by_1_reg_i_3__1_0;
  wire Incr_by_1_reg_i_3__1_n_1;
  wire Incr_by_1_reg_i_3__1_n_2;
  wire Incr_by_1_reg_i_3__1_n_3;
  wire Incr_by_1_reg_i_3_n_1;
  wire Incr_by_1_reg_i_3_n_2;
  wire Incr_by_1_reg_i_3_n_3;
  wire Interval_Cnt_En;
  wire Interval_Cnt_En_reg_0;
  wire Interval_Cnt_Ld_reg_0;
  wire Interval_Cnt_Ld_sync;
  wire [4:0]Intr_Reg_ISR;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0x8_reg_0;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Addr_7downto4_is_0x0;
  wire Lat_Addr_7downto4_is_0x1;
  wire Lat_Addr_7downto4_is_0x2;
  wire Lat_Addr_7downto4_is_0x2_reg_0;
  wire [7:0]Lat_Addr_9downto2_CDC;
  wire [7:0]\Lat_Addr_9downto2_CDC_reg[7]_0 ;
  wire Lat_Enlog_Reg_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En;
  wire [31:0]Lat_Global_Clk_Cnt_LSB_CDCR;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En;
  wire Lat_Incr_Reg_Set_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En_reg_0;
  wire Lat_Intr_Reg_IER_Rd_En;
  wire Lat_Intr_Reg_IER_Rd_En_reg_0;
  wire Lat_Intr_Reg_ISR_Rd_En;
  wire Lat_Intr_Reg_ISR_Rd_En_reg_0;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Metric_Sel_Reg_0_Rd_En;
  wire Lat_Rng_Reg_Set_Rd_En;
  wire Lat_Samp_Incr_Reg_Set_Rd_En;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d1;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_FOC_Rd_En_reg_0;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En_reg_0;
  wire \Latency2_RID_CDC_reg_n_0_[0] ;
  wire \Latency2_RID_CDC_reg_n_0_[10] ;
  wire \Latency2_RID_CDC_reg_n_0_[11] ;
  wire \Latency2_RID_CDC_reg_n_0_[12] ;
  wire \Latency2_RID_CDC_reg_n_0_[13] ;
  wire \Latency2_RID_CDC_reg_n_0_[14] ;
  wire \Latency2_RID_CDC_reg_n_0_[15] ;
  wire \Latency2_RID_CDC_reg_n_0_[1] ;
  wire \Latency2_RID_CDC_reg_n_0_[2] ;
  wire \Latency2_RID_CDC_reg_n_0_[3] ;
  wire \Latency2_RID_CDC_reg_n_0_[4] ;
  wire \Latency2_RID_CDC_reg_n_0_[5] ;
  wire \Latency2_RID_CDC_reg_n_0_[6] ;
  wire \Latency2_RID_CDC_reg_n_0_[7] ;
  wire \Latency2_RID_CDC_reg_n_0_[8] ;
  wire \Latency2_RID_CDC_reg_n_0_[9] ;
  wire [0:0]\Latency2_WID_CDC_reg[15]_0 ;
  wire \Latency2_WID_CDC_reg_n_0_[0] ;
  wire \Latency2_WID_CDC_reg_n_0_[10] ;
  wire \Latency2_WID_CDC_reg_n_0_[11] ;
  wire \Latency2_WID_CDC_reg_n_0_[12] ;
  wire \Latency2_WID_CDC_reg_n_0_[13] ;
  wire \Latency2_WID_CDC_reg_n_0_[14] ;
  wire \Latency2_WID_CDC_reg_n_0_[15] ;
  wire \Latency2_WID_CDC_reg_n_0_[1] ;
  wire \Latency2_WID_CDC_reg_n_0_[2] ;
  wire \Latency2_WID_CDC_reg_n_0_[3] ;
  wire \Latency2_WID_CDC_reg_n_0_[4] ;
  wire \Latency2_WID_CDC_reg_n_0_[5] ;
  wire \Latency2_WID_CDC_reg_n_0_[6] ;
  wire \Latency2_WID_CDC_reg_n_0_[7] ;
  wire \Latency2_WID_CDC_reg_n_0_[8] ;
  wire \Latency2_WID_CDC_reg_n_0_[9] ;
  wire Latency_ID2_Rd_En;
  wire Latency_ID_Rd_En;
  wire [0:0]Latency_RID;
  wire \Latency_RID_CDC_reg_n_0_[10] ;
  wire \Latency_RID_CDC_reg_n_0_[11] ;
  wire \Latency_RID_CDC_reg_n_0_[12] ;
  wire \Latency_RID_CDC_reg_n_0_[13] ;
  wire \Latency_RID_CDC_reg_n_0_[14] ;
  wire \Latency_RID_CDC_reg_n_0_[15] ;
  wire \Latency_RID_CDC_reg_n_0_[1] ;
  wire \Latency_RID_CDC_reg_n_0_[2] ;
  wire \Latency_RID_CDC_reg_n_0_[3] ;
  wire \Latency_RID_CDC_reg_n_0_[4] ;
  wire \Latency_RID_CDC_reg_n_0_[5] ;
  wire \Latency_RID_CDC_reg_n_0_[6] ;
  wire \Latency_RID_CDC_reg_n_0_[7] ;
  wire \Latency_RID_CDC_reg_n_0_[8] ;
  wire \Latency_RID_CDC_reg_n_0_[9] ;
  wire [0:0]Latency_WID;
  wire [0:0]\Latency_WID_CDC_reg[15]_0 ;
  wire \Latency_WID_CDC_reg_n_0_[10] ;
  wire \Latency_WID_CDC_reg_n_0_[11] ;
  wire \Latency_WID_CDC_reg_n_0_[12] ;
  wire \Latency_WID_CDC_reg_n_0_[13] ;
  wire \Latency_WID_CDC_reg_n_0_[14] ;
  wire \Latency_WID_CDC_reg_n_0_[15] ;
  wire \Latency_WID_CDC_reg_n_0_[1] ;
  wire \Latency_WID_CDC_reg_n_0_[2] ;
  wire \Latency_WID_CDC_reg_n_0_[3] ;
  wire \Latency_WID_CDC_reg_n_0_[4] ;
  wire \Latency_WID_CDC_reg_n_0_[5] ;
  wire \Latency_WID_CDC_reg_n_0_[6] ;
  wire \Latency_WID_CDC_reg_n_0_[7] ;
  wire \Latency_WID_CDC_reg_n_0_[8] ;
  wire \Latency_WID_CDC_reg_n_0_[9] ;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire [7:1]Metric_Sel_0;
  wire [7:1]Metric_Sel_1;
  wire [7:1]Metric_Sel_2;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_Int_1;
  wire Metrics_Cnt_Reset;
  wire Metrics_Cnt_Reset_Final__0;
  wire [1:0]Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire Mst_Rd_Idle_Cnt_En0_5;
  wire [1:0]Num_BValids_En;
  wire Num_BValids_En0;
  wire Num_BValids_En0_7;
  wire [1:0]Num_RLasts_En;
  wire Num_RLasts_En0;
  wire Num_RLasts_En0_0;
  wire [0:0]O;
  wire Overflow;
  wire [15:0]Q;
  wire [0:0]RID_Mask;
  wire \RID_Mask2_CDC_reg_n_0_[0] ;
  wire \RID_Mask2_CDC_reg_n_0_[10] ;
  wire \RID_Mask2_CDC_reg_n_0_[11] ;
  wire \RID_Mask2_CDC_reg_n_0_[12] ;
  wire \RID_Mask2_CDC_reg_n_0_[13] ;
  wire \RID_Mask2_CDC_reg_n_0_[14] ;
  wire \RID_Mask2_CDC_reg_n_0_[15] ;
  wire \RID_Mask2_CDC_reg_n_0_[1] ;
  wire \RID_Mask2_CDC_reg_n_0_[2] ;
  wire \RID_Mask2_CDC_reg_n_0_[3] ;
  wire \RID_Mask2_CDC_reg_n_0_[4] ;
  wire \RID_Mask2_CDC_reg_n_0_[5] ;
  wire \RID_Mask2_CDC_reg_n_0_[6] ;
  wire \RID_Mask2_CDC_reg_n_0_[7] ;
  wire \RID_Mask2_CDC_reg_n_0_[8] ;
  wire \RID_Mask2_CDC_reg_n_0_[9] ;
  wire \RID_Mask_CDC_reg_n_0_[10] ;
  wire \RID_Mask_CDC_reg_n_0_[11] ;
  wire \RID_Mask_CDC_reg_n_0_[12] ;
  wire \RID_Mask_CDC_reg_n_0_[13] ;
  wire \RID_Mask_CDC_reg_n_0_[14] ;
  wire \RID_Mask_CDC_reg_n_0_[15] ;
  wire \RID_Mask_CDC_reg_n_0_[1] ;
  wire \RID_Mask_CDC_reg_n_0_[2] ;
  wire \RID_Mask_CDC_reg_n_0_[3] ;
  wire \RID_Mask_CDC_reg_n_0_[4] ;
  wire \RID_Mask_CDC_reg_n_0_[5] ;
  wire \RID_Mask_CDC_reg_n_0_[6] ;
  wire \RID_Mask_CDC_reg_n_0_[7] ;
  wire \RID_Mask_CDC_reg_n_0_[8] ;
  wire \RID_Mask_CDC_reg_n_0_[9] ;
  wire RValid;
  wire [31:16]Range_Reg_0;
  wire [31:16]Range_Reg_1;
  wire [31:16]Range_Reg_2;
  wire Rd_Add_Issue6_out;
  wire Rd_Add_Issue6_out_8;
  wire Rd_Add_Issue_reg;
  wire Rd_Add_Issue_reg_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En2_9;
  wire \Rd_Latency_Fifo_Wr_Data_reg[32] ;
  wire \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire Read_Beat_Cnt_En1;
  wire Read_Beat_Cnt_En1_6;
  wire [1:0]Read_Latency_En;
  wire Reset_On_Sample_Int_Lapse_reg_0;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire Rng_Reg_Set_Rd_En;
  wire [1:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire Rtrans_Cnt_En0_4;
  wire S0_Read_Byte_Cnt_En;
  wire [16:0]S0_Read_Latency;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire [14:0]S0_Write_Byte_Cnt;
  wire S1_Read_Byte_Cnt_En;
  wire [31:0]S1_Read_Latency;
  wire [0:0]S1_S_Null_Byte_Cnt;
  wire [15:0]S1_Write_Byte_Cnt;
  wire [0:0]SR;
  wire [0:0]\S_Null_Byte_Cnt_reg[2] ;
  wire [0:0]\S_Null_Byte_Cnt_reg[2]_0 ;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_Interval_Cnt_Lapse;
  wire [31:0]\Sample_Interval_i_reg_CDC_reg[31]_0 ;
  wire [0:0]\Sample_Interval_i_reg_CDC_reg[31]_1 ;
  wire Sample_Reg_Rd_First;
  wire [31:0]Sample_Time_Diff;
  wire [31:0]Sample_Time_Diff_Reg;
  wire [0:0]\Sample_Time_Diff_Reg_reg[31]_0 ;
  wire Sel_Reg_Set_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire Use_Ext_Trigger;
  wire [0:0]WID_Mask;
  wire [0:0]\WID_Mask2_CDC_reg[15]_0 ;
  wire \WID_Mask2_CDC_reg_n_0_[0] ;
  wire \WID_Mask2_CDC_reg_n_0_[10] ;
  wire \WID_Mask2_CDC_reg_n_0_[11] ;
  wire \WID_Mask2_CDC_reg_n_0_[12] ;
  wire \WID_Mask2_CDC_reg_n_0_[13] ;
  wire \WID_Mask2_CDC_reg_n_0_[14] ;
  wire \WID_Mask2_CDC_reg_n_0_[15] ;
  wire \WID_Mask2_CDC_reg_n_0_[1] ;
  wire \WID_Mask2_CDC_reg_n_0_[2] ;
  wire \WID_Mask2_CDC_reg_n_0_[3] ;
  wire \WID_Mask2_CDC_reg_n_0_[4] ;
  wire \WID_Mask2_CDC_reg_n_0_[5] ;
  wire \WID_Mask2_CDC_reg_n_0_[6] ;
  wire \WID_Mask2_CDC_reg_n_0_[7] ;
  wire \WID_Mask2_CDC_reg_n_0_[8] ;
  wire \WID_Mask2_CDC_reg_n_0_[9] ;
  wire [0:0]\WID_Mask_CDC_reg[15]_0 ;
  wire \WID_Mask_CDC_reg_n_0_[10] ;
  wire \WID_Mask_CDC_reg_n_0_[11] ;
  wire \WID_Mask_CDC_reg_n_0_[12] ;
  wire \WID_Mask_CDC_reg_n_0_[13] ;
  wire \WID_Mask_CDC_reg_n_0_[14] ;
  wire \WID_Mask_CDC_reg_n_0_[15] ;
  wire \WID_Mask_CDC_reg_n_0_[1] ;
  wire \WID_Mask_CDC_reg_n_0_[2] ;
  wire \WID_Mask_CDC_reg_n_0_[3] ;
  wire \WID_Mask_CDC_reg_n_0_[4] ;
  wire \WID_Mask_CDC_reg_n_0_[5] ;
  wire \WID_Mask_CDC_reg_n_0_[6] ;
  wire \WID_Mask_CDC_reg_n_0_[7] ;
  wire \WID_Mask_CDC_reg_n_0_[8] ;
  wire \WID_Mask_CDC_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire [1:0]Write_Beat_Cnt_En;
  wire [31:0]\Write_Latency_Int_reg[31] ;
  wire [31:0]\Write_Latency_Int_reg[31]_0 ;
  wire [1:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire Wtrans_Cnt_En0_3;
  wire accumulate;
  wire accumulate_22;
  wire accumulate_23;
  wire cdc_sync_inst2_n_36;
  wire cdc_sync_inst2_n_37;
  wire cdc_sync_inst2_n_4;
  wire cdc_sync_inst2_n_5;
  wire cdc_sync_inst2_n_6;
  wire core_aclk;
  wire core_aresetn;
  wire empty2__0;
  wire empty2__0_2;
  wire id_matched_return01_out;
  wire id_matched_return01_out_10;
  wire id_matched_return07_out;
  wire id_matched_return07_out_12;
  wire \metric_calc_inst0/id_matched_return05_out ;
  wire out;
  wire p_1_in;
  wire [31:2]p_1_in_0;
  wire p_25_in;
  wire p_51_in;
  wire p_51_in_0;
  wire p_54_in;
  wire p_54_in_19;
  wire p_in_d1_cdc_from_reg;
  wire p_in_d1_cdc_from_reg0;
  wire p_in_d1_cdc_from_reg0_15;
  wire [0:0]p_in_d1_cdc_from_reg_0;
  wire rid_match_reg;
  wire rid_match_reg_20;
  wire rvalid_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_out_d4_reg;
  wire s_out_d4_reg_0;
  wire s_out_d5_reg;
  wire s_out_d5_reg_0;
  wire s_out_re;
  wire s_out_re_16;
  wire scndry_out_int_d1_reg;
  wire [9:0]sel0;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire [0:0]slot_1_axi_arid;
  wire slot_1_axi_arready;
  wire slot_1_axi_arvalid;
  wire [0:0]slot_1_axi_awid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire [0:0]slot_1_axi_bid;
  wire slot_1_axi_bready;
  wire slot_1_axi_bvalid;
  wire [0:0]slot_1_axi_rid;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire [31:0]sync_eventlog_cur_cnt;
  wire \wptr_reg[0] ;
  wire \wptr_reg[0]_0 ;
  wire wr_latency_start;
  wire wr_latency_start_11;
  wire [15:14]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED ;
  wire [3:0]NLW_Incr_by_1_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_13__0_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_13__1_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_Incr_by_1_reg_i_3__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF020FFFFFFFF)) 
    \Accum_i[31]_i_1 
       (.I0(Lat_Sample_Reg_Rd_En),
        .I1(Lat_Sample_Reg_Rd_En_d1),
        .I2(Reset_On_Sample_Int_Lapse_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .I4(Metrics_Cnt_Reset),
        .I5(core_aresetn),
        .O(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[32]_i_1 
       (.I0(Metrics_Cnt_Reset_Final__0),
        .I1(accumulate),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[32] ),
        .I4(core_aresetn),
        .O(\GEN_MUX_N_CNT.accumulate_reg [1]));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[32]_i_1__0 
       (.I0(Metrics_Cnt_Reset_Final__0),
        .I1(accumulate_22),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[32]_0 ),
        .I4(core_aresetn),
        .O(\GEN_MUX_N_CNT.accumulate_reg_0 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[32]_i_1__1 
       (.I0(Metrics_Cnt_Reset_Final__0),
        .I1(accumulate_23),
        .I2(Metrics_Cnt_En),
        .I3(\Accum_i_reg[32]_1 ),
        .I4(core_aresetn),
        .O(\GEN_MUX_N_CNT.accumulate_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Count_Out_i[31]_i_1 
       (.I0(Sample_Interval_Cnt_Lapse),
        .I1(Interval_Cnt_Ld_sync),
        .I2(Metrics_Cnt_En),
        .I3(Interval_Cnt_En),
        .O(Carry_Out_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[31]_i_1__0 
       (.I0(Global_Clk_Cnt_Reset_sync),
        .I1(Global_Clk_Cnt_En_sync),
        .O(Global_Clk_Cnt_Reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hE0EE0000)) 
    \Count_Out_i[32]_i_1__0 
       (.I0(S1_S_Null_Byte_Cnt),
        .I1(Rd_Lat_Start),
        .I2(Ext_Trig_Metric_en),
        .I3(Use_Ext_Trigger),
        .I4(Metrics_Cnt_En),
        .O(\S_Null_Byte_Cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hE0EE0000)) 
    \Count_Out_i[32]_i_1__2 
       (.I0(S0_S_Null_Byte_Cnt),
        .I1(Rd_Lat_Start),
        .I2(Ext_Trig_Metric_en_17),
        .I3(Use_Ext_Trigger),
        .I4(Metrics_Cnt_En),
        .O(\S_Null_Byte_Cnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000EA2A0000)) 
    \Count_Out_i[32]_i_1__3 
       (.I0(Overflow),
        .I1(Interval_Cnt_En),
        .I2(Metrics_Cnt_En),
        .I3(O),
        .I4(core_aresetn),
        .I5(\GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/Sample_Cnt_Ld ),
        .O(\Count_Out_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[32]_i_2 
       (.I0(Interval_Cnt_Ld_sync),
        .I1(Sample_Interval_Cnt_Lapse),
        .O(\GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst/Sample_Cnt_Ld ));
  FDRE En_Id_Based_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[3]),
        .Q(En_Id_Based),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_1 
       (.I0(Ext_Trig_Metric_en),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(slot_1_axi_rvalid),
        .I4(slot_1_axi_rready),
        .I5(Read_Beat_Cnt_En1),
        .O(Mst_Rd_Idle_Cnt_En0));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_1__0 
       (.I0(Ext_Trig_Metric_en_17),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(slot_0_axi_rvalid),
        .I4(slot_0_axi_rready),
        .I5(Read_Beat_Cnt_En1_6),
        .O(Mst_Rd_Idle_Cnt_En0_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hEBFF)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2 
       (.I0(RID_Mask),
        .I1(slot_1_axi_rid),
        .I2(Latency_RID),
        .I3(En_Id_Based),
        .O(Read_Beat_Cnt_En1));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hEBFF)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_2__0 
       (.I0(RID_Mask),
        .I1(slot_0_axi_rid),
        .I2(Latency_RID),
        .I3(En_Id_Based),
        .O(Read_Beat_Cnt_En1_6));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_1 
       (.I0(slot_1_axi_bvalid),
        .I1(Ext_Trig_Metric_en),
        .I2(Use_Ext_Trigger),
        .I3(Metrics_Cnt_En),
        .I4(\GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0 ),
        .O(Num_BValids_En0));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_1__0 
       (.I0(slot_0_axi_bvalid),
        .I1(Ext_Trig_Metric_en_17),
        .I2(Use_Ext_Trigger),
        .I3(Metrics_Cnt_En),
        .I4(\GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0_n_0 ),
        .O(Num_BValids_En0_7));
  LUT5 #(
    .INIT(32'h0600FFFF)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_2 
       (.I0(Latency_WID),
        .I1(slot_1_axi_bid),
        .I2(WID_Mask),
        .I3(En_Id_Based),
        .I4(slot_1_axi_bready),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0600FFFF)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0 
       (.I0(Latency_WID),
        .I1(slot_0_axi_bid),
        .I2(WID_Mask),
        .I3(En_Id_Based),
        .I4(slot_0_axi_bready),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888080888)) 
    \GEN_ARSIZE_AXI4.Num_RLasts_En_i_1 
       (.I0(Metrics_Cnt_En_Int),
        .I1(\GEN_ARSIZE_AXI4.Num_RLasts_En_reg ),
        .I2(En_Id_Based),
        .I3(Latency_RID),
        .I4(slot_1_axi_rid),
        .I5(RID_Mask),
        .O(Num_RLasts_En0));
  LUT6 #(
    .INIT(64'h8888888888080888)) 
    \GEN_ARSIZE_AXI4.Num_RLasts_En_i_1__0 
       (.I0(Metrics_Cnt_En_Int_1),
        .I1(\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ),
        .I2(En_Id_Based),
        .I3(Latency_RID),
        .I4(slot_0_axi_rid),
        .I5(RID_Mask),
        .O(Num_RLasts_En0_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1 
       (.I0(Ext_Trig_Metric_en),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .O(Metrics_Cnt_En_Int));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__0 
       (.I0(Ext_Trig_Metric_en_17),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .O(Metrics_Cnt_En_Int_1));
  LUT6 #(
    .INIT(64'h8888800888888888)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1 
       (.I0(p_51_in),
        .I1(Metrics_Cnt_En_Int),
        .I2(slot_1_axi_arid),
        .I3(Latency_RID),
        .I4(RID_Mask),
        .I5(En_Id_Based),
        .O(Rtrans_Cnt_En0));
  LUT6 #(
    .INIT(64'h8888800888888888)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1__0 
       (.I0(p_51_in_0),
        .I1(Metrics_Cnt_En_Int_1),
        .I2(slot_0_axi_arid),
        .I3(Latency_RID),
        .I4(RID_Mask),
        .I5(En_Id_Based),
        .O(Rtrans_Cnt_En0_4));
  LUT6 #(
    .INIT(64'h8888888888080888)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1 
       (.I0(p_54_in),
        .I1(Metrics_Cnt_En_Int),
        .I2(En_Id_Based),
        .I3(Latency_WID),
        .I4(slot_1_axi_awid),
        .I5(WID_Mask),
        .O(Wtrans_Cnt_En0));
  LUT6 #(
    .INIT(64'h8888888888080888)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1__0 
       (.I0(p_54_in_19),
        .I1(Metrics_Cnt_En_Int_1),
        .I2(En_Id_Based),
        .I3(Latency_WID),
        .I4(slot_0_axi_awid),
        .I5(WID_Mask),
        .O(Wtrans_Cnt_En0_3));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[0] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [0]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[0]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[10] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [10]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[10]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[11] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [11]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[11]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[12] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [12]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[12]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[13] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [13]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[13]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [14]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[14]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [15]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[15]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[16] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [16]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[16]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[17] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [17]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[17]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[18] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [18]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[18]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[19] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [19]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[19]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[1] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [1]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[1]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[20] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [20]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[20]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[21] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [21]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[21]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[22] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [22]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[22]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[23] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [23]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[23]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[24] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [24]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[24]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[25] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [25]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[25]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[26] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [26]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[26]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[27] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [27]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[27]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[28] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [28]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[28]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[29] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [29]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[29]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[2] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [2]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[2]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[30] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [30]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[30]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [31]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[31]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[3] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [3]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[3]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[4] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [4]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[4]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[5] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [5]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[5]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[6] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [6]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[6]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[7] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [7]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[7]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[8] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [8]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[8]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[9] 
       (.C(core_aclk),
        .CE(scndry_out_int_d1_reg),
        .D(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 [9]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[9]),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[1]),
        .Q(Metric_Sel_0[1]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[3]),
        .Q(Metric_Sel_0[3]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[4]),
        .Q(Metric_Sel_0[4]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[6]),
        .Q(Metric_Sel_0[6]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[7]),
        .Q(Metric_Sel_0[7]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [0]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [10]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [11]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [12]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [13]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [14]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [15]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_0[16]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_0[17]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_0[18]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_0[19]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [1]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_0[20]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_0[21]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_0[22]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_0[23]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_0[24]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_0[25]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_0[26]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_0[27]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_0[28]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_0[29]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [2]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_0[30]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_0[31]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [3]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [4]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [5]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [6]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [7]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [8]),
        .R(SR));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 [9]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[9]),
        .Q(Metric_Sel_1[1]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[11]),
        .Q(Metric_Sel_1[3]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[12]),
        .Q(Metric_Sel_1[4]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[14]),
        .Q(Metric_Sel_1[6]),
        .R(SR));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[15]),
        .Q(Metric_Sel_1[7]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_1[16]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_1[17]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_1[18]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_1[19]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_1[20]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_1[21]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_1[22]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_1[23]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_1[24]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_1[25]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_1[26]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_1[27]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_1[28]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_1[29]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_1[30]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_1[31]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31]_0 ),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[17]),
        .Q(Metric_Sel_2[1]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[19]),
        .Q(Metric_Sel_2[3]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[20]),
        .Q(Metric_Sel_2[4]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[22]),
        .Q(Metric_Sel_2[6]),
        .R(SR));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7]_0 ),
        .D(s_axi_wdata[23]),
        .Q(Metric_Sel_2[7]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [0]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [10]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [11]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [12]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [13]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [14]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [15]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_2[16]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_2[17]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_2[18]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_2[19]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [1]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_2[20]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_2[21]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_2[22]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_2[23]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_2[24]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_2[25]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_2[26]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_2[27]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_2[28]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_2[29]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [2]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_2[30]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_2[31]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [3]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [4]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [5]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [6]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [7]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [8]),
        .R(SR));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 [9]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg 
       (.ADDRARDADDR({1'b0,1'b1,Lat_Addr_9downto2_CDC,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Lat_Addr_9downto2_CDC,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(core_aclk),
        .CLKBWRCLK(core_aclk),
        .DIADI(\GEN_METRIC_RAM.metric_ram_data_in [15:0]),
        .DIBDI({1'b1,1'b1,\GEN_METRIC_RAM.metric_ram_data_in [31:18]}),
        .DIPADIP(\GEN_METRIC_RAM.metric_ram_data_in [17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [15:0]),
        .DOBDO({\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED [15:14],\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [31:18]}),
        .DOPADOP(\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR [17:16]),
        .DOPBDOP(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({scndry_out_int_d1_reg,scndry_out_int_d1_reg}),
        .WEBWE({1'b0,1'b0,scndry_out_int_d1_reg,scndry_out_int_d1_reg}));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [15]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [26]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [26]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [25]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [25]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [25]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [25]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [24]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [24]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [24]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [24]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [23]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [23]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [23]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [23]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [22]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [22]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [22]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [22]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [21]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [21]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [21]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [21]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [20]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [20]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [20]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [20]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [4]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [19]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [19]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [19]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [19]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [18]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [18]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [18]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [18]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [17]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [17]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [17]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [17]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [16]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [16]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [16]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [16]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [15]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133 
       (.I0(Lat_Addr_9downto2_CDC[7]),
        .I1(Lat_Addr_9downto2_CDC[6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134 
       (.I0(Lat_Addr_9downto2_CDC[6]),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(Lat_Addr_9downto2_CDC[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [14]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [13]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [12]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [11]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [10]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [2]));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [9]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [8]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [7]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [6]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [5]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [4]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [3]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [2]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [1]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [0]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [1]));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [31]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [31]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [30]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [29]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [28]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [27]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [26]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [25]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [24]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [23]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [22]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [0]));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [21]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [20]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [19]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [18]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [17]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000CA0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_0 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_1 [16]),
        .I2(Lat_Addr_9downto2_CDC[6]),
        .I3(Lat_Addr_9downto2_CDC[7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(Lat_Addr_9downto2_CDC[2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [31]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [30]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [29]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [14]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [28]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [27]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [26]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [25]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [24]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [23]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [22]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [21]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [20]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [19]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [13]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [18]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [17]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [16]));
  LUT4 #(
    .INIT(16'h0011)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33 
       (.I0(Lat_Addr_9downto2_CDC[1]),
        .I1(Lat_Addr_9downto2_CDC[4]),
        .I2(Lat_Addr_9downto2_CDC[3]),
        .I3(Lat_Addr_9downto2_CDC[5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [15]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [15]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [15]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36 
       (.I0(Lat_Addr_9downto2_CDC[7]),
        .I1(Lat_Addr_9downto2_CDC[6]),
        .I2(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [15]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38 
       (.I0(Lat_Addr_9downto2_CDC[6]),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [14]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [14]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [14]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [14]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [13]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [13]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [13]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [13]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [12]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [12]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [12]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [12]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [11]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [11]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [11]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [11]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [10]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [10]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [10]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [10]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [9]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [9]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [9]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [9]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [8]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [8]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [8]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [8]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [10]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [7]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [7]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [7]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [6]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [6]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [6]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [6]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [5]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [5]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [5]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [4]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [4]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [4]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [4]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [3]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [3]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [3]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [3]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [2]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [2]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [2]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [1]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [1]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [1]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [0]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [0]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [0]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [31]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [31]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [31]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [31]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [31]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [31]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [31]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [31]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [30]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [30]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [30]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [30]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .O(\GEN_METRIC_RAM.metric_ram_data_in [7]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [29]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [29]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [29]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [29]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [28]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [28]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [28]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [28]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [27]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [27]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [27]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [27]),
        .I2(Lat_Addr_9downto2_CDC[0]),
        .I3(Lat_Addr_9downto2_CDC[2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [26]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [26]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I5(Lat_Addr_9downto2_CDC[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0] ),
        .I3(FSWI_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [0]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [0]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [0]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAEAAAAAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_11 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_23_n_0 ),
        .I1(S1_Read_Latency[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAEAAAAAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_11__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_24__0_n_0 ),
        .I1(S1_Read_Latency[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAEAAAAAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_11__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_24__1_n_0 ),
        .I1(S1_Read_Latency[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0 ),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_12 
       (.I0(Metric_Sel_1[7]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_12__0 
       (.I0(Metric_Sel_2[7]),
        .I1(Metric_Sel_2[6]),
        .I2(Metric_Sel_2[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_12__1 
       (.I0(Metric_Sel_0[7]),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0088008000080000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_13 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_24_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_25_n_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088008000080000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_13__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_25__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_26_n_0 ),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0088008000080000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_13__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_25__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_26__0_n_0 ),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_13__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_14 
       (.I0(Metric_Sel_1[6]),
        .I1(Metric_Sel_1[7]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_14__0 
       (.I0(Metric_Sel_2[6]),
        .I1(Metric_Sel_2[7]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_14__1 
       (.I0(Metric_Sel_0[6]),
        .I1(Metric_Sel_0[7]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_16 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [0]),
        .I4(Metric_Sel_1[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_16__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[6]),
        .I2(Metric_Sel_2[7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [0]),
        .I4(Metric_Sel_2[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_16__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [0]),
        .I4(Metric_Sel_0[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_17 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_1[7]),
        .I2(Metric_Sel_1[6]),
        .I3(Metric_Sel_1[4]),
        .I4(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_17__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_2[7]),
        .I2(Metric_Sel_2[6]),
        .I3(Metric_Sel_2[4]),
        .I4(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_17__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_0[7]),
        .I2(Metric_Sel_0[6]),
        .I3(Metric_Sel_0[4]),
        .I4(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_18 
       (.I0(Metric_Sel_1[3]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_18__0 
       (.I0(Metric_Sel_2[3]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_18__1 
       (.I0(Metric_Sel_0[3]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0 ),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0] ),
        .I3(FSWI_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0 ),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0] ),
        .I3(FSWI_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_20 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[7]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_20__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[6]),
        .I2(Metric_Sel_2[7]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_20__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[7]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_20__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_21 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[3]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_21__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[3]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_21__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[3]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'h8800800008000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_22 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8800800008000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_22__0 
       (.I0(Metric_Sel_2[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'h8800800008000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_22__1 
       (.I0(Metric_Sel_0[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_22__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00030002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_23 
       (.I0(Metric_Sel_1[4]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[1]),
        .I3(Metric_Sel_1[3]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_23__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_23__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_24 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00030002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_24__0 
       (.I0(Metric_Sel_2[4]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_2[1]),
        .I3(Metric_Sel_2[3]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_24__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00030002)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_24__1 
       (.I0(Metric_Sel_0[4]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_0[1]),
        .I3(Metric_Sel_0[3]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_24__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_25 
       (.I0(Metric_Sel_1[7]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_25__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_25__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_25__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_25__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_26 
       (.I0(Metric_Sel_2[7]),
        .I1(Metric_Sel_2[6]),
        .I2(Metric_Sel_2[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_26__0 
       (.I0(Metric_Sel_0[7]),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_11__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_11__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I3(Metric_Sel_1[1]),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I3(Metric_Sel_2[1]),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I3(Metric_Sel_0[1]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02072005)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[3]),
        .I2(Metric_Sel_1[1]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02072005)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[3]),
        .I2(Metric_Sel_2[1]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_13__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02072005)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[3]),
        .I2(Metric_Sel_0[1]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_13__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_14_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[0]_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I3(Metric_Sel_1[1]),
        .I4(Metric_Sel_1[4]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[0]_1 ),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I3(Metric_Sel_2[1]),
        .I4(Metric_Sel_2[4]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[0]_2 ),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I3(Metric_Sel_0[1]),
        .I4(Metric_Sel_0[4]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00F4000000440000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_16_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00F4000000440000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_16__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_17__0_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F4000000440000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_16__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_17__1_n_0 ),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_18_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_18__0_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_18__1_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h8888F8888888FFFF)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_20_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0]_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0 ),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_21_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8888F8888888FFFF)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__0_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_20__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0]_1 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_21__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888F8888888FFFF)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__1_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_20__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_21__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_22_n_0 ),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [0]),
        .I4(Metric_Sel_1[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_22__0_n_0 ),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [0]),
        .I4(Metric_Sel_2[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_22__1_n_0 ),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [0]),
        .I4(Metric_Sel_0[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[10]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[10]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_5_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[10] ),
        .I2(S1_Read_Latency[10]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[10]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[10]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[10]_1 ),
        .I2(S1_Read_Latency[10]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[10]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[10]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[10]_3 ),
        .I2(S1_Read_Latency[10]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[10]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[10]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [10]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [9]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [10]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [9]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [10]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [9]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[8]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 ),
        .I4(S0_Read_Latency[10]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[8]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 ),
        .I4(S0_Read_Latency[10]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[8]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_0 ),
        .I4(S0_Read_Latency[10]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[11]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[11]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_5_n_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[11] ),
        .I2(S1_Read_Latency[11]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[11]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[11]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[11]_1 ),
        .I2(S1_Read_Latency[11]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[11]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[11]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[11]_3 ),
        .I2(S1_Read_Latency[11]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[11]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[11]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [11]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [10]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [11]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [10]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [11]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [10]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[9]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 ),
        .I4(S0_Read_Latency[11]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[9]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 ),
        .I4(S0_Read_Latency[11]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[9]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_0 ),
        .I4(S0_Read_Latency[11]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[12]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[12]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_5_n_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [12]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[12] ),
        .I2(S1_Read_Latency[12]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[12]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[12]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[12]_1 ),
        .I2(S1_Read_Latency[12]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[12]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[12]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[12]_3 ),
        .I2(S1_Read_Latency[12]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[12]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[12]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [12]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [11]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [12]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [11]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [12]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [11]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[10]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 ),
        .I4(S0_Read_Latency[12]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[10]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 ),
        .I4(S0_Read_Latency[12]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[10]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_0 ),
        .I4(S0_Read_Latency[12]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[13]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[13]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_5_n_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [13]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[13] ),
        .I2(S1_Read_Latency[13]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[13]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[13]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[13]_1 ),
        .I2(S1_Read_Latency[13]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[13]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[13]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[13]_3 ),
        .I2(S1_Read_Latency[13]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[13]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[13]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [13]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [12]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [13]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [12]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [13]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [12]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[11]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 ),
        .I4(S0_Read_Latency[13]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[11]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 ),
        .I4(S0_Read_Latency[13]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[11]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_0 ),
        .I4(S0_Read_Latency[13]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[14]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[14]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_5_n_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[14] ),
        .I2(S1_Read_Latency[14]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[14]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[14]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[14]_1 ),
        .I2(S1_Read_Latency[14]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[14]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[14]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[14]_3 ),
        .I2(S1_Read_Latency[14]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[14]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[14]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [14]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [13]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [14]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [13]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [14]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [13]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[12]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 ),
        .I4(S0_Read_Latency[14]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[12]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 ),
        .I4(S0_Read_Latency[14]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[12]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_0 ),
        .I4(S0_Read_Latency[14]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[15]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[15]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_5_n_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] ),
        .I2(S1_Read_Latency[15]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[15]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[15]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 ),
        .I2(S1_Read_Latency[15]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[15]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[15]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 ),
        .I2(S1_Read_Latency[15]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[15]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[15]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [15]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [14]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [15]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [14]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [15]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [14]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[13]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 ),
        .I4(S0_Read_Latency[15]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[13]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 ),
        .I4(S0_Read_Latency[15]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[13]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_0 ),
        .I4(S0_Read_Latency[15]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_5_n_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h40F04000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_10 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_11_n_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_12_n_0 ),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h40F04000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_10__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0 ),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[3]),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0 ),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h40F04000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_10__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0 ),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[3]),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0 ),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_11 
       (.I0(Metric_Sel_1[7]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[4]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_11__0 
       (.I0(Metric_Sel_2[7]),
        .I1(Metric_Sel_2[6]),
        .I2(Metric_Sel_2[4]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_11__1 
       (.I0(Metric_Sel_0[7]),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[4]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_12 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[1]),
        .I3(Metric_Sel_1[4]),
        .I4(Metric_Sel_1[6]),
        .I5(Metric_Sel_1[7]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_12__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_2[1]),
        .I3(Metric_Sel_2[4]),
        .I4(Metric_Sel_2[6]),
        .I5(Metric_Sel_2[7]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_12__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_0[1]),
        .I3(Metric_Sel_0[4]),
        .I4(Metric_Sel_0[6]),
        .I5(Metric_Sel_0[7]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [16]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_0 ),
        .I2(S1_Read_Latency[16]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_1 ),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_2 ),
        .I2(S1_Read_Latency[16]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_3 ),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[16]_4 ),
        .I2(S1_Read_Latency[16]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_5 ),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [16]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [15]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [16]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [15]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [16]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [15]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h004F0040)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_11_n_0 ),
        .I2(Metric_Sel_1[3]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h004F0040)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_11__0_n_0 ),
        .I2(Metric_Sel_2[3]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h004F0040)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_11__1_n_0 ),
        .I2(Metric_Sel_0[3]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [16]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_9 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[14]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 ),
        .I4(S0_Read_Latency[16]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_9__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[14]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 ),
        .I4(S0_Read_Latency[16]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_9__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[14]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_0 ),
        .I4(S0_Read_Latency[16]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[17]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[17]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[17] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[17]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[17]_0 ),
        .O(\Write_Latency_Int_reg[31] [17]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[17]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[17]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[17]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [17]),
        .I4(S1_Read_Latency[17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[17]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [17]),
        .I4(S1_Read_Latency[17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[17]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [17]),
        .I4(S1_Read_Latency[17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [17]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[18]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[18]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[18]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[18] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[18]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[18]_0 ),
        .O(\Write_Latency_Int_reg[31] [18]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[18]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[18]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[18]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [18]),
        .I4(S1_Read_Latency[18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[18]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [18]),
        .I4(S1_Read_Latency[18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[18]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [18]),
        .I4(S1_Read_Latency[18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [18]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[19]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[19]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[19]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[19] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[19]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[19]_0 ),
        .O(\Write_Latency_Int_reg[31] [19]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[19]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[19]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[19]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [19]),
        .I4(S1_Read_Latency[19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[19]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [19]),
        .I4(S1_Read_Latency[19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[19]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [19]),
        .I4(S1_Read_Latency[19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [19]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[1]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_5_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I2(S1_Read_Latency[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[1]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I2(S1_Read_Latency[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[1]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I2(S1_Read_Latency[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[1]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [1]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [1]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [1]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[0]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .I4(S0_Read_Latency[1]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[0]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .I4(S0_Read_Latency[1]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[0]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .I4(S0_Read_Latency[1]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[20]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[20]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[20]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[20] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[20]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[20]_0 ),
        .O(\Write_Latency_Int_reg[31] [20]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[20]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[20]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[20]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [20]),
        .I4(S1_Read_Latency[20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[20]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [20]),
        .I4(S1_Read_Latency[20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[20]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [20]),
        .I4(S1_Read_Latency[20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [20]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[21]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[21]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[21]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[21] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[21]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[21]_0 ),
        .O(\Write_Latency_Int_reg[31] [21]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[21]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[21]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[21]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [21]),
        .I4(S1_Read_Latency[21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[21]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [21]),
        .I4(S1_Read_Latency[21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[21]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [21]),
        .I4(S1_Read_Latency[21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [21]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[22]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[22]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[22]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[22] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[22]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[22]_0 ),
        .O(\Write_Latency_Int_reg[31] [22]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[22]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[22]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[22]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [22]),
        .I4(S1_Read_Latency[22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[22]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [22]),
        .I4(S1_Read_Latency[22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[22]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [22]),
        .I4(S1_Read_Latency[22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [22]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[23]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[23]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[23]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[23]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[23]_0 ),
        .O(\Write_Latency_Int_reg[31] [23]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[23]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[23]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[23]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [23]),
        .I4(S1_Read_Latency[23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[23]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [23]),
        .I4(S1_Read_Latency[23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[23]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [23]),
        .I4(S1_Read_Latency[23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [23]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[24]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[24]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[24]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[24] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[24]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[24]_0 ),
        .O(\Write_Latency_Int_reg[31] [24]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[24]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[24]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[24]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [24]),
        .I4(S1_Read_Latency[24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[24]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [24]),
        .I4(S1_Read_Latency[24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[24]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [24]),
        .I4(S1_Read_Latency[24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [24]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[25]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[25]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[25]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[25] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[25]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[25]_0 ),
        .O(\Write_Latency_Int_reg[31] [25]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[25]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[25]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[25]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [25]),
        .I4(S1_Read_Latency[25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[25]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [25]),
        .I4(S1_Read_Latency[25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[25]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [25]),
        .I4(S1_Read_Latency[25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [25]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[26]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[26]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[26]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[26] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[26]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[26]_0 ),
        .O(\Write_Latency_Int_reg[31] [26]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[26]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[26]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[26]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [26]),
        .I4(S1_Read_Latency[26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[26]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [26]),
        .I4(S1_Read_Latency[26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[26]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [26]),
        .I4(S1_Read_Latency[26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[10]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [26]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[27]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[27]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[27]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[27] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[27]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[27]_0 ),
        .O(\Write_Latency_Int_reg[31] [27]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[27]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[27]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[27]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [27]),
        .I4(S1_Read_Latency[27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[27]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [27]),
        .I4(S1_Read_Latency[27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[27]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [27]),
        .I4(S1_Read_Latency[27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[11]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [27]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[28]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[28]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[28]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[28] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[28]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[28]_0 ),
        .O(\Write_Latency_Int_reg[31] [28]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[28]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[28]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[28]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [28]),
        .I4(S1_Read_Latency[28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[28]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [28]),
        .I4(S1_Read_Latency[28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[28]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [28]),
        .I4(S1_Read_Latency[28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[12]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [28]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[29]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[29]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[29]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[29] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[29]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[29]_0 ),
        .O(\Write_Latency_Int_reg[31] [29]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[29]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[29]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[29]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [29]),
        .I4(S1_Read_Latency[29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[29]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [29]),
        .I4(S1_Read_Latency[29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[29]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [29]),
        .I4(S1_Read_Latency[29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[13]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [29]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_6_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_14_n_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .I4(S0_S_Null_Byte_Cnt),
        .I5(S1_S_Null_Byte_Cnt),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_10__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_12_n_0 ),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[3]),
        .I4(S0_S_Null_Byte_Cnt),
        .I5(S1_S_Null_Byte_Cnt),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_10__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_12__0_n_0 ),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[3]),
        .I4(S0_S_Null_Byte_Cnt),
        .I5(S1_S_Null_Byte_Cnt),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_11__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_11__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_12 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_2[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I3(Metric_Sel_2[4]),
        .I4(Metric_Sel_2[6]),
        .I5(Metric_Sel_2[7]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_12__0 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I3(Metric_Sel_0[4]),
        .I4(Metric_Sel_0[6]),
        .I5(Metric_Sel_0[7]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_13 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_14 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_1[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I3(Metric_Sel_1[4]),
        .I4(Metric_Sel_1[6]),
        .I5(Metric_Sel_1[7]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[2]_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[2]_1 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_8_n_0 ),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[2]_2 ),
        .I3(FBC_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_10_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[2]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_8__0_n_0 ),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[2]_2 ),
        .I3(FBC_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_10__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[2]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_8__1_n_0 ),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[2]_2 ),
        .I3(FBC_Rd_Vld),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_10__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[2]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2]_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [2]),
        .I4(S1_Read_Latency[2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2]_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [2]),
        .I4(S1_Read_Latency[2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[2]_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [2]),
        .I4(S1_Read_Latency[2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[0]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[0]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[0]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [2]),
        .I4(S0_Read_Latency[2]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [2]),
        .I4(S0_Read_Latency[2]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [2]),
        .I4(S0_Read_Latency[2]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I1(Metric_Sel_1[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_1[3]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_9__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I1(Metric_Sel_2[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_2[3]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_9__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_0[3]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[30]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[30]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[30]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[30] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[30]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[30]_0 ),
        .O(\Write_Latency_Int_reg[31] [30]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[30]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[30]_1 ),
        .O(\Write_Latency_Int_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[30]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [30]),
        .I4(S1_Read_Latency[30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[30]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [30]),
        .I4(S1_Read_Latency[30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[30]_2 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [30]),
        .I4(S1_Read_Latency[30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[14]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [30]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_13 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_13__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_13__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_14 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I1(Metric_Sel_1[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_14__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I1(Metric_Sel_2[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_14__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_15__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_15__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_16 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_16__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_16__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_17 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_17__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_17__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_18 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_18__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_18__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_19__1 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Write_Latency_Int_reg[31] [31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .O(\Write_Latency_Int_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [31]),
        .I4(S1_Read_Latency[31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_20__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_2[3]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_20__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_0[3]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_21 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_1[3]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_21__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_21__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_22 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_22__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_22__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_23 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [31]),
        .I4(S1_Read_Latency[31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [31]),
        .I4(S1_Read_Latency[31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_0 ),
        .I3(S1_Write_Byte_Cnt[15]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [31]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I2(Metric_Sel_1[3]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I2(Metric_Sel_2[3]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I2(Metric_Sel_0[3]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I2(Metric_Sel_1[3]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I2(Metric_Sel_2[3]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I2(Metric_Sel_0[3]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I3(Metric_Sel_1[1]),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I3(Metric_Sel_2[1]),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I3(Metric_Sel_0[1]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[3]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[3]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_5_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[3] ),
        .I2(S1_Read_Latency[3]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[3]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[3]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[3]_1 ),
        .I2(S1_Read_Latency[3]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[3]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[3]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[3]_3 ),
        .I2(S1_Read_Latency[3]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[3]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[3]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [2]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [2]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [2]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 ),
        .I4(S0_Read_Latency[3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 ),
        .I4(S0_Read_Latency[3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_0 ),
        .I4(S0_Read_Latency[3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[4]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[4]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_5_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[4] ),
        .I2(S1_Read_Latency[4]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[4]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[4]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[4]_1 ),
        .I2(S1_Read_Latency[4]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[4]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[4]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[4]_3 ),
        .I2(S1_Read_Latency[4]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[4]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[4]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [4]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [4]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [4]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[2]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 ),
        .I4(S0_Read_Latency[4]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[2]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 ),
        .I4(S0_Read_Latency[4]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[2]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_0 ),
        .I4(S0_Read_Latency[4]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[5]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[5]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_5_n_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[5] ),
        .I2(S1_Read_Latency[5]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[5]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[5]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[5]_1 ),
        .I2(S1_Read_Latency[5]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[5]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[5]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[5]_3 ),
        .I2(S1_Read_Latency[5]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[5]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[5]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [5]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [4]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [5]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [4]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [5]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [4]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 ),
        .I4(S0_Read_Latency[5]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 ),
        .I4(S0_Read_Latency[5]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_0 ),
        .I4(S0_Read_Latency[5]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[6]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[6]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_5_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[6] ),
        .I2(S1_Read_Latency[6]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[6]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[6]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[6]_1 ),
        .I2(S1_Read_Latency[6]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[6]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[6]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[6]_3 ),
        .I2(S1_Read_Latency[6]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[6]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[6]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [6]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [5]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [6]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [5]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [6]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [5]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [5]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[4]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 ),
        .I4(S0_Read_Latency[6]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[4]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 ),
        .I4(S0_Read_Latency[6]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[4]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_0 ),
        .I4(S0_Read_Latency[6]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[7]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[7]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_5_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[7] ),
        .I2(S1_Read_Latency[7]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[7]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[7]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[7]_1 ),
        .I2(S1_Read_Latency[7]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[7]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[7]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[7]_3 ),
        .I2(S1_Read_Latency[7]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[7]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[7]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [7]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [6]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [7]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [6]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [7]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [6]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [6]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[5]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 ),
        .I4(S0_Read_Latency[7]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[5]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 ),
        .I4(S0_Read_Latency[7]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[5]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_0 ),
        .I4(S0_Read_Latency[7]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[8]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[8]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_5_n_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[8] ),
        .I2(S1_Read_Latency[8]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[8]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[8]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[8]_1 ),
        .I2(S1_Read_Latency[8]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[8]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[8]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[8]_3 ),
        .I2(S1_Read_Latency[8]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[8]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[8]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [8]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [7]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [8]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [7]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [8]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [7]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [7]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[6]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 ),
        .I4(S0_Read_Latency[8]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[6]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 ),
        .I4(S0_Read_Latency[8]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[6]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_0 ),
        .I4(S0_Read_Latency[8]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[9]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[9]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_5_n_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_5__0_n_0 ),
        .O(\Write_Latency_Int_reg[31] [9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_5__1_n_0 ),
        .O(\Write_Latency_Int_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_16_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_13__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_15__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[9] ),
        .I2(S1_Read_Latency[9]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[9]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[9]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_6__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[9]_1 ),
        .I2(S1_Read_Latency[9]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[9]_2 ),
        .I5(\GEN_MUX_N_CNT.Add_in[9]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_6__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[9]_3 ),
        .I2(S1_Read_Latency[9]),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[9]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in[9]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [9]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [8]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [9]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [8]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [9]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_1 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[16]_7 [8]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[16]_6 [8]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_18_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_19__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_16__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_17__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_7 [9]),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_18__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_8 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[7]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_2 ),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 ),
        .I4(S0_Read_Latency[9]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[7]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 ),
        .I4(S0_Read_Latency[9]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1]_1 ),
        .I1(S0_Write_Byte_Cnt[7]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_3 ),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_0 ),
        .I4(S0_Read_Latency[9]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0 ),
        .O(Add_in_Valid));
  LUT6 #(
    .INIT(64'h80800000FF800000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ),
        .I1(External_Event_Cnt_En[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_2_0 ),
        .I4(Metric_Sel_2[1]),
        .I5(Metric_Sel_2[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h80800000FF800000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ),
        .I1(External_Event_Cnt_En[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_0 ),
        .I4(Metric_Sel_0[1]),
        .I5(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__1 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11 
       (.I0(Metric_Sel_1[3]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I1(Metric_Sel_2[1]),
        .I2(Metric_Sel_2[4]),
        .I3(Metric_Sel_2[6]),
        .I4(Metric_Sel_2[7]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I1(Metric_Sel_0[1]),
        .I2(Metric_Sel_0[4]),
        .I3(Metric_Sel_0[6]),
        .I4(Metric_Sel_0[7]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F00088)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12 
       (.I0(FBC_Rd_Vld),
        .I1(FBC_Rd_Data),
        .I2(Write_Beat_Cnt_En[1]),
        .I3(Metric_Sel_1[3]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F00088)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__0 
       (.I0(FBC_Rd_Vld),
        .I1(FBC_Rd_Data),
        .I2(Write_Beat_Cnt_En[1]),
        .I3(Metric_Sel_2[3]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F00088)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__1 
       (.I0(FBC_Rd_Vld),
        .I1(FBC_Rd_Data),
        .I2(Write_Beat_Cnt_En[1]),
        .I3(Metric_Sel_0[3]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_13 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_13__0 
       (.I0(Num_RLasts_En[0]),
        .I1(Num_RLasts_En[1]),
        .I2(Metric_Sel_2[3]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_13__1 
       (.I0(Num_RLasts_En[0]),
        .I1(Num_RLasts_En[1]),
        .I2(Metric_Sel_0[3]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h4440004000400040)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_14 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Write_Beat_Cnt_En[0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(FBC_Rd_Data_24),
        .I5(FBC_Rd_Vld_25),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4440004000400040)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_14__0 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Write_Beat_Cnt_En[0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(FBC_Rd_Data_24),
        .I5(FBC_Rd_Vld_25),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_14__1 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_15 
       (.I0(Rtrans_Cnt_En[0]),
        .I1(Rtrans_Cnt_En[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000C0A)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_15__0 
       (.I0(Wtrans_Cnt_En[0]),
        .I1(Wtrans_Cnt_En[1]),
        .I2(Metric_Sel_2[3]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h00000C0A)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_15__1 
       (.I0(Wtrans_Cnt_En[0]),
        .I1(Wtrans_Cnt_En[1]),
        .I2(Metric_Sel_0[3]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_16__1 
       (.I0(Metric_Sel_1[1]),
        .I1(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h080F080008000800)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_17 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_5_0 ),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[4]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_27_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_17__0 
       (.I0(Rtrans_Cnt_En[0]),
        .I1(Rtrans_Cnt_En[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[3]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_17__1 
       (.I0(Rtrans_Cnt_En[0]),
        .I1(Rtrans_Cnt_En[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[3]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h4440004000400040)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_18 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Write_Beat_Cnt_En[0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I4(FBC_Rd_Data_24),
        .I5(FBC_Rd_Vld_25),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_18__0 
       (.I0(Read_Latency_En[0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I2(Read_Latency_En[1]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_18__1 
       (.I0(Read_Latency_En[0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I2(Read_Latency_En[1]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_18__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_19__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_19__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ),
        .I1(Metric_Sel_2[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I3(External_Event_Cnt_En[0]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0 ),
        .O(Add_in_Valid_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0 ),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I3(External_Event_Cnt_En[0]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0 ),
        .O(Add_in_Valid_14));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_5__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_6__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_8__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_20 
       (.I0(Metric_Sel_1[3]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_20__0 
       (.I0(Metric_Sel_2[3]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_20__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_20__1 
       (.I0(Metric_Sel_0[3]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'h0088008000080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_21 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_29_n_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(S1_Read_Byte_Cnt_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_21__0 
       (.I0(Metric_Sel_2[1]),
        .I1(Metric_Sel_2[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_21__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_21__1 
       (.I0(Metric_Sel_0[1]),
        .I1(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'h8800080080000000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_22__1 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_30_n_0 ),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_1[3]),
        .I4(Num_RLasts_En[1]),
        .I5(Num_RLasts_En[0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_22__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_23 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_24 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I1(Metric_Sel_1[3]),
        .I2(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_27 
       (.I0(Read_Latency_En[0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I2(Read_Latency_En[1]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_29 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I1(Metric_Sel_1[1]),
        .I2(Metric_Sel_1[4]),
        .I3(Metric_Sel_1[6]),
        .I4(Metric_Sel_1[7]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_5__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_6__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_8__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF000000000002222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0 ),
        .I1(Metric_Sel_1[4]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 ),
        .I3(External_Event_Cnt_En[0]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I2(Num_BValids_En[0]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_12_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0 ),
        .I5(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_30 
       (.I0(Metric_Sel_1[1]),
        .I1(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88880000F8880000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ),
        .I1(Mst_Rd_Idle_Cnt_En[1]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_15_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_16__1_n_0 ),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0088008000080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0 ),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_2[3]),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(S1_Read_Byte_Cnt_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0088008000080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0 ),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I3(Metric_Sel_0[3]),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(S1_Read_Byte_Cnt_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAAEAAAE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_17_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_18_n_0 ),
        .I2(Metric_Sel_1[4]),
        .I3(Metric_Sel_1[1]),
        .I4(Mst_Rd_Idle_Cnt_En[0]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2002200)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_12__0_n_0 ),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_13__0_n_0 ),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I5(Metric_Sel_2[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2002200)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_12__1_n_0 ),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_13__1_n_0 ),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I5(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h2320202020202020)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(Metric_Sel_1[4]),
        .I2(Metric_Sel_1[1]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_20_n_0 ),
        .I5(Num_BValids_En[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00EE000000FA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_14_n_0 ),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_15__0_n_0 ),
        .I3(Metric_Sel_2[4]),
        .I4(Metric_Sel_2[1]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00CC00EE000000FA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_14__0_n_0 ),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_15__1_n_0 ),
        .I3(Metric_Sel_0[4]),
        .I4(Metric_Sel_0[1]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0008888)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_1 ),
        .I1(Mst_Rd_Idle_Cnt_En[1]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_2_1 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(Metric_Sel_2[1]),
        .I5(Metric_Sel_2[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0008888)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__0 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_1 ),
        .I1(Mst_Rd_Idle_Cnt_En[1]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_1 ),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(Metric_Sel_0[1]),
        .I5(Metric_Sel_0[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_21_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_22__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_23_n_0 ),
        .I3(External_Event_Cnt_En[1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_4 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_24_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00000C0A)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8 
       (.I0(Wtrans_Cnt_En[0]),
        .I1(Wtrans_Cnt_En[1]),
        .I2(Metric_Sel_1[3]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F400F400F400)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_17__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_18__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_19__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_20__0_n_0 ),
        .I5(Num_BValids_En[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F400F400F400)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_17__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_18__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_19__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_20__1_n_0 ),
        .I5(Num_BValids_En[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00B0000000800000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__0 
       (.I0(Num_BValids_En[0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I2(Metric_Sel_2[3]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_21__0_n_0 ),
        .I5(Mst_Rd_Idle_Cnt_En[0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00B0000000800000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__1 
       (.I0(Num_BValids_En[0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I2(Metric_Sel_0[3]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_21__1_n_0 ),
        .I5(Mst_Rd_Idle_Cnt_En[0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_MUX_N_CNT.accumulate_i_1 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F767677)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I4(Metric_Sel_1[1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F767677)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__0 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I4(Metric_Sel_2[1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0 ),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F767677)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__1 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I4(Metric_Sel_0[1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0 ),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_14_n_0 ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_14__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[0]_i_14__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3 
       (.I0(Metric_Sel_2[4]),
        .I1(Metric_Sel_2[6]),
        .I2(Metric_Sel_2[7]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0 
       (.I0(Metric_Sel_0[4]),
        .I1(Metric_Sel_0[6]),
        .I2(Metric_Sel_0[7]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[7]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000088F0)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0 
       (.I0(FBC_Rd_Vld_25),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000088F0)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1 
       (.I0(FBC_Rd_Vld_25),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 ),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000088F0)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6 
       (.I0(FBC_Rd_Vld_25),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_1 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001400)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_1[3]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000001400)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_2[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_2[3]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000001400)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_0[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_0[3]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000140000000000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_2[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I4(Metric_Sel_2[3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000140000000000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_0[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I4(Metric_Sel_0[3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000140000000000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_5 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(Metric_Sel_1[1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I4(Metric_Sel_1[3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_5__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__0_n_0 ),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_2[3]),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_5__1 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12__1_n_0 ),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_0[3]),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_6 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2]),
        .I5(Metric_Sel_1[3]),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0]_8 ));
  FDRE \GEN_SAMPLE_REG_SYNC.Lat_Sample_Reg_Rd_En_d1_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Lat_Sample_Reg_Rd_En),
        .Q(Lat_Sample_Reg_Rd_En_d1),
        .R(p_in_d1_cdc_from_reg_0));
  FDRE Global_Clk_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[16]),
        .Q(Global_Clk_Cnt_En_sync),
        .R(SR));
  FDRE Global_Clk_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[17]),
        .Q(Global_Clk_Cnt_Reset_sync),
        .R(SR));
  FDRE Global_Intr_En_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Global_Intr_En_reg_0),
        .Q(Global_Intr_En),
        .R(SR));
  FDRE IP2Bus_DataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RValid),
        .Q(E),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \IP2Bus_Data[31]_i_22 
       (.I0(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I1(Lat_Incr_Reg_Set_Rd_En),
        .I2(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I3(Lat_Samp_Incr_Reg_Set_Rd_En),
        .I4(Lat_Rng_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_22_n_0 ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cdc_sync_inst2_n_6),
        .Q(\IP2Bus_Data_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[10]),
        .Q(\IP2Bus_Data_reg[31]_0 [10]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[11]),
        .Q(\IP2Bus_Data_reg[31]_0 [11]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[12]),
        .Q(\IP2Bus_Data_reg[31]_0 [12]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[13]),
        .Q(\IP2Bus_Data_reg[31]_0 [13]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[14]),
        .Q(\IP2Bus_Data_reg[31]_0 [14]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[15]),
        .Q(\IP2Bus_Data_reg[31]_0 [15]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[16]),
        .Q(\IP2Bus_Data_reg[31]_0 [16]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[17]),
        .Q(\IP2Bus_Data_reg[31]_0 [17]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[18]),
        .Q(\IP2Bus_Data_reg[31]_0 [18]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[19]),
        .Q(\IP2Bus_Data_reg[31]_0 [19]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cdc_sync_inst2_n_5),
        .Q(\IP2Bus_Data_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[20]),
        .Q(\IP2Bus_Data_reg[31]_0 [20]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[21]),
        .Q(\IP2Bus_Data_reg[31]_0 [21]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[22]),
        .Q(\IP2Bus_Data_reg[31]_0 [22]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[23]),
        .Q(\IP2Bus_Data_reg[31]_0 [23]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[24]),
        .Q(\IP2Bus_Data_reg[31]_0 [24]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[25]),
        .Q(\IP2Bus_Data_reg[31]_0 [25]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[26]),
        .Q(\IP2Bus_Data_reg[31]_0 [26]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[27]),
        .Q(\IP2Bus_Data_reg[31]_0 [27]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[28]),
        .Q(\IP2Bus_Data_reg[31]_0 [28]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[29]),
        .Q(\IP2Bus_Data_reg[31]_0 [29]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[2]),
        .Q(\IP2Bus_Data_reg[31]_0 [2]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[30]),
        .Q(\IP2Bus_Data_reg[31]_0 [30]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[31]),
        .Q(\IP2Bus_Data_reg[31]_0 [31]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[3]),
        .Q(\IP2Bus_Data_reg[31]_0 [3]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[4]),
        .Q(\IP2Bus_Data_reg[31]_0 [4]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[5]),
        .Q(\IP2Bus_Data_reg[31]_0 [5]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[6]),
        .Q(\IP2Bus_Data_reg[31]_0 [6]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[7]),
        .Q(\IP2Bus_Data_reg[31]_0 [7]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cdc_sync_inst2_n_4),
        .Q(\IP2Bus_Data_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[9]),
        .Q(\IP2Bus_Data_reg[31]_0 [9]),
        .R(cdc_sync_inst2_n_36));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_14
       (.I0(Range_Reg_1[30]),
        .I1(Incr_by_1_reg_i_3_0[14]),
        .I2(Incr_by_1_reg_i_3_0[15]),
        .I3(Range_Reg_1[31]),
        .O(Incr_by_1_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_14__0
       (.I0(Range_Reg_2[30]),
        .I1(Incr_by_1_reg_i_3__0_0[14]),
        .I2(Incr_by_1_reg_i_3__0_0[15]),
        .I3(Range_Reg_2[31]),
        .O(Incr_by_1_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_14__1
       (.I0(Range_Reg_0[30]),
        .I1(Incr_by_1_reg_i_3__1_0[14]),
        .I2(Incr_by_1_reg_i_3__1_0[15]),
        .I3(Range_Reg_0[31]),
        .O(Incr_by_1_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_15
       (.I0(Range_Reg_1[28]),
        .I1(Incr_by_1_reg_i_3_0[12]),
        .I2(Incr_by_1_reg_i_3_0[13]),
        .I3(Range_Reg_1[29]),
        .O(Incr_by_1_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_15__0
       (.I0(Range_Reg_2[28]),
        .I1(Incr_by_1_reg_i_3__0_0[12]),
        .I2(Incr_by_1_reg_i_3__0_0[13]),
        .I3(Range_Reg_2[29]),
        .O(Incr_by_1_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_15__1
       (.I0(Range_Reg_0[28]),
        .I1(Incr_by_1_reg_i_3__1_0[12]),
        .I2(Incr_by_1_reg_i_3__1_0[13]),
        .I3(Range_Reg_0[29]),
        .O(Incr_by_1_i_15__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_16
       (.I0(Range_Reg_1[26]),
        .I1(Incr_by_1_reg_i_3_0[10]),
        .I2(Incr_by_1_reg_i_3_0[11]),
        .I3(Range_Reg_1[27]),
        .O(Incr_by_1_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_16__0
       (.I0(Range_Reg_2[26]),
        .I1(Incr_by_1_reg_i_3__0_0[10]),
        .I2(Incr_by_1_reg_i_3__0_0[11]),
        .I3(Range_Reg_2[27]),
        .O(Incr_by_1_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_16__1
       (.I0(Range_Reg_0[26]),
        .I1(Incr_by_1_reg_i_3__1_0[10]),
        .I2(Incr_by_1_reg_i_3__1_0[11]),
        .I3(Range_Reg_0[27]),
        .O(Incr_by_1_i_16__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_17
       (.I0(Range_Reg_1[24]),
        .I1(Incr_by_1_reg_i_3_0[8]),
        .I2(Incr_by_1_reg_i_3_0[9]),
        .I3(Range_Reg_1[25]),
        .O(Incr_by_1_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_17__0
       (.I0(Range_Reg_2[24]),
        .I1(Incr_by_1_reg_i_3__0_0[8]),
        .I2(Incr_by_1_reg_i_3__0_0[9]),
        .I3(Range_Reg_2[25]),
        .O(Incr_by_1_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_17__1
       (.I0(Range_Reg_0[24]),
        .I1(Incr_by_1_reg_i_3__1_0[8]),
        .I2(Incr_by_1_reg_i_3__1_0[9]),
        .I3(Range_Reg_0[25]),
        .O(Incr_by_1_i_17__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18
       (.I0(Range_Reg_1[30]),
        .I1(Incr_by_1_reg_i_3_0[14]),
        .I2(Range_Reg_1[31]),
        .I3(Incr_by_1_reg_i_3_0[15]),
        .O(Incr_by_1_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__0
       (.I0(Range_Reg_2[30]),
        .I1(Incr_by_1_reg_i_3__0_0[14]),
        .I2(Range_Reg_2[31]),
        .I3(Incr_by_1_reg_i_3__0_0[15]),
        .O(Incr_by_1_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__1
       (.I0(Range_Reg_0[30]),
        .I1(Incr_by_1_reg_i_3__1_0[14]),
        .I2(Range_Reg_0[31]),
        .I3(Incr_by_1_reg_i_3__1_0[15]),
        .O(Incr_by_1_i_18__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19
       (.I0(Range_Reg_1[28]),
        .I1(Incr_by_1_reg_i_3_0[12]),
        .I2(Range_Reg_1[29]),
        .I3(Incr_by_1_reg_i_3_0[13]),
        .O(Incr_by_1_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__0
       (.I0(Range_Reg_2[28]),
        .I1(Incr_by_1_reg_i_3__0_0[12]),
        .I2(Range_Reg_2[29]),
        .I3(Incr_by_1_reg_i_3__0_0[13]),
        .O(Incr_by_1_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__1
       (.I0(Range_Reg_0[28]),
        .I1(Incr_by_1_reg_i_3__1_0[12]),
        .I2(Range_Reg_0[29]),
        .I3(Incr_by_1_reg_i_3__1_0[13]),
        .O(Incr_by_1_i_19__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_20
       (.I0(Range_Reg_1[26]),
        .I1(Incr_by_1_reg_i_3_0[10]),
        .I2(Range_Reg_1[27]),
        .I3(Incr_by_1_reg_i_3_0[11]),
        .O(Incr_by_1_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_20__0
       (.I0(Range_Reg_2[26]),
        .I1(Incr_by_1_reg_i_3__0_0[10]),
        .I2(Range_Reg_2[27]),
        .I3(Incr_by_1_reg_i_3__0_0[11]),
        .O(Incr_by_1_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_20__1
       (.I0(Range_Reg_0[26]),
        .I1(Incr_by_1_reg_i_3__1_0[10]),
        .I2(Range_Reg_0[27]),
        .I3(Incr_by_1_reg_i_3__1_0[11]),
        .O(Incr_by_1_i_20__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_21
       (.I0(Range_Reg_1[24]),
        .I1(Incr_by_1_reg_i_3_0[8]),
        .I2(Range_Reg_1[25]),
        .I3(Incr_by_1_reg_i_3_0[9]),
        .O(Incr_by_1_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_21__0
       (.I0(Range_Reg_2[24]),
        .I1(Incr_by_1_reg_i_3__0_0[8]),
        .I2(Range_Reg_2[25]),
        .I3(Incr_by_1_reg_i_3__0_0[9]),
        .O(Incr_by_1_i_21__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_21__1
       (.I0(Range_Reg_0[24]),
        .I1(Incr_by_1_reg_i_3__1_0[8]),
        .I2(Range_Reg_0[25]),
        .I3(Incr_by_1_reg_i_3__1_0[9]),
        .O(Incr_by_1_i_21__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_30
       (.I0(Range_Reg_1[22]),
        .I1(Incr_by_1_reg_i_3_0[6]),
        .I2(Incr_by_1_reg_i_3_0[7]),
        .I3(Range_Reg_1[23]),
        .O(Incr_by_1_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_30__0
       (.I0(Range_Reg_2[22]),
        .I1(Incr_by_1_reg_i_3__0_0[6]),
        .I2(Incr_by_1_reg_i_3__0_0[7]),
        .I3(Range_Reg_2[23]),
        .O(Incr_by_1_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_30__1
       (.I0(Range_Reg_0[22]),
        .I1(Incr_by_1_reg_i_3__1_0[6]),
        .I2(Incr_by_1_reg_i_3__1_0[7]),
        .I3(Range_Reg_0[23]),
        .O(Incr_by_1_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_31
       (.I0(Range_Reg_1[20]),
        .I1(Incr_by_1_reg_i_3_0[4]),
        .I2(Incr_by_1_reg_i_3_0[5]),
        .I3(Range_Reg_1[21]),
        .O(Incr_by_1_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_31__0
       (.I0(Range_Reg_2[20]),
        .I1(Incr_by_1_reg_i_3__0_0[4]),
        .I2(Incr_by_1_reg_i_3__0_0[5]),
        .I3(Range_Reg_2[21]),
        .O(Incr_by_1_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_31__1
       (.I0(Range_Reg_0[20]),
        .I1(Incr_by_1_reg_i_3__1_0[4]),
        .I2(Incr_by_1_reg_i_3__1_0[5]),
        .I3(Range_Reg_0[21]),
        .O(Incr_by_1_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_32
       (.I0(Range_Reg_1[18]),
        .I1(Incr_by_1_reg_i_3_0[2]),
        .I2(Incr_by_1_reg_i_3_0[3]),
        .I3(Range_Reg_1[19]),
        .O(Incr_by_1_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_32__0
       (.I0(Range_Reg_2[18]),
        .I1(Incr_by_1_reg_i_3__0_0[2]),
        .I2(Incr_by_1_reg_i_3__0_0[3]),
        .I3(Range_Reg_2[19]),
        .O(Incr_by_1_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_32__1
       (.I0(Range_Reg_0[18]),
        .I1(Incr_by_1_reg_i_3__1_0[2]),
        .I2(Incr_by_1_reg_i_3__1_0[3]),
        .I3(Range_Reg_0[19]),
        .O(Incr_by_1_i_32__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_33
       (.I0(Range_Reg_1[16]),
        .I1(Incr_by_1_reg_i_3_0[0]),
        .I2(Incr_by_1_reg_i_3_0[1]),
        .I3(Range_Reg_1[17]),
        .O(Incr_by_1_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_33__0
       (.I0(Range_Reg_2[16]),
        .I1(Incr_by_1_reg_i_3__0_0[0]),
        .I2(Incr_by_1_reg_i_3__0_0[1]),
        .I3(Range_Reg_2[17]),
        .O(Incr_by_1_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_33__1
       (.I0(Range_Reg_0[16]),
        .I1(Incr_by_1_reg_i_3__1_0[0]),
        .I2(Incr_by_1_reg_i_3__1_0[1]),
        .I3(Range_Reg_0[17]),
        .O(Incr_by_1_i_33__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34
       (.I0(Range_Reg_1[22]),
        .I1(Incr_by_1_reg_i_3_0[6]),
        .I2(Range_Reg_1[23]),
        .I3(Incr_by_1_reg_i_3_0[7]),
        .O(Incr_by_1_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__0
       (.I0(Range_Reg_2[22]),
        .I1(Incr_by_1_reg_i_3__0_0[6]),
        .I2(Range_Reg_2[23]),
        .I3(Incr_by_1_reg_i_3__0_0[7]),
        .O(Incr_by_1_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__1
       (.I0(Range_Reg_0[22]),
        .I1(Incr_by_1_reg_i_3__1_0[6]),
        .I2(Range_Reg_0[23]),
        .I3(Incr_by_1_reg_i_3__1_0[7]),
        .O(Incr_by_1_i_34__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35
       (.I0(Range_Reg_1[20]),
        .I1(Incr_by_1_reg_i_3_0[4]),
        .I2(Range_Reg_1[21]),
        .I3(Incr_by_1_reg_i_3_0[5]),
        .O(Incr_by_1_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__0
       (.I0(Range_Reg_2[20]),
        .I1(Incr_by_1_reg_i_3__0_0[4]),
        .I2(Range_Reg_2[21]),
        .I3(Incr_by_1_reg_i_3__0_0[5]),
        .O(Incr_by_1_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__1
       (.I0(Range_Reg_0[20]),
        .I1(Incr_by_1_reg_i_3__1_0[4]),
        .I2(Range_Reg_0[21]),
        .I3(Incr_by_1_reg_i_3__1_0[5]),
        .O(Incr_by_1_i_35__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_36
       (.I0(Range_Reg_1[18]),
        .I1(Incr_by_1_reg_i_3_0[2]),
        .I2(Range_Reg_1[19]),
        .I3(Incr_by_1_reg_i_3_0[3]),
        .O(Incr_by_1_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_36__0
       (.I0(Range_Reg_2[18]),
        .I1(Incr_by_1_reg_i_3__0_0[2]),
        .I2(Range_Reg_2[19]),
        .I3(Incr_by_1_reg_i_3__0_0[3]),
        .O(Incr_by_1_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_36__1
       (.I0(Range_Reg_0[18]),
        .I1(Incr_by_1_reg_i_3__1_0[2]),
        .I2(Range_Reg_0[19]),
        .I3(Incr_by_1_reg_i_3__1_0[3]),
        .O(Incr_by_1_i_36__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_37
       (.I0(Range_Reg_1[16]),
        .I1(Incr_by_1_reg_i_3_0[0]),
        .I2(Range_Reg_1[17]),
        .I3(Incr_by_1_reg_i_3_0[1]),
        .O(Incr_by_1_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_37__0
       (.I0(Range_Reg_2[16]),
        .I1(Incr_by_1_reg_i_3__0_0[0]),
        .I2(Range_Reg_2[17]),
        .I3(Incr_by_1_reg_i_3__0_0[1]),
        .O(Incr_by_1_i_37__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_37__1
       (.I0(Range_Reg_0[16]),
        .I1(Incr_by_1_reg_i_3__1_0[0]),
        .I2(Range_Reg_0[17]),
        .I3(Incr_by_1_reg_i_3__1_0[1]),
        .O(Incr_by_1_i_37__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_13
       (.CI(1'b0),
        .CO({Incr_by_1_reg_i_13_n_0,Incr_by_1_reg_i_13_n_1,Incr_by_1_reg_i_13_n_2,Incr_by_1_reg_i_13_n_3}),
        .CYINIT(1'b1),
        .DI({Incr_by_1_i_30_n_0,Incr_by_1_i_31_n_0,Incr_by_1_i_32_n_0,Incr_by_1_i_33_n_0}),
        .O(NLW_Incr_by_1_reg_i_13_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_34_n_0,Incr_by_1_i_35_n_0,Incr_by_1_i_36_n_0,Incr_by_1_i_37_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_13__0
       (.CI(1'b0),
        .CO({Incr_by_1_reg_i_13__0_n_0,Incr_by_1_reg_i_13__0_n_1,Incr_by_1_reg_i_13__0_n_2,Incr_by_1_reg_i_13__0_n_3}),
        .CYINIT(1'b1),
        .DI({Incr_by_1_i_30__0_n_0,Incr_by_1_i_31__0_n_0,Incr_by_1_i_32__0_n_0,Incr_by_1_i_33__0_n_0}),
        .O(NLW_Incr_by_1_reg_i_13__0_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_34__0_n_0,Incr_by_1_i_35__0_n_0,Incr_by_1_i_36__0_n_0,Incr_by_1_i_37__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_13__1
       (.CI(1'b0),
        .CO({Incr_by_1_reg_i_13__1_n_0,Incr_by_1_reg_i_13__1_n_1,Incr_by_1_reg_i_13__1_n_2,Incr_by_1_reg_i_13__1_n_3}),
        .CYINIT(1'b1),
        .DI({Incr_by_1_i_30__1_n_0,Incr_by_1_i_31__1_n_0,Incr_by_1_i_32__1_n_0,Incr_by_1_i_33__1_n_0}),
        .O(NLW_Incr_by_1_reg_i_13__1_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_34__1_n_0,Incr_by_1_i_35__1_n_0,Incr_by_1_i_36__1_n_0,Incr_by_1_i_37__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_3
       (.CI(Incr_by_1_reg_i_13_n_0),
        .CO({CO,Incr_by_1_reg_i_3_n_1,Incr_by_1_reg_i_3_n_2,Incr_by_1_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({Incr_by_1_i_14_n_0,Incr_by_1_i_15_n_0,Incr_by_1_i_16_n_0,Incr_by_1_i_17_n_0}),
        .O(NLW_Incr_by_1_reg_i_3_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_18_n_0,Incr_by_1_i_19_n_0,Incr_by_1_i_20_n_0,Incr_by_1_i_21_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_3__0
       (.CI(Incr_by_1_reg_i_13__0_n_0),
        .CO({\GEN_METRIC_2.Range_Reg_2_CDC_reg[30]_0 ,Incr_by_1_reg_i_3__0_n_1,Incr_by_1_reg_i_3__0_n_2,Incr_by_1_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({Incr_by_1_i_14__0_n_0,Incr_by_1_i_15__0_n_0,Incr_by_1_i_16__0_n_0,Incr_by_1_i_17__0_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_18__0_n_0,Incr_by_1_i_19__0_n_0,Incr_by_1_i_20__0_n_0,Incr_by_1_i_21__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 Incr_by_1_reg_i_3__1
       (.CI(Incr_by_1_reg_i_13__1_n_0),
        .CO({\GEN_METRIC_0.Range_Reg_0_CDC_reg[30]_0 ,Incr_by_1_reg_i_3__1_n_1,Incr_by_1_reg_i_3__1_n_2,Incr_by_1_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({Incr_by_1_i_14__1_n_0,Incr_by_1_i_15__1_n_0,Incr_by_1_i_16__1_n_0,Incr_by_1_i_17__1_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({Incr_by_1_i_18__1_n_0,Incr_by_1_i_19__1_n_0,Incr_by_1_i_20__1_n_0,Incr_by_1_i_21__1_n_0}));
  FDRE Interval_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interval_Cnt_En_reg_0),
        .Q(Interval_Cnt_En),
        .R(SR));
  FDRE Interval_Cnt_Ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interval_Cnt_Ld_reg_0),
        .Q(Interval_Cnt_Ld_sync),
        .R(SR));
  FDRE Lat_Addr_3downto0_is_0x4_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0x4),
        .Q(Lat_Addr_3downto0_is_0x4),
        .R(SR));
  FDRE Lat_Addr_3downto0_is_0x8_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Addr_3downto0_is_0x8_reg_0),
        .Q(Lat_Addr_3downto0_is_0x8),
        .R(SR));
  FDRE Lat_Addr_3downto0_is_0xC_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0xC),
        .Q(Lat_Addr_3downto0_is_0xC),
        .R(SR));
  FDRE Lat_Addr_7downto4_is_0x0_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x0),
        .Q(Lat_Addr_7downto4_is_0x0),
        .R(SR));
  FDRE Lat_Addr_7downto4_is_0x1_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x1),
        .Q(Lat_Addr_7downto4_is_0x1),
        .R(SR));
  FDRE Lat_Addr_7downto4_is_0x2_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Addr_7downto4_is_0x2_reg_0),
        .Q(Lat_Addr_7downto4_is_0x2),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [0]),
        .Q(Lat_Addr_9downto2_CDC[0]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [1]),
        .Q(Lat_Addr_9downto2_CDC[1]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [2]),
        .Q(Lat_Addr_9downto2_CDC[2]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [3]),
        .Q(Lat_Addr_9downto2_CDC[3]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [4]),
        .Q(Lat_Addr_9downto2_CDC[4]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [5]),
        .Q(Lat_Addr_9downto2_CDC[5]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [6]),
        .Q(Lat_Addr_9downto2_CDC[6]),
        .R(SR));
  FDRE \Lat_Addr_9downto2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Lat_Addr_9downto2_CDC_reg[7]_0 [7]),
        .Q(Lat_Addr_9downto2_CDC[7]),
        .R(SR));
  FDRE Lat_Control_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Control_Set_Rd_En),
        .Q(sel0[5]),
        .R(SR));
  FDRE Lat_Enlog_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Enlog_Reg_Set_Rd_En),
        .Q(Lat_Enlog_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Event_Log_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Event_Log_Set_Rd_En),
        .Q(Lat_Event_Log_Set_Rd_En),
        .R(SR));
  FDRE Lat_Global_Clk_Cnt_LSB_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_LSB_Rd_En),
        .Q(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .R(SR));
  FDRE Lat_Global_Clk_Cnt_MSB_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_MSB_Rd_En),
        .Q(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .R(SR));
  FDRE Lat_Global_Clk_Cnt_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_Set_Rd_En),
        .Q(sel0[9]),
        .R(SR));
  FDRE Lat_ID2_Mask_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(ID2_Mask_Rd_En),
        .Q(sel0[1]),
        .R(SR));
  FDRE Lat_ID_Mask_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(ID_Mask_Rd_En),
        .Q(sel0[2]),
        .R(SR));
  FDRE Lat_Incr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Incr_Reg_Set_Rd_En),
        .Q(Lat_Incr_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_GIE_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Intr_Reg_GIE_Rd_En_reg_0),
        .Q(Lat_Intr_Reg_GIE_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_IER_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Intr_Reg_IER_Rd_En_reg_0),
        .Q(Lat_Intr_Reg_IER_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_ISR_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Intr_Reg_ISR_Rd_En_reg_0),
        .Q(Lat_Intr_Reg_ISR_Rd_En),
        .R(SR));
  FDRE Lat_Intr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Intr_Reg_Set_Rd_En),
        .Q(sel0[0]),
        .R(SR));
  FDRE Lat_Latency_ID2_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Latency_ID2_Rd_En),
        .Q(sel0[3]),
        .R(SR));
  FDRE Lat_Latency_ID_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Latency_ID_Rd_En),
        .Q(sel0[4]),
        .R(SR));
  FDRE Lat_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Cnt_Reg_Set_Rd_En),
        .Q(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Metric_Sel_Reg_0_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Sel_Reg_0_Rd_En),
        .Q(Lat_Metric_Sel_Reg_0_Rd_En),
        .R(SR));
  FDRE Lat_Rng_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Rng_Reg_Set_Rd_En),
        .Q(Lat_Rng_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Samp_Incr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Samp_Incr_Reg_Set_Rd_En),
        .Q(Lat_Samp_Incr_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Q(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .R(SR));
  FDRE Lat_Sample_Interval_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(p_25_in),
        .Q(sel0[8]),
        .R(SR));
  FDRE Lat_Sample_Reg_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .Q(Lat_Sample_Reg_Rd_En),
        .R(SR));
  FDRE Lat_Sel_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Sel_Reg_Set_Rd_En),
        .Q(sel0[7]),
        .R(SR));
  FDRE Lat_Status_Reg_FOC_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Status_Reg_FOC_Rd_En_reg_0),
        .Q(Lat_Status_Reg_FOC_Rd_En),
        .R(SR));
  FDRE Lat_Status_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Status_Reg_Set_Rd_En),
        .Q(sel0[6]),
        .R(SR));
  FDRE Lat_Status_Reg_WIF_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Lat_Status_Reg_WIF_Rd_En_reg_0),
        .Q(Lat_Status_Reg_WIF_Rd_En),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\Latency2_RID_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\Latency2_RID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\Latency2_RID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\Latency2_RID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\Latency2_RID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\Latency2_RID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\Latency2_RID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\Latency2_RID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\Latency2_RID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\Latency2_RID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\Latency2_RID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\Latency2_RID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\Latency2_RID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\Latency2_RID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\Latency2_RID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency2_RID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\Latency2_RID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\Latency2_WID_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\Latency2_WID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\Latency2_WID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\Latency2_WID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\Latency2_WID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\Latency2_WID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\Latency2_WID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\Latency2_WID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\Latency2_WID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\Latency2_WID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\Latency2_WID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\Latency2_WID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\Latency2_WID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\Latency2_WID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\Latency2_WID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency2_WID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency2_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\Latency2_WID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Latency_RID),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\Latency_RID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\Latency_RID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\Latency_RID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\Latency_RID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\Latency_RID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\Latency_RID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\Latency_RID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\Latency_RID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\Latency_RID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\Latency_RID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\Latency_RID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\Latency_RID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\Latency_RID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\Latency_RID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency_RID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\Latency_RID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(Latency_WID),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\Latency_WID_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\Latency_WID_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\Latency_WID_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\Latency_WID_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\Latency_WID_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\Latency_WID_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\Latency_WID_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\Latency_WID_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\Latency_WID_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\Latency_WID_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\Latency_WID_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\Latency_WID_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\Latency_WID_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\Latency_WID_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \Latency_WID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Latency_WID_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\Latency_WID_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE Metrics_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(Metrics_Cnt_En),
        .R(SR));
  FDRE Metrics_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[1]),
        .Q(Metrics_Cnt_Reset),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\RID_Mask2_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\RID_Mask2_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\RID_Mask2_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\RID_Mask2_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\RID_Mask2_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\RID_Mask2_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\RID_Mask2_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\RID_Mask2_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\RID_Mask2_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\RID_Mask2_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\RID_Mask2_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\RID_Mask2_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\RID_Mask2_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\RID_Mask2_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\RID_Mask2_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \RID_Mask2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\RID_Mask2_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[16]),
        .Q(RID_Mask),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\RID_Mask_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\RID_Mask_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\RID_Mask_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\RID_Mask_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\RID_Mask_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\RID_Mask_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\RID_Mask_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\RID_Mask_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\RID_Mask_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\RID_Mask_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\RID_Mask_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\RID_Mask_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\RID_Mask_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\RID_Mask_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \RID_Mask_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\RID_Mask_CDC_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h000C)) 
    Rd_Add_Issue_i_1
       (.I0(slot_1_axi_arready),
        .I1(slot_1_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg),
        .O(Rd_Add_Issue6_out));
  LUT4 #(
    .INIT(16'h000C)) 
    Rd_Add_Issue_i_1__0
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg_0),
        .O(Rd_Add_Issue6_out_8));
  FDRE Rd_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[7]),
        .Q(Rd_Lat_End),
        .R(SR));
  FDRE Rd_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[6]),
        .Q(Rd_Lat_Start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDFDFDFDFD5D5DFD)) 
    Rd_Latency_Fifo_Rd_En_i_2
       (.I0(En_Id_Based),
        .I1(rid_match_reg),
        .I2(Rd_Lat_Start),
        .I3(Latency_RID),
        .I4(slot_1_axi_rid),
        .I5(RID_Mask),
        .O(Rd_Latency_Fifo_Rd_En2));
  LUT6 #(
    .INIT(64'hFDFDFDFDFD5D5DFD)) 
    Rd_Latency_Fifo_Rd_En_i_2__0
       (.I0(En_Id_Based),
        .I1(rid_match_reg_20),
        .I2(Rd_Lat_Start),
        .I3(Latency_RID),
        .I4(slot_0_axi_rid),
        .I5(RID_Mask),
        .O(Rd_Latency_Fifo_Rd_En2_9));
  LUT6 #(
    .INIT(64'hB000BBBBB0000000)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1 
       (.I0(\GEN_SLOT1.metric_calc_inst1/id_matched_return05_out ),
        .I1(En_Id_Based),
        .I2(slot_1_axi_arready),
        .I3(slot_1_axi_arvalid),
        .I4(Rd_Lat_Start),
        .I5(\Rd_Latency_Fifo_Wr_Data_reg[32] ),
        .O(En_Id_Based_reg_0));
  LUT6 #(
    .INIT(64'hB000BBBBB0000000)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1__0 
       (.I0(\metric_calc_inst0/id_matched_return05_out ),
        .I1(En_Id_Based),
        .I2(slot_0_axi_arready),
        .I3(slot_0_axi_arvalid),
        .I4(Rd_Lat_Start),
        .I5(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .O(En_Id_Based_reg_1));
  LUT5 #(
    .INIT(32'hFFFF9A95)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_2 
       (.I0(Latency_RID),
        .I1(slot_1_axi_arid),
        .I2(Rd_Lat_Start),
        .I3(ARID_reg),
        .I4(RID_Mask),
        .O(\GEN_SLOT1.metric_calc_inst1/id_matched_return05_out ));
  LUT5 #(
    .INIT(32'hFFFF9A95)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_2__0 
       (.I0(Latency_RID),
        .I1(slot_0_axi_arid),
        .I2(Rd_Lat_Start),
        .I3(ARID_reg_21),
        .I4(RID_Mask),
        .O(\metric_calc_inst0/id_matched_return05_out ));
  FDSE Reset_On_Sample_Int_Lapse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Reset_On_Sample_Int_Lapse_reg_0),
        .Q(Reset_On_Sample_Int_Lapse_sync),
        .S(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [0]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [10]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [11]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [12]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [13]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [14]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[15]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [15]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [16]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[17]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [17]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[18]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [18]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[19]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [19]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [1]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[20]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [20]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[21]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [21]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[22]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [22]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[23]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [23]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[24]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [24]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[25]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [25]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[26]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [26]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[27]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [27]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[28]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [28]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[29]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [29]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [2]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[30]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [30]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[31]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [31]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [3]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [4]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [5]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [6]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [7]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [8]),
        .R(SR));
  FDRE \Sample_Interval_i_reg_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Sample_Interval_i_reg_CDC_reg[31]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\Sample_Interval_i_reg_CDC_reg[31]_0 [9]),
        .R(SR));
  FDRE Sample_Reg_Rd_First_reg
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(1'b1),
        .Q(Sample_Reg_Rd_First),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[0]),
        .Q(Sample_Time_Diff_Reg[0]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[10]),
        .Q(Sample_Time_Diff_Reg[10]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[11]),
        .Q(Sample_Time_Diff_Reg[11]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[12]),
        .Q(Sample_Time_Diff_Reg[12]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[13]),
        .Q(Sample_Time_Diff_Reg[13]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[14]),
        .Q(Sample_Time_Diff_Reg[14]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[15]),
        .Q(Sample_Time_Diff_Reg[15]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[16]),
        .Q(Sample_Time_Diff_Reg[16]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[17]),
        .Q(Sample_Time_Diff_Reg[17]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[18]),
        .Q(Sample_Time_Diff_Reg[18]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[19]),
        .Q(Sample_Time_Diff_Reg[19]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[1]),
        .Q(Sample_Time_Diff_Reg[1]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[20]),
        .Q(Sample_Time_Diff_Reg[20]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[21]),
        .Q(Sample_Time_Diff_Reg[21]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[22]),
        .Q(Sample_Time_Diff_Reg[22]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[23]),
        .Q(Sample_Time_Diff_Reg[23]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[24]),
        .Q(Sample_Time_Diff_Reg[24]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[25]),
        .Q(Sample_Time_Diff_Reg[25]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[26]),
        .Q(Sample_Time_Diff_Reg[26]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[27]),
        .Q(Sample_Time_Diff_Reg[27]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[28]),
        .Q(Sample_Time_Diff_Reg[28]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[29]),
        .Q(Sample_Time_Diff_Reg[29]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[2]),
        .Q(Sample_Time_Diff_Reg[2]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[30]),
        .Q(Sample_Time_Diff_Reg[30]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[31]),
        .Q(Sample_Time_Diff_Reg[31]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[3]),
        .Q(Sample_Time_Diff_Reg[3]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[4]),
        .Q(Sample_Time_Diff_Reg[4]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[5]),
        .Q(Sample_Time_Diff_Reg[5]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[6]),
        .Q(Sample_Time_Diff_Reg[6]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[7]),
        .Q(Sample_Time_Diff_Reg[7]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[8]),
        .Q(Sample_Time_Diff_Reg[8]),
        .R(SR));
  FDRE \Sample_Time_Diff_Reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(\Sample_Time_Diff_Reg_reg[31]_0 ),
        .D(Sample_Time_Diff[9]),
        .Q(Sample_Time_Diff_Reg[9]),
        .R(SR));
  FDRE Use_Ext_Trigger_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[2]),
        .Q(Use_Ext_Trigger),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\WID_Mask2_CDC_reg_n_0_[0] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\WID_Mask2_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\WID_Mask2_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\WID_Mask2_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\WID_Mask2_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\WID_Mask2_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\WID_Mask2_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\WID_Mask2_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\WID_Mask2_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\WID_Mask2_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\WID_Mask2_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\WID_Mask2_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\WID_Mask2_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\WID_Mask2_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\WID_Mask2_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \WID_Mask2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask2_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\WID_Mask2_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[0]),
        .Q(WID_Mask),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\WID_Mask_CDC_reg_n_0_[10] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\WID_Mask_CDC_reg_n_0_[11] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\WID_Mask_CDC_reg_n_0_[12] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\WID_Mask_CDC_reg_n_0_[13] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\WID_Mask_CDC_reg_n_0_[14] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\WID_Mask_CDC_reg_n_0_[15] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\WID_Mask_CDC_reg_n_0_[1] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\WID_Mask_CDC_reg_n_0_[2] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\WID_Mask_CDC_reg_n_0_[3] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\WID_Mask_CDC_reg_n_0_[4] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\WID_Mask_CDC_reg_n_0_[5] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\WID_Mask_CDC_reg_n_0_[6] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\WID_Mask_CDC_reg_n_0_[7] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\WID_Mask_CDC_reg_n_0_[8] ),
        .R(SR));
  FDRE \WID_Mask_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\WID_Mask_CDC_reg[15]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\WID_Mask_CDC_reg_n_0_[9] ),
        .R(SR));
  FDRE Wr_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[5]),
        .Q(Wr_Lat_End),
        .R(SR));
  FDRE Wr_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[4]),
        .Q(Wr_Lat_Start),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    awid_match_d1_i_1
       (.I0(Latency_WID),
        .I1(slot_1_axi_awid),
        .I2(WID_Mask),
        .O(id_matched_return07_out));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    awid_match_d1_i_1__0
       (.I0(Latency_WID),
        .I1(slot_0_axi_awid),
        .I2(WID_Mask),
        .O(id_matched_return07_out_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0 cdc_sync_inst1
       (.E(scndry_out_int_d1_reg),
        .SR(SR),
        .core_aclk(core_aclk),
        .out(out),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .s_axi_aclk(s_axi_aclk),
        .s_out_d4_reg_0(s_out_d4_reg),
        .s_out_d5_reg_0(s_out_d5_reg),
        .s_out_d7_reg_0(p_in_d1_cdc_from_reg_0),
        .s_out_re(s_out_re));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized0_5 cdc_sync_inst2
       (.D(sync_eventlog_cur_cnt),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[0] (cdc_sync_inst2_n_6),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[1] (cdc_sync_inst2_n_5),
        .\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR (\GEN_METRIC_RAM.Metric_ram_Out_Reg_CDCR ),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .Global_Intr_En(Global_Intr_En),
        .\IP2Bus_Data[0]_i_6_0 (Metrics_Cnt_En),
        .\IP2Bus_Data[0]_i_6_1 (Interval_Cnt_En),
        .\IP2Bus_Data[1]_i_6_0 (Interval_Cnt_Ld_sync),
        .\IP2Bus_Data[24]_i_4_0 (\IP2Bus_Data[31]_i_22_n_0 ),
        .\IP2Bus_Data_reg[12] (\IP2Bus_Data_reg[12]_0 ),
        .\IP2Bus_Data_reg[15] ({\Latency_WID_CDC_reg_n_0_[15] ,\Latency_WID_CDC_reg_n_0_[14] ,\Latency_WID_CDC_reg_n_0_[13] ,\Latency_WID_CDC_reg_n_0_[12] ,\Latency_WID_CDC_reg_n_0_[11] ,\Latency_WID_CDC_reg_n_0_[10] ,\Latency_WID_CDC_reg_n_0_[9] ,\Latency_WID_CDC_reg_n_0_[8] ,\Latency_WID_CDC_reg_n_0_[7] ,\Latency_WID_CDC_reg_n_0_[6] ,\Latency_WID_CDC_reg_n_0_[5] ,\Latency_WID_CDC_reg_n_0_[4] ,\Latency_WID_CDC_reg_n_0_[3] ,\Latency_WID_CDC_reg_n_0_[2] ,\Latency_WID_CDC_reg_n_0_[1] ,Latency_WID}),
        .\IP2Bus_Data_reg[15]_0 ({\Latency2_WID_CDC_reg_n_0_[15] ,\Latency2_WID_CDC_reg_n_0_[14] ,\Latency2_WID_CDC_reg_n_0_[13] ,\Latency2_WID_CDC_reg_n_0_[12] ,\Latency2_WID_CDC_reg_n_0_[11] ,\Latency2_WID_CDC_reg_n_0_[10] ,\Latency2_WID_CDC_reg_n_0_[9] ,\Latency2_WID_CDC_reg_n_0_[8] ,\Latency2_WID_CDC_reg_n_0_[7] ,\Latency2_WID_CDC_reg_n_0_[6] ,\Latency2_WID_CDC_reg_n_0_[5] ,\Latency2_WID_CDC_reg_n_0_[4] ,\Latency2_WID_CDC_reg_n_0_[3] ,\Latency2_WID_CDC_reg_n_0_[2] ,\Latency2_WID_CDC_reg_n_0_[1] ,\Latency2_WID_CDC_reg_n_0_[0] }),
        .\IP2Bus_Data_reg[15]_1 ({\WID_Mask_CDC_reg_n_0_[15] ,\WID_Mask_CDC_reg_n_0_[14] ,\WID_Mask_CDC_reg_n_0_[13] ,\WID_Mask_CDC_reg_n_0_[12] ,\WID_Mask_CDC_reg_n_0_[11] ,\WID_Mask_CDC_reg_n_0_[10] ,\WID_Mask_CDC_reg_n_0_[9] ,\WID_Mask_CDC_reg_n_0_[8] ,\WID_Mask_CDC_reg_n_0_[7] ,\WID_Mask_CDC_reg_n_0_[6] ,\WID_Mask_CDC_reg_n_0_[5] ,\WID_Mask_CDC_reg_n_0_[4] ,\WID_Mask_CDC_reg_n_0_[3] ,\WID_Mask_CDC_reg_n_0_[2] ,\WID_Mask_CDC_reg_n_0_[1] ,WID_Mask}),
        .\IP2Bus_Data_reg[15]_2 ({Metric_Sel_1[7:6],\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [2],Metric_Sel_1[4:3],\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [1],Metric_Sel_1[1],\GEN_METRIC_1.Metric_Sel_1_CDC_reg[5]_0 [0]}),
        .\IP2Bus_Data_reg[15]_3 ({\WID_Mask2_CDC_reg_n_0_[15] ,\WID_Mask2_CDC_reg_n_0_[14] ,\WID_Mask2_CDC_reg_n_0_[13] ,\WID_Mask2_CDC_reg_n_0_[12] ,\WID_Mask2_CDC_reg_n_0_[11] ,\WID_Mask2_CDC_reg_n_0_[10] ,\WID_Mask2_CDC_reg_n_0_[9] ,\WID_Mask2_CDC_reg_n_0_[8] ,\WID_Mask2_CDC_reg_n_0_[7] ,\WID_Mask2_CDC_reg_n_0_[6] ,\WID_Mask2_CDC_reg_n_0_[5] ,\WID_Mask2_CDC_reg_n_0_[4] ,\WID_Mask2_CDC_reg_n_0_[3] ,\WID_Mask2_CDC_reg_n_0_[2] ,\WID_Mask2_CDC_reg_n_0_[1] ,\WID_Mask2_CDC_reg_n_0_[0] }),
        .\IP2Bus_Data_reg[23] ({Metric_Sel_2[7:6],\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [2],Metric_Sel_2[4:3],\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [1],Metric_Sel_2[1],\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5]_0 [0]}),
        .\IP2Bus_Data_reg[2] (Use_Ext_Trigger),
        .\IP2Bus_Data_reg[31] (\Sample_Interval_i_reg_CDC_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_0 (Lat_Global_Clk_Cnt_LSB_CDCR),
        .\IP2Bus_Data_reg[31]_1 (Sample_Time_Diff_Reg),
        .\IP2Bus_Data_reg[31]_2 ({\RID_Mask_CDC_reg_n_0_[15] ,\RID_Mask_CDC_reg_n_0_[14] ,\RID_Mask_CDC_reg_n_0_[13] ,\RID_Mask_CDC_reg_n_0_[12] ,\RID_Mask_CDC_reg_n_0_[11] ,\RID_Mask_CDC_reg_n_0_[10] ,\RID_Mask_CDC_reg_n_0_[9] ,\RID_Mask_CDC_reg_n_0_[8] ,\RID_Mask_CDC_reg_n_0_[7] ,\RID_Mask_CDC_reg_n_0_[6] ,\RID_Mask_CDC_reg_n_0_[5] ,\RID_Mask_CDC_reg_n_0_[4] ,\RID_Mask_CDC_reg_n_0_[3] ,\RID_Mask_CDC_reg_n_0_[2] ,\RID_Mask_CDC_reg_n_0_[1] ,RID_Mask}),
        .\IP2Bus_Data_reg[31]_3 ({\Latency2_RID_CDC_reg_n_0_[15] ,\Latency2_RID_CDC_reg_n_0_[14] ,\Latency2_RID_CDC_reg_n_0_[13] ,\Latency2_RID_CDC_reg_n_0_[12] ,\Latency2_RID_CDC_reg_n_0_[11] ,\Latency2_RID_CDC_reg_n_0_[10] ,\Latency2_RID_CDC_reg_n_0_[9] ,\Latency2_RID_CDC_reg_n_0_[8] ,\Latency2_RID_CDC_reg_n_0_[7] ,\Latency2_RID_CDC_reg_n_0_[6] ,\Latency2_RID_CDC_reg_n_0_[5] ,\Latency2_RID_CDC_reg_n_0_[4] ,\Latency2_RID_CDC_reg_n_0_[3] ,\Latency2_RID_CDC_reg_n_0_[2] ,\Latency2_RID_CDC_reg_n_0_[1] ,\Latency2_RID_CDC_reg_n_0_[0] }),
        .\IP2Bus_Data_reg[31]_4 ({\Latency_RID_CDC_reg_n_0_[15] ,\Latency_RID_CDC_reg_n_0_[14] ,\Latency_RID_CDC_reg_n_0_[13] ,\Latency_RID_CDC_reg_n_0_[12] ,\Latency_RID_CDC_reg_n_0_[11] ,\Latency_RID_CDC_reg_n_0_[10] ,\Latency_RID_CDC_reg_n_0_[9] ,\Latency_RID_CDC_reg_n_0_[8] ,\Latency_RID_CDC_reg_n_0_[7] ,\Latency_RID_CDC_reg_n_0_[6] ,\Latency_RID_CDC_reg_n_0_[5] ,\Latency_RID_CDC_reg_n_0_[4] ,\Latency_RID_CDC_reg_n_0_[3] ,\Latency_RID_CDC_reg_n_0_[2] ,\Latency_RID_CDC_reg_n_0_[1] ,Latency_RID}),
        .\IP2Bus_Data_reg[31]_5 ({Range_Reg_0,\GEN_METRIC_0.Range_Reg_0_CDC_reg[15]_0 }),
        .\IP2Bus_Data_reg[31]_6 ({Range_Reg_1,Q}),
        .\IP2Bus_Data_reg[31]_7 ({\RID_Mask2_CDC_reg_n_0_[15] ,\RID_Mask2_CDC_reg_n_0_[14] ,\RID_Mask2_CDC_reg_n_0_[13] ,\RID_Mask2_CDC_reg_n_0_[12] ,\RID_Mask2_CDC_reg_n_0_[11] ,\RID_Mask2_CDC_reg_n_0_[10] ,\RID_Mask2_CDC_reg_n_0_[9] ,\RID_Mask2_CDC_reg_n_0_[8] ,\RID_Mask2_CDC_reg_n_0_[7] ,\RID_Mask2_CDC_reg_n_0_[6] ,\RID_Mask2_CDC_reg_n_0_[5] ,\RID_Mask2_CDC_reg_n_0_[4] ,\RID_Mask2_CDC_reg_n_0_[3] ,\RID_Mask2_CDC_reg_n_0_[2] ,\RID_Mask2_CDC_reg_n_0_[1] ,\RID_Mask2_CDC_reg_n_0_[0] }),
        .\IP2Bus_Data_reg[3] (En_Id_Based),
        .\IP2Bus_Data_reg[4] (Wr_Lat_Start),
        .\IP2Bus_Data_reg[6] (Rd_Lat_Start),
        .\IP2Bus_Data_reg[7] ({Metric_Sel_0[7:6],\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [2],Metric_Sel_0[4:3],\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [1],Metric_Sel_0[1],\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5]_0 [0]}),
        .Intr_Reg_ISR(Intr_Reg_ISR),
        .Lat_Addr_3downto0_is_0x4(Lat_Addr_3downto0_is_0x4),
        .Lat_Addr_3downto0_is_0x8(Lat_Addr_3downto0_is_0x8),
        .Lat_Addr_3downto0_is_0x8_reg(cdc_sync_inst2_n_36),
        .Lat_Addr_3downto0_is_0xC(Lat_Addr_3downto0_is_0xC),
        .Lat_Addr_7downto4_is_0x0(Lat_Addr_7downto4_is_0x0),
        .Lat_Addr_7downto4_is_0x1(Lat_Addr_7downto4_is_0x1),
        .Lat_Addr_7downto4_is_0x2(Lat_Addr_7downto4_is_0x2),
        .Lat_Enlog_Reg_Set_Rd_En(Lat_Enlog_Reg_Set_Rd_En),
        .Lat_Event_Log_Set_Rd_En(Lat_Event_Log_Set_Rd_En),
        .Lat_Global_Clk_Cnt_LSB_Rd_En(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .Lat_Global_Clk_Cnt_MSB_Rd_En(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .Lat_Global_Clk_Cnt_MSB_Rd_En_reg(cdc_sync_inst2_n_37),
        .Lat_Intr_Reg_GIE_Rd_En(Lat_Intr_Reg_GIE_Rd_En),
        .Lat_Intr_Reg_IER_Rd_En(Lat_Intr_Reg_IER_Rd_En),
        .Lat_Intr_Reg_ISR_Rd_En(Lat_Intr_Reg_ISR_Rd_En),
        .Lat_Metric_Sel_Reg_0_Rd_En(Lat_Metric_Sel_Reg_0_Rd_En),
        .Lat_Rng_Reg_Set_Rd_En(Lat_Rng_Reg_Set_Rd_En),
        .Lat_Status_Reg_FOC_Rd_En(Lat_Status_Reg_FOC_Rd_En),
        .Lat_Status_Reg_WIF_Rd_En(Lat_Status_Reg_WIF_Rd_En),
        .\Latency_WID_CDC_reg[8] (cdc_sync_inst2_n_4),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset),
        .Q({Range_Reg_2,\GEN_METRIC_2.Range_Reg_2_CDC_reg[15]_0 }),
        .Rd_Lat_End(Rd_Lat_End),
        .Reset_On_Sample_Int_Lapse_sync(Reset_On_Sample_Int_Lapse_sync),
        .SR(SR),
        .Wr_Lat_End(Wr_Lat_End),
        .core_aclk(core_aclk),
        .out(RValid),
        .p_1_in_0({p_1_in_0[31:9],p_1_in_0[7:2]}),
        .p_in_d1_cdc_from_reg0_15(p_in_d1_cdc_from_reg0_15),
        .p_in_d1_cdc_from_reg_0(p_in_d1_cdc_from_reg),
        .p_in_d1_cdc_from_reg_1(p_in_d1_cdc_from_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_out_d4_reg_0(s_out_d4_reg_0),
        .s_out_d5_reg_0(s_out_d5_reg_0),
        .s_out_re_16(s_out_re_16),
        .sel0(sel0));
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_i_3__1
       (.I0(Metrics_Cnt_En),
        .I1(Use_Ext_Trigger),
        .I2(Ext_Trig_Metric_en),
        .I3(Beat_fifo_Wr_en),
        .O(empty2__0));
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_i_3__12
       (.I0(Metrics_Cnt_En),
        .I1(Use_Ext_Trigger),
        .I2(Ext_Trig_Metric_en_17),
        .I3(Beat_fifo_Wr_en_18),
        .O(empty2__0_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized1 eventlog_fifo_rden
       (.D(sync_eventlog_cur_cnt),
        .SR(SR),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  LUT4 #(
    .INIT(16'hA200)) 
    mem_reg_0_31_0_0__0_i_2
       (.I0(Metrics_Cnt_En),
        .I1(Use_Ext_Trigger),
        .I2(Ext_Trig_Metric_en_17),
        .I3(\wptr_reg[0]_0 ),
        .O(F1_Wr_En_1));
  LUT4 #(
    .INIT(16'hA200)) 
    mem_reg_0_31_0_0_i_2
       (.I0(Metrics_Cnt_En),
        .I1(Use_Ext_Trigger),
        .I2(Ext_Trig_Metric_en),
        .I3(\wptr_reg[0] ),
        .O(F1_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    rid_match_reg_i_1
       (.I0(Latency_RID),
        .I1(slot_1_axi_rid),
        .I2(RID_Mask),
        .O(id_matched_return01_out));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    rid_match_reg_i_1__0
       (.I0(Latency_RID),
        .I1(slot_0_axi_rid),
        .I2(RID_Mask),
        .O(id_matched_return01_out_10));
  LUT3 #(
    .INIT(8'hBA)) 
    rvalid_i_1
       (.I0(E),
        .I1(s_axi_rready),
        .I2(rvalid_reg),
        .O(IP2Bus_DataValid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter sample_reg_counter_inst
       (.E(Sample_Reg_Rd_First),
        .Q(Sample_Time_Diff),
        .SR(SR),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1
       (.I0(slot_1_axi_awready),
        .I1(slot_1_axi_awvalid),
        .I2(Wr_Lat_Start),
        .I3(\wptr_reg[0] ),
        .O(wr_latency_start));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1__0
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .I2(Wr_Lat_Start),
        .I3(\wptr_reg[0]_0 ),
        .O(wr_latency_start_11));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_intl_cnt
   (Overflow,
    Sample_Interval_Cnt_Lapse,
    O,
    SR,
    \Count_Out_i_reg[0] ,
    core_aclk,
    \Count_Out_i_reg[32] ,
    Sample_Interval,
    Interval_Cnt_Ld_sync);
  output Overflow;
  output Sample_Interval_Cnt_Lapse;
  output [0:0]O;
  input [0:0]SR;
  input \Count_Out_i_reg[0] ;
  input core_aclk;
  input \Count_Out_i_reg[32] ;
  input [31:0]Sample_Interval;
  input Interval_Cnt_Ld_sync;

  wire \Count_Out_i_reg[0] ;
  wire \Count_Out_i_reg[32] ;
  wire Interval_Cnt_Ld_sync;
  wire [0:0]O;
  wire Overflow;
  wire [0:0]SR;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_counter_49 counter_inst
       (.Carry_Out_reg_0(Sample_Interval_Cnt_Lapse),
        .\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .\Count_Out_i_reg[32]_0 (Overflow),
        .\Count_Out_i_reg[32]_1 (\Count_Out_i_reg[32] ),
        .Interval_Cnt_Ld_sync(Interval_Cnt_Ld_sync),
        .O(O),
        .SR(SR),
        .Sample_Interval(Sample_Interval),
        .core_aclk(core_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_samp_metrics_data
   (Q,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 ,
    SR,
    E,
    D,
    core_aclk,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 );
  output [31:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input core_aclk;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;

  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [0]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [10]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [11]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [12]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [13]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [14]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [15]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [16]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [17]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [18]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [19]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [1]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [20]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [21]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [22]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [23]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [24]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [25]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [26]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [27]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [28]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [29]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [2]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [30]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [31]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [3]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [4]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [5]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [6]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [7]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [8]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_1 [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [0]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [10]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [11]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [12]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [13]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [14]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [15]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [16]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [17]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [18]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [19]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [1]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [20]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [21]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [22]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [23]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [24]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [25]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [26]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [27]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [28]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [29]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [2]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [30]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [31]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [3]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [4]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [5]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [6]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [7]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [8]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_1 [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [0]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [10]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [11]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [12]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [13]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [14]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [15]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [16]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [17]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [18]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [19]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [1]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [20]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [21]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [22]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [23]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [24]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [25]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [26]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [27]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [28]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [29]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [2]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [30]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [31]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [3]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [4]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [5]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [6]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [7]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [8]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_1 [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [0]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [10]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [11]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [12]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [13]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [14]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [15]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [16]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [17]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [18]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [19]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [1]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [20]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [21]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [22]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [23]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [24]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [25]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [26]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [27]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [28]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [29]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [2]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [30]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [31]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [3]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [4]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [5]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [6]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [7]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [8]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_1 [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [0]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [10]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [11]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [12]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [13]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [14]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [15]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [16]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [17]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [18]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [19]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [1]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [20]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [21]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [22]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [23]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [24]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [25]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [26]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [27]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [28]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [29]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [2]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [30]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [31]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [3]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [4]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [5]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [6]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [7]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [8]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_1 [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31]_0 [9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo
   (S,
    \dout_reg[7]_0 ,
    \num_rd_beats_reg[2] ,
    \dout_reg[6]_0 ,
    \dout_reg[1]_0 ,
    DI,
    \dout_reg[1]_1 ,
    \dout_reg[2]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[4]_1 ,
    \dout_reg[5]_1 ,
    \dout_reg[6]_1 ,
    \dout_reg[6]_2 ,
    \dout_reg[6]_3 ,
    \num_rd_beats_reg[6] ,
    \dout_reg[7]_1 ,
    \num_rd_beats_reg[8] ,
    \rptr_reg[4]_0 ,
    \wptr_reg[4]_0 ,
    E,
    slot_0_axi_rlast_0,
    \dout_reg[1]_2 ,
    \dout_reg[4]_2 ,
    \num_rd_beats_reg[7] ,
    Q,
    O,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ,
    CO,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    \dout_reg[7]_2 ,
    core_aclk,
    SR,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0 );
  output [3:0]S;
  output [7:0]\dout_reg[7]_0 ;
  output [3:0]\num_rd_beats_reg[2] ;
  output [0:0]\dout_reg[6]_0 ;
  output [3:0]\dout_reg[1]_0 ;
  output [3:0]DI;
  output [1:0]\dout_reg[1]_1 ;
  output [2:0]\dout_reg[2]_0 ;
  output [3:0]\dout_reg[4]_0 ;
  output [3:0]\dout_reg[5]_0 ;
  output [1:0]\dout_reg[4]_1 ;
  output [2:0]\dout_reg[5]_1 ;
  output [3:0]\dout_reg[6]_1 ;
  output [3:0]\dout_reg[6]_2 ;
  output [3:0]\dout_reg[6]_3 ;
  output [3:0]\num_rd_beats_reg[6] ;
  output \dout_reg[7]_1 ;
  output [0:0]\num_rd_beats_reg[8] ;
  output [4:0]\rptr_reg[4]_0 ;
  output [4:0]\wptr_reg[4]_0 ;
  output [0:0]E;
  output [0:0]slot_0_axi_rlast_0;
  output [1:0]\dout_reg[1]_2 ;
  output [1:0]\dout_reg[4]_2 ;
  output [0:0]\num_rd_beats_reg[7] ;
  input [8:0]Q;
  input [0:0]O;
  input [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  input [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 ;
  input [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  input [0:0]CO;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input slot_0_axi_rlast;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input [7:0]\dout_reg[7]_2 ;
  input core_aclk;
  input [0:0]SR;
  input [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 ;
  input [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0_n_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  wire [0:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire core_aclk;
  wire [3:0]\dout_reg[1]_0 ;
  wire [1:0]\dout_reg[1]_1 ;
  wire [1:0]\dout_reg[1]_2 ;
  wire [2:0]\dout_reg[2]_0 ;
  wire [3:0]\dout_reg[4]_0 ;
  wire [1:0]\dout_reg[4]_1 ;
  wire [1:0]\dout_reg[4]_2 ;
  wire [3:0]\dout_reg[5]_0 ;
  wire [2:0]\dout_reg[5]_1 ;
  wire [0:0]\dout_reg[6]_0 ;
  wire [3:0]\dout_reg[6]_1 ;
  wire [3:0]\dout_reg[6]_2 ;
  wire [3:0]\dout_reg[6]_3 ;
  wire [7:0]\dout_reg[7]_0 ;
  wire \dout_reg[7]_1 ;
  wire [7:0]\dout_reg[7]_2 ;
  wire [3:0]\num_rd_beats_reg[2] ;
  wire [3:0]\num_rd_beats_reg[6] ;
  wire [0:0]\num_rd_beats_reg[7] ;
  wire [0:0]\num_rd_beats_reg[8] ;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]\rptr_reg[4]_0 ;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_rlast;
  wire [0:0]slot_0_axi_rlast_0;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire [4:0]\wptr_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [2]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 [0]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0 
       (.I0(Q[1]),
        .I1(O),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I3(Q[2]),
        .I4(\dout_reg[7]_0 [6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17__0 
       (.I0(\dout_reg[7]_0 [4]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19__0 
       (.I0(\dout_reg[7]_0 [3]),
        .I1(Q[1]),
        .O(\dout_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20__0 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0_n_0 ),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [4]),
        .I4(Q[0]),
        .I5(\dout_reg[7]_0 [5]),
        .O(\num_rd_beats_reg[2] [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21__0 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [5]),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [4]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[2]),
        .O(\num_rd_beats_reg[2] [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22__0 
       (.I0(\dout_reg[7]_0 [3]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[0]),
        .O(\num_rd_beats_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23__0 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [3]),
        .O(\num_rd_beats_reg[2] [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[4]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[5]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[6]),
        .O(\dout_reg[5]_0 [3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[3]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[4]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[5]),
        .O(\dout_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[3]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[4]),
        .O(\dout_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[2]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[3]),
        .O(\dout_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_28__0 
       (.I0(\dout_reg[5]_0 [3]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0_n_0 ),
        .I4(Q[7]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_29__0 
       (.I0(\dout_reg[5]_0 [2]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0_n_0 ),
        .I4(Q[6]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2__0 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ),
        .O(\dout_reg[6]_2 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_30__0 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0_n_0 ),
        .I4(Q[5]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_31__0 
       (.I0(\dout_reg[5]_0 [0]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0_n_0 ),
        .I4(Q[4]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0 
       (.I0(Q[5]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0 
       (.I0(Q[4]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0 
       (.I0(Q[2]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3__0 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ),
        .I3(Q[1]),
        .I4(O),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\dout_reg[6]_2 [2]));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ),
        .I1(\dout_reg[7]_0 [6]),
        .I2(Q[2]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I4(O),
        .I5(Q[1]),
        .O(\dout_reg[6]_2 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [0]),
        .I2(Q[0]),
        .I3(\dout_reg[7]_0 [7]),
        .O(\dout_reg[6]_2 [0]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0 
       (.I0(\dout_reg[6]_2 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ),
        .O(\dout_reg[6]_1 [3]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7__0 
       (.I0(\dout_reg[6]_2 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ),
        .O(\dout_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0 ),
        .I1(Q[0]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [0]),
        .O(\dout_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0_n_0 ),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [6]),
        .I3(O),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\dout_reg[6]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0 
       (.I0(Q[7]),
        .I1(\dout_reg[7]_0 [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0 ),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 [2]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_0 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0_1 [1]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[8]),
        .O(\dout_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[6]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[7]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[8]),
        .O(\dout_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[5]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[6]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[7]),
        .O(\dout_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24__0 
       (.I0(\dout_reg[7]_0 [1]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [2]),
        .I3(Q[8]),
        .O(\dout_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26__0 
       (.I0(\dout_reg[2]_0 [0]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0 ),
        .I4(Q[8]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0 
       (.I0(Q[6]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .I2(Q[6]),
        .I3(\dout_reg[7]_0 [7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .I5(Q[5]),
        .O(\num_rd_beats_reg[6] [3]));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3__0 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .I3(Q[5]),
        .I4(\dout_reg[7]_0 [7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ),
        .O(\num_rd_beats_reg[6] [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4__0 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ),
        .O(\num_rd_beats_reg[6] [1]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5__0 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ),
        .O(\num_rd_beats_reg[6] [0]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6__0 
       (.I0(\num_rd_beats_reg[6] [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[8]),
        .I4(\dout_reg[7]_1 ),
        .O(\dout_reg[6]_3 [3]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7__0 
       (.I0(\num_rd_beats_reg[6] [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0 ),
        .O(\dout_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8__0 
       (.I0(\num_rd_beats_reg[6] [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ),
        .O(\dout_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0 
       (.I0(\num_rd_beats_reg[6] [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ),
        .O(\dout_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[6]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[7]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[8]),
        .O(\dout_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[5]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[6]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[7]),
        .O(\dout_reg[5]_1 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12__0 
       (.I0(\dout_reg[7]_0 [4]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [5]),
        .I3(Q[8]),
        .O(\dout_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14__0 
       (.I0(\dout_reg[5]_1 [0]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0 ),
        .I4(Q[8]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0 
       (.I0(Q[6]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0 ),
        .I1(CO),
        .I2(Q[7]),
        .I3(\dout_reg[7]_0 [7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .I5(Q[6]),
        .O(\num_rd_beats_reg[7] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4__0 
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[7]),
        .I3(\dout_reg[7]_0 [7]),
        .O(\num_rd_beats_reg[8] ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0 
       (.I0(Q[8]),
        .I1(\dout_reg[7]_0 [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__0 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .O(\dout_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9__0 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[8]),
        .O(\dout_reg[5]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2__0 
       (.I0(\dout_reg[7]_0 [1]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4__0 
       (.I0(\dout_reg[7]_0 [0]),
        .I1(Q[1]),
        .O(\dout_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5__0 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0 ),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [1]),
        .I4(Q[0]),
        .I5(\dout_reg[7]_0 [2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6__0 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [2]),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [1]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7__0 
       (.I0(\dout_reg[7]_0 [0]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8__0 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[3]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[4]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[2]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[3]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12__0 
       (.I0(DI[3]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0 ),
        .I4(Q[7]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13__0 
       (.I0(DI[2]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0 ),
        .I4(Q[6]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14__0 
       (.I0(DI[1]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0 ),
        .I4(Q[5]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15__0 
       (.I0(DI[0]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0 ),
        .I4(Q[4]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0 
       (.I0(Q[5]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0 
       (.I0(Q[4]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0 
       (.I0(Q[2]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4__0 
       (.I0(O),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[0]),
        .O(\dout_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[4]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[5]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9__0 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[3]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[4]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[5]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Read_buf_i_1__0
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rvalid),
        .I2(slot_0_axi_rready),
        .O(slot_0_axi_rlast_0));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [0]),
        .Q(\dout_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [1]),
        .Q(\dout_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [2]),
        .Q(\dout_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [3]),
        .Q(\dout_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [4]),
        .Q(\dout_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [5]),
        .Q(\dout_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [6]),
        .Q(\dout_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [7]),
        .Q(\dout_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_5__0_i_1__4
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__11 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__11 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__11 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__11 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__11 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(p_0_in[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(slot_0_axi_rlast_0),
        .D(p_0_in[0]),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(slot_0_axi_rlast_0),
        .D(p_0_in[1]),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(slot_0_axi_rlast_0),
        .D(p_0_in[2]),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(slot_0_axi_rlast_0),
        .D(p_0_in[3]),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(slot_0_axi_rlast_0),
        .D(p_0_in[4]),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__11 
       (.I0(\wptr_reg[4]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__11 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__11 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .I2(\wptr_reg[4]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__11 
       (.I0(\wptr_reg[4]_0 [1]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [2]),
        .I3(\wptr_reg[4]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__11 
       (.I0(\wptr_reg[4]_0 [2]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [1]),
        .I3(\wptr_reg[4]_0 [3]),
        .I4(\wptr_reg[4]_0 [4]),
        .O(p_0_in__0[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\wptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\wptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\wptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\wptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\wptr_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo_42
   (S,
    \dout_reg[7]_0 ,
    \num_rd_beats_reg[2] ,
    \dout_reg[6]_0 ,
    \dout_reg[1]_0 ,
    DI,
    \dout_reg[1]_1 ,
    \dout_reg[2]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[4]_1 ,
    \dout_reg[5]_1 ,
    \dout_reg[6]_1 ,
    \dout_reg[6]_2 ,
    \dout_reg[6]_3 ,
    \num_rd_beats_reg[6] ,
    \dout_reg[7]_1 ,
    \num_rd_beats_reg[8] ,
    \rptr_reg[4]_0 ,
    \wptr_reg[4]_0 ,
    E,
    slot_1_axi_rlast_0,
    \dout_reg[1]_2 ,
    \dout_reg[4]_2 ,
    \num_rd_beats_reg[7] ,
    Q,
    O,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ,
    CO,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    \dout_reg[7]_2 ,
    core_aclk,
    SR,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0 );
  output [3:0]S;
  output [7:0]\dout_reg[7]_0 ;
  output [3:0]\num_rd_beats_reg[2] ;
  output [0:0]\dout_reg[6]_0 ;
  output [3:0]\dout_reg[1]_0 ;
  output [3:0]DI;
  output [1:0]\dout_reg[1]_1 ;
  output [2:0]\dout_reg[2]_0 ;
  output [3:0]\dout_reg[4]_0 ;
  output [3:0]\dout_reg[5]_0 ;
  output [1:0]\dout_reg[4]_1 ;
  output [2:0]\dout_reg[5]_1 ;
  output [3:0]\dout_reg[6]_1 ;
  output [3:0]\dout_reg[6]_2 ;
  output [3:0]\dout_reg[6]_3 ;
  output [3:0]\num_rd_beats_reg[6] ;
  output \dout_reg[7]_1 ;
  output [0:0]\num_rd_beats_reg[8] ;
  output [4:0]\rptr_reg[4]_0 ;
  output [4:0]\wptr_reg[4]_0 ;
  output [0:0]E;
  output [0:0]slot_1_axi_rlast_0;
  output [1:0]\dout_reg[1]_2 ;
  output [1:0]\dout_reg[4]_2 ;
  output [0:0]\num_rd_beats_reg[7] ;
  input [8:0]Q;
  input [0:0]O;
  input [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  input [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 ;
  input [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  input [0:0]CO;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input slot_1_axi_rlast;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input [7:0]\dout_reg[7]_2 ;
  input core_aclk;
  input [0:0]SR;
  input [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 ;
  input [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36_n_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  wire [0:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire core_aclk;
  wire [3:0]\dout_reg[1]_0 ;
  wire [1:0]\dout_reg[1]_1 ;
  wire [1:0]\dout_reg[1]_2 ;
  wire [2:0]\dout_reg[2]_0 ;
  wire [3:0]\dout_reg[4]_0 ;
  wire [1:0]\dout_reg[4]_1 ;
  wire [1:0]\dout_reg[4]_2 ;
  wire [3:0]\dout_reg[5]_0 ;
  wire [2:0]\dout_reg[5]_1 ;
  wire [0:0]\dout_reg[6]_0 ;
  wire [3:0]\dout_reg[6]_1 ;
  wire [3:0]\dout_reg[6]_2 ;
  wire [3:0]\dout_reg[6]_3 ;
  wire [7:0]\dout_reg[7]_0 ;
  wire \dout_reg[7]_1 ;
  wire [7:0]\dout_reg[7]_2 ;
  wire [3:0]\num_rd_beats_reg[2] ;
  wire [3:0]\num_rd_beats_reg[6] ;
  wire [0:0]\num_rd_beats_reg[7] ;
  wire [0:0]\num_rd_beats_reg[8] ;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]\rptr_reg[4]_0 ;
  wire slot_1_axi_arready;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_rlast;
  wire [0:0]slot_1_axi_rlast_0;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire [4:0]\wptr_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [2]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 [0]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15 
       (.I0(Q[1]),
        .I1(O),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I3(Q[2]),
        .I4(\dout_reg[7]_0 [6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17 
       (.I0(\dout_reg[7]_0 [4]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19 
       (.I0(\dout_reg[7]_0 [3]),
        .I1(Q[1]),
        .O(\dout_reg[4]_2 [0]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ),
        .O(\dout_reg[6]_2 [3]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32_n_0 ),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [4]),
        .I4(Q[0]),
        .I5(\dout_reg[7]_0 [5]),
        .O(\num_rd_beats_reg[2] [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [5]),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [4]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[2]),
        .O(\num_rd_beats_reg[2] [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22 
       (.I0(\dout_reg[7]_0 [3]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[0]),
        .O(\num_rd_beats_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [3]),
        .O(\num_rd_beats_reg[2] [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[4]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[5]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[6]),
        .O(\dout_reg[5]_0 [3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[3]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[4]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[5]),
        .O(\dout_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[3]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[4]),
        .O(\dout_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[2]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[3]),
        .O(\dout_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_28 
       (.I0(\dout_reg[5]_0 [3]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33_n_0 ),
        .I4(Q[7]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_29 
       (.I0(\dout_reg[5]_0 [2]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34_n_0 ),
        .I4(Q[6]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ),
        .I3(Q[1]),
        .I4(O),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\dout_reg[6]_2 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_30 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35_n_0 ),
        .I4(Q[5]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_31 
       (.I0(\dout_reg[5]_0 [0]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36_n_0 ),
        .I4(Q[4]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33 
       (.I0(Q[5]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34 
       (.I0(Q[4]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36 
       (.I0(Q[2]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ),
        .I1(\dout_reg[7]_0 [6]),
        .I2(Q[2]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I4(O),
        .I5(Q[1]),
        .O(\dout_reg[6]_2 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [0]),
        .I2(Q[0]),
        .I3(\dout_reg[7]_0 [7]),
        .O(\dout_reg[6]_2 [0]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6 
       (.I0(\dout_reg[6]_2 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ),
        .O(\dout_reg[6]_1 [3]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7 
       (.I0(\dout_reg[6]_2 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ),
        .O(\dout_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ),
        .I1(Q[0]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [0]),
        .O(\dout_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [6]),
        .I3(O),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\dout_reg[6]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10 
       (.I0(Q[7]),
        .I1(\dout_reg[7]_0 [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0 ),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 [2]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_0 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_1 [1]),
        .I2(\dout_reg[7]_0 [7]),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .I2(Q[6]),
        .I3(\dout_reg[7]_0 [7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .I5(Q[5]),
        .O(\num_rd_beats_reg[6] [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[8]),
        .O(\dout_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[6]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[7]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[8]),
        .O(\dout_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[5]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[6]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[7]),
        .O(\dout_reg[2]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24 
       (.I0(\dout_reg[7]_0 [1]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [2]),
        .I3(Q[8]),
        .O(\dout_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26 
       (.I0(\dout_reg[2]_0 [0]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0 ),
        .I4(Q[8]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27 
       (.I0(Q[6]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]),
        .I3(Q[5]),
        .I4(\dout_reg[7]_0 [7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ),
        .O(\num_rd_beats_reg[6] [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ),
        .O(\num_rd_beats_reg[6] [1]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5 
       (.I0(\dout_reg[7]_0 [6]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ),
        .O(\num_rd_beats_reg[6] [0]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6 
       (.I0(\num_rd_beats_reg[6] [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[8]),
        .I4(\dout_reg[7]_1 ),
        .O(\dout_reg[6]_3 [3]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7 
       (.I0(\num_rd_beats_reg[6] [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0 ),
        .O(\dout_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8 
       (.I0(\num_rd_beats_reg[6] [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ),
        .O(\dout_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9 
       (.I0(\num_rd_beats_reg[6] [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ),
        .O(\dout_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[6]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[7]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[8]),
        .O(\dout_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[5]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[6]),
        .I4(\dout_reg[7]_0 [3]),
        .I5(Q[7]),
        .O(\dout_reg[5]_1 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12 
       (.I0(\dout_reg[7]_0 [4]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [5]),
        .I3(Q[8]),
        .O(\dout_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14 
       (.I0(\dout_reg[5]_1 [0]),
        .I1(\dout_reg[7]_0 [4]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0 ),
        .I4(Q[8]),
        .I5(\dout_reg[7]_0 [3]),
        .O(\dout_reg[4]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15 
       (.I0(Q[6]),
        .I1(\dout_reg[7]_0 [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ),
        .I1(CO),
        .I2(Q[7]),
        .I3(\dout_reg[7]_0 [7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .I5(Q[6]),
        .O(\num_rd_beats_reg[7] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4 
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[7]),
        .I3(\dout_reg[7]_0 [7]),
        .O(\num_rd_beats_reg[8] ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6 
       (.I0(Q[8]),
        .I1(\dout_reg[7]_0 [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8 
       (.I0(\dout_reg[7]_0 [7]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [2]),
        .O(\dout_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9 
       (.I0(\dout_reg[7]_0 [5]),
        .I1(Q[7]),
        .I2(\dout_reg[7]_0 [4]),
        .I3(Q[8]),
        .O(\dout_reg[5]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2 
       (.I0(\dout_reg[7]_0 [1]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4 
       (.I0(\dout_reg[7]_0 [0]),
        .I1(Q[1]),
        .O(\dout_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [1]),
        .I4(Q[0]),
        .I5(\dout_reg[7]_0 [2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [2]),
        .I2(Q[1]),
        .I3(\dout_reg[7]_0 [1]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7 
       (.I0(\dout_reg[7]_0 [0]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8 
       (.I0(Q[0]),
        .I1(\dout_reg[7]_0 [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[2]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[3]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[4]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[1]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[2]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[3]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12 
       (.I0(DI[3]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0 ),
        .I4(Q[7]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13 
       (.I0(DI[2]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0 ),
        .I4(Q[6]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14 
       (.I0(DI[1]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0 ),
        .I4(Q[5]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15 
       (.I0(DI[0]),
        .I1(\dout_reg[7]_0 [1]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0 ),
        .I4(Q[4]),
        .I5(\dout_reg[7]_0 [0]),
        .O(\dout_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16 
       (.I0(Q[5]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17 
       (.I0(Q[4]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18 
       (.I0(Q[3]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19 
       (.I0(Q[2]),
        .I1(\dout_reg[7]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4 
       (.I0(O),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I2(\dout_reg[7]_0 [6]),
        .I3(Q[0]),
        .O(\dout_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[4]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[5]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9 
       (.I0(\dout_reg[7]_0 [2]),
        .I1(Q[3]),
        .I2(\dout_reg[7]_0 [1]),
        .I3(Q[4]),
        .I4(\dout_reg[7]_0 [0]),
        .I5(Q[5]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Read_buf_i_1
       (.I0(slot_1_axi_rlast),
        .I1(slot_1_axi_rvalid),
        .I2(slot_1_axi_rready),
        .O(slot_1_axi_rlast_0));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [0]),
        .Q(\dout_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [1]),
        .Q(\dout_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [2]),
        .Q(\dout_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [3]),
        .Q(\dout_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [4]),
        .Q(\dout_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [5]),
        .Q(\dout_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [6]),
        .Q(\dout_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[7]_2 [7]),
        .Q(\dout_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_5_i_1__4
       (.I0(slot_1_axi_arready),
        .I1(slot_1_axi_arvalid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(p_0_in[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(slot_1_axi_rlast_0),
        .D(p_0_in[0]),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(slot_1_axi_rlast_0),
        .D(p_0_in[1]),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(slot_1_axi_rlast_0),
        .D(p_0_in[2]),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(slot_1_axi_rlast_0),
        .D(p_0_in[3]),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(slot_1_axi_rlast_0),
        .D(p_0_in[4]),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1 
       (.I0(\wptr_reg[4]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .I2(\wptr_reg[4]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1 
       (.I0(\wptr_reg[4]_0 [1]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [2]),
        .I3(\wptr_reg[4]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1 
       (.I0(\wptr_reg[4]_0 [2]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [1]),
        .I3(\wptr_reg[4]_0 [3]),
        .I4(\wptr_reg[4]_0 [4]),
        .O(p_0_in__0[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(\wptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(\wptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(\wptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(\wptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(\wptr_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0
   (FBC_Empty,
    FBC_Rd_Data,
    Q,
    \rptr_reg[4]_0 ,
    Write_Beat_Cnt_En,
    SR,
    core_aclk,
    dout0_10,
    FBC1_Empty,
    \wptr_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_14__0 ,
    E);
  output FBC_Empty;
  output FBC_Rd_Data;
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output [0:0]Write_Beat_Cnt_En;
  input [0:0]SR;
  input core_aclk;
  input dout0_10;
  input FBC1_Empty;
  input [0:0]\wptr_reg[0]_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_14__0 ;
  input [0:0]E;

  wire [0:0]E;
  wire FBC1_Empty;
  wire FBC_Empty;
  wire FBC_Rd_Data;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_14__0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]Write_Beat_Cnt_En;
  wire core_aclk;
  wire dout0_10;
  wire empty0;
  wire empty_i_2__11_n_0;
  wire empty_i_3__14_n_0;
  wire empty_i_4__10_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__7;
  wire \rptr[0]_i_1__12_n_0 ;
  wire \rptr[1]_i_1__12_n_0 ;
  wire \rptr[2]_i_1__12_n_0 ;
  wire \rptr[3]_i_1__12_n_0 ;
  wire \rptr[4]_i_1__12_n_0 ;
  wire \rptr[5]_i_1__11_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_28 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_14__0 ),
        .I1(FBC_Rd_Data),
        .O(Write_Beat_Cnt_En));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_10),
        .Q(FBC_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__14
       (.I0(empty_i_2__11_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__11_n_0 ),
        .I3(FBC1_Empty),
        .I4(\wptr_reg[0]_0 ),
        .I5(FBC_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__11
       (.I0(Q[3]),
        .I1(empty_i_3__14_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__10_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__14
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__10
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__10_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FBC_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__12 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__12 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__12 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__12 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__12 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__11 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__11_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__12_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__12_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__12_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__12_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__12_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__11_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__18 
       (.I0(Q[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__18 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__18 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__16 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__7[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_14
   (F1_Empty,
    F1_Rd_Data,
    Q,
    E,
    \rptr_reg[4]_0 ,
    SR,
    core_aclk,
    dout0_8,
    F2_Empty,
    \wptr_reg[5]_0 );
  output F1_Empty;
  output F1_Rd_Data;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[4]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_8;
  input F2_Empty;
  input [0:0]\wptr_reg[5]_0 ;

  wire [0:0]E;
  wire F1_Empty;
  wire F1_Rd_Data;
  wire F2_Empty;
  wire [4:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire dout0_8;
  wire empty0;
  wire empty_i_3__20_n_0;
  wire empty_i_4__20_n_0;
  wire empty_i_5__8_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__1;
  wire \rptr[0]_i_1__22_n_0 ;
  wire \rptr[1]_i_1__22_n_0 ;
  wire \rptr[2]_i_1__22_n_0 ;
  wire \rptr[3]_i_1__22_n_0 ;
  wire \rptr[4]_i_1__22_n_0 ;
  wire \rptr[5]_i_1__20_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    F12_Rd_Vld_i_1__0
       (.I0(F1_Empty),
        .I1(F2_Empty),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_8),
        .Q(F1_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_2__10
       (.I0(empty_i_3__20_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__20_n_0 ),
        .I3(F2_Empty),
        .I4(\wptr_reg[5]_0 ),
        .I5(F1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_3__20
       (.I0(Q[3]),
        .I1(empty_i_4__20_n_0),
        .I2(Q[4]),
        .I3(empty_i_5__8_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_3__20_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__20
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__8
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__8_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F1_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__22 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__22 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__22 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__22 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__22 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__20 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__20_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__22_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__22_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__22_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__22_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__22_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__20_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__12 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__12 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__10 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__1[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_15
   (F2_Empty,
    F2_Rd_Data,
    Q,
    E,
    \rptr_reg[4]_0 ,
    SR,
    core_aclk,
    dout0_9,
    F1_Empty,
    \wptr_reg[0]_0 ,
    slot_0_axi_wvalid,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    \wptr_reg[0]_1 ,
    \rptr_reg[5]_0 );
  output F2_Empty;
  output F2_Rd_Data;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[4]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_9;
  input F1_Empty;
  input \wptr_reg[0]_0 ;
  input slot_0_axi_wvalid;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input \wptr_reg[0]_1 ;
  input [0:0]\rptr_reg[5]_0 ;

  wire [0:0]E;
  wire F1_Empty;
  wire F2_Empty;
  wire F2_Rd_Data;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire dout0_9;
  wire empty0;
  wire empty_i_2__20_n_0;
  wire empty_i_3__19_n_0;
  wire empty_i_4__19_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__21_n_0 ;
  wire \rptr[1]_i_1__21_n_0 ;
  wire \rptr[2]_i_1__21_n_0 ;
  wire \rptr[3]_i_1__21_n_0 ;
  wire \rptr[4]_i_1__21_n_0 ;
  wire \rptr[5]_i_1__19_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\rptr_reg[5]_0 ;
  wire slot_0_axi_wvalid;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg[0]_1 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_9),
        .Q(F2_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__10
       (.I0(empty_i_2__20_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__19_n_0 ),
        .I3(F1_Empty),
        .I4(E),
        .I5(F2_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__20
       (.I0(Q[3]),
        .I1(empty_i_3__19_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__19_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__20_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__19
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__19
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__19_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F2_Empty),
        .S(SR));
  LUT5 #(
    .INIT(32'h40400040)) 
    mem_reg_0_31_0_0__0_i_1
       (.I0(\wptr_reg[0]_0 ),
        .I1(slot_0_axi_wvalid),
        .I2(Metrics_Cnt_En),
        .I3(Use_Ext_Trigger),
        .I4(\wptr_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__21 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__21 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__21 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__21 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__21 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__19 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__19_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[0]_i_1__21_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[1]_i_1__21_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[2]_i_1__21_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[3]_i_1__21_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[4]_i_1__21_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[5]_i_1__19_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__13 
       (.I0(Q[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__13 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__11 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_17
   (FWL1_Empty,
    empty2__0,
    E,
    SR,
    core_aclk,
    FWL_Empty,
    Last_fifo_Wr_en,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    empty_reg_0,
    \wptr_reg[0]_0 );
  output FWL1_Empty;
  output empty2__0;
  output [0:0]E;
  input [0:0]SR;
  input core_aclk;
  input FWL_Empty;
  input Last_fifo_Wr_en;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input empty_reg_0;
  input [0:0]\wptr_reg[0]_0 ;

  wire [0:0]E;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire Last_fifo_Wr_en;
  wire Metrics_Cnt_En;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__16_n_0;
  wire empty_i_4__15_n_0;
  wire empty_i_5__5_n_0;
  wire empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__8;
  wire \rptr[0]_i_1__17_n_0 ;
  wire \rptr[1]_i_1__17_n_0 ;
  wire \rptr[2]_i_1__17_n_0 ;
  wire \rptr[3]_i_1__17_n_0 ;
  wire \rptr[4]_i_1__17_n_0 ;
  wire \rptr[5]_i_1__16_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FWL_Rd_Vld_i_1__0
       (.I0(FWL1_Empty),
        .I1(FWL_Empty),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__19
       (.I0(empty_i_2__16_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__16_n_0 ),
        .I3(FWL_Empty),
        .I4(empty2__0),
        .I5(FWL1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__16
       (.I0(wptr_reg[3]),
        .I1(empty_i_4__15_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_5__5_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__16_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__13
       (.I0(Last_fifo_Wr_en),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(empty_reg_0),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__15
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_4__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__5
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_5__5_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FWL1_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__17 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__17 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__17 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__17 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__17 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__16 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__16_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__17_n_0 ),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__17_n_0 ),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__17_n_0 ),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__17_n_0 ),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__17_n_0 ),
        .Q(rptr_reg[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__16_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__19 
       (.I0(wptr_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__19 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__19 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__19 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__19 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__17 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__8[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[4]),
        .Q(wptr_reg[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_18
   (FSWI_Empty,
    FSWI_Rd_Data,
    Q,
    F1_Wr_Data_2,
    \rptr_reg[4]_0 ,
    SR,
    core_aclk,
    dout0_12,
    FSWI1_Empty,
    \wptr_reg[5]_0 ,
    awid_match_d1,
    En_Id_Based,
    E);
  output FSWI_Empty;
  output FSWI_Rd_Data;
  output [4:0]Q;
  output F1_Wr_Data_2;
  output [4:0]\rptr_reg[4]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_12;
  input FSWI1_Empty;
  input [0:0]\wptr_reg[5]_0 ;
  input awid_match_d1;
  input En_Id_Based;
  input [0:0]E;

  wire [0:0]E;
  wire En_Id_Based;
  wire F1_Wr_Data_2;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_Data;
  wire [4:0]Q;
  wire [0:0]SR;
  wire awid_match_d1;
  wire core_aclk;
  wire dout0_12;
  wire empty0;
  wire empty_i_2__13_n_0;
  wire empty_i_3__15_n_0;
  wire empty_i_4__12_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__11;
  wire \rptr[0]_i_1__14_n_0 ;
  wire \rptr[1]_i_1__14_n_0 ;
  wire \rptr[2]_i_1__14_n_0 ;
  wire \rptr[3]_i_1__14_n_0 ;
  wire \rptr[4]_i_1__14_n_0 ;
  wire \rptr[5]_i_1__13_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_12),
        .Q(FSWI_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__12
       (.I0(empty_i_2__13_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__13_n_0 ),
        .I3(FSWI1_Empty),
        .I4(\wptr_reg[5]_0 ),
        .I5(FSWI_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__13
       (.I0(Q[3]),
        .I1(empty_i_3__15_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__12_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__15
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__12
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__12_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FSWI_Empty),
        .S(SR));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_31_0_0__0_i_1__0
       (.I0(awid_match_d1),
        .I1(En_Id_Based),
        .O(F1_Wr_Data_2));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__14 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__14 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__14 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__14 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__14 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__13 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__13_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__14_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__14_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__14_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__14_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__14_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__13_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__22 
       (.I0(Q[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__22 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__22 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__22 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__22 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__20 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__11[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_19
   (FWL_Empty,
    Q,
    \rptr_reg[4]_0 ,
    FWL_Rd_Vld_reg,
    FWL_Rd_Vld_reg_0,
    FWL_Rd_Vld_reg_1,
    SR,
    core_aclk,
    dout0_11,
    FWL1_Empty,
    \wptr_reg[0]_0 ,
    FWL_Rd_Vld_1,
    \GEN_MUX_N_CNT.Add_in_Valid_i_6 ,
    FWL_Rd_Vld,
    FWL_Rd_Data,
    \GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ,
    E);
  output FWL_Empty;
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output FWL_Rd_Vld_reg;
  output FWL_Rd_Vld_reg_0;
  output FWL_Rd_Vld_reg_1;
  input [0:0]SR;
  input core_aclk;
  input dout0_11;
  input FWL1_Empty;
  input [0:0]\wptr_reg[0]_0 ;
  input FWL_Rd_Vld_1;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_6 ;
  input FWL_Rd_Vld;
  input FWL_Rd_Data;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_Data;
  wire FWL_Rd_Data_0;
  wire FWL_Rd_Vld;
  wire FWL_Rd_Vld_1;
  wire FWL_Rd_Vld_reg;
  wire FWL_Rd_Vld_reg_0;
  wire FWL_Rd_Vld_reg_1;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire dout0_11;
  wire empty0;
  wire empty_i_2__15_n_0;
  wire empty_i_3__17_n_0;
  wire empty_i_4__14_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__9;
  wire \rptr[0]_i_1__16_n_0 ;
  wire \rptr[1]_i_1__16_n_0 ;
  wire \rptr[2]_i_1__16_n_0 ;
  wire \rptr[3]_i_1__16_n_0 ;
  wire \rptr[4]_i_1__16_n_0 ;
  wire \rptr[5]_i_1__15_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_19 
       (.I0(FWL_Rd_Vld_1),
        .I1(FWL_Rd_Data_0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_6 ),
        .I3(FWL_Rd_Vld),
        .I4(FWL_Rd_Data),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_6_0 ),
        .O(FWL_Rd_Vld_reg));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_22 
       (.I0(FWL_Rd_Vld_1),
        .I1(FWL_Rd_Data_0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10 ),
        .I3(FWL_Rd_Vld),
        .I4(FWL_Rd_Data),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_10_0 ),
        .O(FWL_Rd_Vld_reg_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_22__0 
       (.I0(FWL_Rd_Vld_1),
        .I1(FWL_Rd_Data_0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__0 ),
        .I3(FWL_Rd_Vld),
        .I4(FWL_Rd_Data),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_0 ),
        .O(FWL_Rd_Vld_reg_1));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_11),
        .Q(FWL_Rd_Data_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__13
       (.I0(empty_i_2__15_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__15_n_0 ),
        .I3(FWL1_Empty),
        .I4(\wptr_reg[0]_0 ),
        .I5(FWL_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__15
       (.I0(Q[3]),
        .I1(empty_i_3__17_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__14_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__14
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__14_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FWL_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__16 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__16 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__16 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__16 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__16 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__15 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__15_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__16_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__16_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__16_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__16_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__16_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__15_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__20 
       (.I0(Q[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__20 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__20 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__20 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__20 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__18 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__9[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_34
   (FBC_Empty,
    FBC_Rd_Data,
    Q,
    \rptr_reg[4]_0 ,
    Write_Beat_Cnt_En,
    SR,
    core_aclk,
    dout0_5,
    FBC1_Empty,
    \wptr_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__1 ,
    E);
  output FBC_Empty;
  output FBC_Rd_Data;
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output [0:0]Write_Beat_Cnt_En;
  input [0:0]SR;
  input core_aclk;
  input dout0_5;
  input FBC1_Empty;
  input [0:0]\wptr_reg[0]_0 ;
  input \GEN_MUX_N_CNT.Add_in_Valid_i_12__1 ;
  input [0:0]E;

  wire [0:0]E;
  wire FBC1_Empty;
  wire FBC_Empty;
  wire FBC_Rd_Data;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_12__1 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]Write_Beat_Cnt_En;
  wire core_aclk;
  wire dout0_5;
  wire empty0;
  wire empty_i_2__0_n_0;
  wire empty_i_3__3_n_0;
  wire empty_i_4_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__7;
  wire \rptr[0]_i_1__0_n_0 ;
  wire \rptr[1]_i_1__0_n_0 ;
  wire \rptr[2]_i_1__0_n_0 ;
  wire \rptr[3]_i_1__0_n_0 ;
  wire \rptr[4]_i_1__0_n_0 ;
  wire \rptr[5]_i_1__0_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_25 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_12__1 ),
        .I1(FBC_Rd_Data),
        .O(Write_Beat_Cnt_En));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_5),
        .Q(FBC_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__3
       (.I0(empty_i_2__0_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__0_n_0 ),
        .I3(FBC1_Empty),
        .I4(\wptr_reg[0]_0 ),
        .I5(FBC_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__0
       (.I0(Q[3]),
        .I1(empty_i_3__3_n_0),
        .I2(Q[4]),
        .I3(empty_i_4_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FBC_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__0 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__0 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__0 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__0 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__0 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__0 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__0_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__0_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__0_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__0_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__0_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__0_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__6 
       (.I0(Q[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__5 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__7[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__7[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_35
   (F1_Empty,
    F1_Rd_Data,
    Q,
    E,
    \rptr_reg[4]_0 ,
    SR,
    core_aclk,
    dout0_3,
    F2_Empty,
    \wptr_reg[5]_0 );
  output F1_Empty;
  output F1_Rd_Data;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[4]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_3;
  input F2_Empty;
  input [0:0]\wptr_reg[5]_0 ;

  wire [0:0]E;
  wire F1_Empty;
  wire F1_Rd_Data;
  wire F2_Empty;
  wire [4:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire dout0_3;
  wire empty0;
  wire empty_i_3__9_n_0;
  wire empty_i_4__9_n_0;
  wire empty_i_5__3_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__1;
  wire \rptr[0]_i_1__10_n_0 ;
  wire \rptr[1]_i_1__10_n_0 ;
  wire \rptr[2]_i_1__10_n_0 ;
  wire \rptr[3]_i_1__10_n_0 ;
  wire \rptr[4]_i_1__10_n_0 ;
  wire \rptr[5]_i_1__9_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    F12_Rd_Vld_i_1
       (.I0(F1_Empty),
        .I1(F2_Empty),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_3),
        .Q(F1_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_2
       (.I0(empty_i_3__9_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__9_n_0 ),
        .I3(F2_Empty),
        .I4(\wptr_reg[5]_0 ),
        .I5(F1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_3__9
       (.I0(Q[3]),
        .I1(empty_i_4__9_n_0),
        .I2(Q[4]),
        .I3(empty_i_5__3_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__3
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F1_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__10 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__10 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__10 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__10 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__10 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__9 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__9_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__10_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__10_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__10_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__10_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__10_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__9_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__1[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__1[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_36
   (F2_Empty,
    F2_Rd_Data,
    Q,
    E,
    \rptr_reg[4]_0 ,
    SR,
    core_aclk,
    dout0_4,
    F1_Empty,
    \wptr_reg[0]_0 ,
    slot_1_axi_wvalid,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    \wptr_reg[0]_1 ,
    \rptr_reg[5]_0 );
  output F2_Empty;
  output F2_Rd_Data;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[4]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_4;
  input F1_Empty;
  input \wptr_reg[0]_0 ;
  input slot_1_axi_wvalid;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input \wptr_reg[0]_1 ;
  input [0:0]\rptr_reg[5]_0 ;

  wire [0:0]E;
  wire F1_Empty;
  wire F2_Empty;
  wire F2_Rd_Data;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire dout0_4;
  wire empty0;
  wire empty_i_2__9_n_0;
  wire empty_i_3__8_n_0;
  wire empty_i_4__8_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__9_n_0 ;
  wire \rptr[1]_i_1__9_n_0 ;
  wire \rptr[2]_i_1__9_n_0 ;
  wire \rptr[3]_i_1__9_n_0 ;
  wire \rptr[4]_i_1__9_n_0 ;
  wire \rptr[5]_i_1__8_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\rptr_reg[5]_0 ;
  wire slot_1_axi_wvalid;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg[0]_1 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_4),
        .Q(F2_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1
       (.I0(empty_i_2__9_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__8_n_0 ),
        .I3(F1_Empty),
        .I4(E),
        .I5(F2_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__9
       (.I0(Q[3]),
        .I1(empty_i_3__8_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__8_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__8
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__8_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F2_Empty),
        .S(SR));
  LUT5 #(
    .INIT(32'h40400040)) 
    mem_reg_0_31_0_0_i_1
       (.I0(\wptr_reg[0]_0 ),
        .I1(slot_1_axi_wvalid),
        .I2(Metrics_Cnt_En),
        .I3(Use_Ext_Trigger),
        .I4(\wptr_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__9 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__9 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__9 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__9 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__9 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__8 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__8_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[0]_i_1__9_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[1]_i_1__9_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[2]_i_1__9_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[3]_i_1__9_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[4]_i_1__9_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[5]_i_1__8_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__1 
       (.I0(Q[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_41
   (FWL1_Empty,
    empty2__0,
    E,
    SR,
    core_aclk,
    FWL_Empty,
    Last_fifo_Wr_en,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    empty_reg_0,
    \wptr_reg[0]_0 );
  output FWL1_Empty;
  output empty2__0;
  output [0:0]E;
  input [0:0]SR;
  input core_aclk;
  input FWL_Empty;
  input Last_fifo_Wr_en;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input empty_reg_0;
  input [0:0]\wptr_reg[0]_0 ;

  wire [0:0]E;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire Last_fifo_Wr_en;
  wire Metrics_Cnt_En;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__5_n_0;
  wire empty_i_4__4_n_0;
  wire empty_i_5__0_n_0;
  wire empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__8;
  wire \rptr[0]_i_1__5_n_0 ;
  wire \rptr[1]_i_1__5_n_0 ;
  wire \rptr[2]_i_1__5_n_0 ;
  wire \rptr[3]_i_1__5_n_0 ;
  wire \rptr[4]_i_1__5_n_0 ;
  wire \rptr[5]_i_1__5_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FWL_Rd_Vld_i_1
       (.I0(FWL1_Empty),
        .I1(FWL_Empty),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__8
       (.I0(empty_i_2__5_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__5_n_0 ),
        .I3(FWL_Empty),
        .I4(empty2__0),
        .I5(FWL1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__5
       (.I0(wptr_reg[3]),
        .I1(empty_i_4__4_n_0),
        .I2(wptr_reg[4]),
        .I3(empty_i_5__0_n_0),
        .I4(rptr_reg[3]),
        .I5(rptr_reg[4]),
        .O(empty_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__2
       (.I0(Last_fifo_Wr_en),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(empty_reg_0),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__4
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .I3(rptr_reg[0]),
        .I4(rptr_reg[1]),
        .I5(rptr_reg[2]),
        .O(empty_i_4__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__0
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .O(empty_i_5__0_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FWL1_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__5 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__5 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__5 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__5 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__5_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__5_n_0 ),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__5_n_0 ),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__5_n_0 ),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__5_n_0 ),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__5_n_0 ),
        .Q(rptr_reg[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__5_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__7 
       (.I0(wptr_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__7 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__7 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__7 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__7 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__6 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__8[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[4]),
        .Q(wptr_reg[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__8[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_43
   (FSWI_Empty,
    FSWI_Rd_Data,
    Q,
    F1_Wr_Data,
    \rptr_reg[4]_0 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ,
    SR,
    core_aclk,
    dout0_7,
    FSWI1_Empty,
    \wptr_reg[5]_0 ,
    awid_match_d1,
    En_Id_Based,
    Slv_Wr_Idle_Cnt_En,
    Metric_Sel_1,
    Write_Latency_En,
    \GEN_MUX_N_CNT.Add_in_Valid_i_17 ,
    Metric_Sel_2,
    Metric_Sel_0,
    E);
  output FSWI_Empty;
  output FSWI_Rd_Data;
  output [4:0]Q;
  output F1_Wr_Data;
  output [4:0]\rptr_reg[4]_0 ;
  output \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ;
  output \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ;
  output \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ;
  input [0:0]SR;
  input core_aclk;
  input dout0_7;
  input FSWI1_Empty;
  input [0:0]\wptr_reg[5]_0 ;
  input awid_match_d1;
  input En_Id_Based;
  input [1:0]Slv_Wr_Idle_Cnt_En;
  input [1:0]Metric_Sel_1;
  input [0:0]Write_Latency_En;
  input [0:0]\GEN_MUX_N_CNT.Add_in_Valid_i_17 ;
  input [1:0]Metric_Sel_2;
  input [1:0]Metric_Sel_0;
  input [0:0]E;

  wire [0:0]E;
  wire En_Id_Based;
  wire F1_Wr_Data;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_Data;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in_Valid_i_17 ;
  wire [1:0]Metric_Sel_0;
  wire [1:0]Metric_Sel_1;
  wire [1:0]Metric_Sel_2;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [1:0]Slv_Wr_Idle_Cnt_En;
  wire [0:0]Write_Latency_En;
  wire awid_match_d1;
  wire core_aclk;
  wire dout0_7;
  wire empty0;
  wire empty_i_2__2_n_0;
  wire empty_i_3__4_n_0;
  wire empty_i_4__1_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__11;
  wire \rptr[0]_i_1__2_n_0 ;
  wire \rptr[1]_i_1__2_n_0 ;
  wire \rptr[2]_i_1__2_n_0 ;
  wire \rptr[3]_i_1__2_n_0 ;
  wire \rptr[4]_i_1__2_n_0 ;
  wire \rptr[5]_i_1__2_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_16 
       (.I0(Slv_Wr_Idle_Cnt_En[1]),
        .I1(Slv_Wr_Idle_Cnt_En[0]),
        .I2(Metric_Sel_2[0]),
        .I3(Write_Latency_En),
        .I4(Metric_Sel_2[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_17 ),
        .O(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_16__0 
       (.I0(Slv_Wr_Idle_Cnt_En[1]),
        .I1(Slv_Wr_Idle_Cnt_En[0]),
        .I2(Metric_Sel_0[0]),
        .I3(Write_Latency_En),
        .I4(Metric_Sel_0[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_17 ),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_26 
       (.I0(Slv_Wr_Idle_Cnt_En[1]),
        .I1(Slv_Wr_Idle_Cnt_En[0]),
        .I2(Metric_Sel_1[0]),
        .I3(Write_Latency_En),
        .I4(Metric_Sel_1[1]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_17 ),
        .O(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_7),
        .Q(FSWI_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__1
       (.I0(empty_i_2__2_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__2_n_0 ),
        .I3(FSWI1_Empty),
        .I4(\wptr_reg[5]_0 ),
        .I5(FSWI_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__2
       (.I0(Q[3]),
        .I1(empty_i_3__4_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__1_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__1
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__1_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FSWI_Empty),
        .S(SR));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_31_0_0_i_1__0
       (.I0(awid_match_d1),
        .I1(En_Id_Based),
        .O(F1_Wr_Data));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__2 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__2 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__2 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__2 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__2 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__2 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__2_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__2_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__2_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__2_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__2_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__2_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__10 
       (.I0(Q[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__10 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__9 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__11[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__11[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized0_44
   (FWL_Empty,
    FWL_Rd_Data,
    Q,
    \rptr_reg[4]_0 ,
    SR,
    core_aclk,
    dout0_6,
    FWL1_Empty,
    \wptr_reg[0]_0 ,
    E);
  output FWL_Empty;
  output FWL_Rd_Data;
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_6;
  input FWL1_Empty;
  input [0:0]\wptr_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_Data;
  wire [4:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire dout0_6;
  wire empty0;
  wire empty_i_2__4_n_0;
  wire empty_i_3__6_n_0;
  wire empty_i_4__3_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__9;
  wire \rptr[0]_i_1__4_n_0 ;
  wire \rptr[1]_i_1__4_n_0 ;
  wire \rptr[2]_i_1__4_n_0 ;
  wire \rptr[3]_i_1__4_n_0 ;
  wire \rptr[4]_i_1__4_n_0 ;
  wire \rptr[5]_i_1__4_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_6),
        .Q(FWL_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000082)) 
    empty_i_1__2
       (.I0(empty_i_2__4_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__4_n_0 ),
        .I3(FWL1_Empty),
        .I4(\wptr_reg[0]_0 ),
        .I5(FWL_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__4
       (.I0(Q[3]),
        .I1(empty_i_3__6_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__3_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__3
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FWL_Empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__4 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__4 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__4 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__4 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__4 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__4 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__4_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__4_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__4_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__4_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__4_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__4_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__4_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__8 
       (.I0(Q[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__7 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__9[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__9[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1
   (F3_Empty,
    E,
    Q,
    empty_reg_0,
    \rptr_reg[4]_0 ,
    D,
    SR,
    core_aclk,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    out,
    F4_Empty,
    \dout_reg[32]_0 ,
    \Wr_Lat_Cnt_Diff_reg_reg[3] );
  output F3_Empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]empty_reg_0;
  output [4:0]\rptr_reg[4]_0 ;
  output [31:0]D;
  input [0:0]SR;
  input core_aclk;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input out;
  input F4_Empty;
  input [32:0]\dout_reg[32]_0 ;
  input [32:0]\Wr_Lat_Cnt_Diff_reg_reg[3] ;

  wire [31:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire [32:0]F3_Rd_Data;
  wire F4_Empty;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_6__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_7__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_8__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3 ;
  wire [32:0]\Wr_Lat_Cnt_Diff_reg_reg[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3 ;
  wire core_aclk;
  wire [32:0]\dout_reg[32]_0 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__19_n_0;
  wire empty_i_4__18_n_0;
  wire empty_i_5__7_n_0;
  wire [0:0]empty_reg_0;
  wire out;
  wire p_0_in;
  wire [5:0]p_0_in__3;
  wire \rptr[0]_i_1__20_n_0 ;
  wire \rptr[1]_i_1__20_n_0 ;
  wire \rptr[2]_i_1__20_n_0 ;
  wire \rptr[3]_i_1__20_n_0 ;
  wire \rptr[4]_i_1__20_n_0 ;
  wire \rptr[5]_i_1__18_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1__0
       (.I0(F3_Empty),
        .I1(F4_Empty),
        .O(empty_reg_0));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_6__0 
       (.I0(F3_Rd_Data[11]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_7__0 
       (.I0(F3_Rd_Data[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_8__0 
       (.I0(F3_Rd_Data[9]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_9__0 
       (.I0(F3_Rd_Data[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6__0 
       (.I0(F3_Rd_Data[15]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7__0 
       (.I0(F3_Rd_Data[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8__0 
       (.I0(F3_Rd_Data[13]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9__0 
       (.I0(F3_Rd_Data[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_6__0 
       (.I0(F3_Rd_Data[19]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_7__0 
       (.I0(F3_Rd_Data[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_8__0 
       (.I0(F3_Rd_Data[17]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_9__0 
       (.I0(F3_Rd_Data[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6__0 
       (.I0(F3_Rd_Data[23]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7__0 
       (.I0(F3_Rd_Data[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8__0 
       (.I0(F3_Rd_Data[21]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9__0 
       (.I0(F3_Rd_Data[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_6__0 
       (.I0(F3_Rd_Data[27]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_7__0 
       (.I0(F3_Rd_Data[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_8__0 
       (.I0(F3_Rd_Data[25]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_9__0 
       (.I0(F3_Rd_Data[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11__0 
       (.I0(F3_Rd_Data[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [31]),
        .I3(F3_Rd_Data[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12__0 
       (.I0(F3_Rd_Data[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .I3(F3_Rd_Data[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13__0 
       (.I0(F3_Rd_Data[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .I3(F3_Rd_Data[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14__0 
       (.I0(F3_Rd_Data[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .I3(F3_Rd_Data[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15__0 
       (.I0(F3_Rd_Data[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .I2(F3_Rd_Data[31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16__0 
       (.I0(F3_Rd_Data[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .I2(F3_Rd_Data[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_17__0 
       (.I0(F3_Rd_Data[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .I2(F3_Rd_Data[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_18__0 
       (.I0(F3_Rd_Data[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .I2(F3_Rd_Data[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20__0 
       (.I0(F3_Rd_Data[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .I3(F3_Rd_Data[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21__0 
       (.I0(F3_Rd_Data[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .I3(F3_Rd_Data[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22__0 
       (.I0(F3_Rd_Data[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .I3(F3_Rd_Data[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23__0 
       (.I0(F3_Rd_Data[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .I3(F3_Rd_Data[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24__0 
       (.I0(F3_Rd_Data[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .I2(F3_Rd_Data[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25__0 
       (.I0(F3_Rd_Data[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .I2(F3_Rd_Data[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26__0 
       (.I0(F3_Rd_Data[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .I2(F3_Rd_Data[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27__0 
       (.I0(F3_Rd_Data[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .I2(F3_Rd_Data[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29__0 
       (.I0(F3_Rd_Data[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .I3(F3_Rd_Data[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30__0 
       (.I0(F3_Rd_Data[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .I3(F3_Rd_Data[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31__0 
       (.I0(F3_Rd_Data[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .I3(F3_Rd_Data[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32__0 
       (.I0(F3_Rd_Data[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .I3(F3_Rd_Data[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33__0 
       (.I0(F3_Rd_Data[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .I2(F3_Rd_Data[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34__0 
       (.I0(F3_Rd_Data[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .I2(F3_Rd_Data[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35__0 
       (.I0(F3_Rd_Data[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .I2(F3_Rd_Data[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36__0 
       (.I0(F3_Rd_Data[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .I2(F3_Rd_Data[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37__0 
       (.I0(F3_Rd_Data[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .I3(F3_Rd_Data[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38__0 
       (.I0(F3_Rd_Data[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .I3(F3_Rd_Data[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39__0 
       (.I0(F3_Rd_Data[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .I3(F3_Rd_Data[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40__0 
       (.I0(F3_Rd_Data[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .I3(F3_Rd_Data[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41__0 
       (.I0(F3_Rd_Data[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .I2(F3_Rd_Data[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42__0 
       (.I0(F3_Rd_Data[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .I2(F3_Rd_Data[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43__0 
       (.I0(F3_Rd_Data[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .I2(F3_Rd_Data[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44__0 
       (.I0(F3_Rd_Data[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .I2(F3_Rd_Data[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5__0 
       (.I0(F3_Rd_Data[31]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6__0 
       (.I0(F3_Rd_Data[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7__0 
       (.I0(F3_Rd_Data[29]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8__0 
       (.I0(F3_Rd_Data[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_6__0 
       (.I0(F3_Rd_Data[3]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_7__0 
       (.I0(F3_Rd_Data[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_8__0 
       (.I0(F3_Rd_Data[1]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_9__0 
       (.I0(F3_Rd_Data[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5__0 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6__0 
       (.I0(F3_Rd_Data[7]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7__0 
       (.I0(F3_Rd_Data[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8__0 
       (.I0(F3_Rd_Data[5]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9__0 
       (.I0(F3_Rd_Data[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_9__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0 }),
        .O(D[11:8]),
        .S({\Wr_Lat_Cnt_Diff_reg[11]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0 }),
        .O(D[15:12]),
        .S({\Wr_Lat_Cnt_Diff_reg[15]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0 }),
        .O(D[19:16]),
        .S({\Wr_Lat_Cnt_Diff_reg[19]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0 }),
        .O(D[23:20]),
        .S({\Wr_Lat_Cnt_Diff_reg[23]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0 }),
        .O(D[27:24]),
        .S({\Wr_Lat_Cnt_Diff_reg[27]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_9__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0 }),
        .O(D[31:28]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_5__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_8__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0 }),
        .O(D[3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[3]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_9__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0 }),
        .O(D[7:4]),
        .S({\Wr_Lat_Cnt_Diff_reg[7]_i_6__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_7__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_8__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_9__0_n_0 }));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [0]),
        .Q(F3_Rd_Data[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [10]),
        .Q(F3_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [11]),
        .Q(F3_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [12]),
        .Q(F3_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [13]),
        .Q(F3_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [14]),
        .Q(F3_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [15]),
        .Q(F3_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [16]),
        .Q(F3_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [17]),
        .Q(F3_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [18]),
        .Q(F3_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [19]),
        .Q(F3_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [1]),
        .Q(F3_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [20]),
        .Q(F3_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [21]),
        .Q(F3_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [22]),
        .Q(F3_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [23]),
        .Q(F3_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [24]),
        .Q(F3_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [25]),
        .Q(F3_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [26]),
        .Q(F3_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [27]),
        .Q(F3_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [28]),
        .Q(F3_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [29]),
        .Q(F3_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [2]),
        .Q(F3_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [30]),
        .Q(F3_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [31]),
        .Q(F3_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [32]),
        .Q(F3_Rd_Data[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [3]),
        .Q(F3_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [4]),
        .Q(F3_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [5]),
        .Q(F3_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [6]),
        .Q(F3_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [7]),
        .Q(F3_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [8]),
        .Q(F3_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_0 [9]),
        .Q(F3_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__15
       (.I0(empty_i_2__19_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__18_n_0 ),
        .I3(F4_Empty),
        .I4(empty2__0),
        .I5(F3_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__19
       (.I0(Q[3]),
        .I1(empty_i_4__18_n_0),
        .I2(Q[4]),
        .I3(empty_i_5__7_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__19_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__10
       (.I0(out),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(\wptr_reg[5]_0 ),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__18
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__7
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__7_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F3_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5__0_i_1__0
       (.I0(\wptr_reg[5]_0 ),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__20 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__20 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__20 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__20 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__20 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__18 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__18_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__20_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__20_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__20_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__20_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__20_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__18_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__14 
       (.I0(Q[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__14 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__12 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_16
   (F4_Empty,
    E,
    Q,
    \rptr_reg[4]_0 ,
    \dout_reg[32]_0 ,
    SR,
    core_aclk,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    out,
    F3_Empty,
    \dout_reg[32]_1 ,
    \rptr_reg[5]_0 );
  output F4_Empty;
  output [0:0]E;
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output [32:0]\dout_reg[32]_0 ;
  input [0:0]SR;
  input core_aclk;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input out;
  input F3_Empty;
  input [32:0]\dout_reg[32]_1 ;
  input [0:0]\rptr_reg[5]_0 ;

  wire [0:0]E;
  wire F3_Empty;
  wire F4_Empty;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire [32:0]\dout_reg[32]_0 ;
  wire [32:0]\dout_reg[32]_1 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__18_n_0;
  wire empty_i_4__17_n_0;
  wire empty_i_5__6_n_0;
  wire out;
  wire p_0_in;
  wire [5:0]p_0_in__4;
  wire \rptr[0]_i_1__19_n_0 ;
  wire \rptr[1]_i_1__19_n_0 ;
  wire \rptr[2]_i_1__19_n_0 ;
  wire \rptr[3]_i_1__19_n_0 ;
  wire \rptr[4]_i_1__19_n_0 ;
  wire \rptr[5]_i_1__17_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\rptr_reg[5]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [0]),
        .Q(\dout_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [10]),
        .Q(\dout_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [11]),
        .Q(\dout_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [12]),
        .Q(\dout_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [13]),
        .Q(\dout_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [14]),
        .Q(\dout_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [15]),
        .Q(\dout_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [16]),
        .Q(\dout_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [17]),
        .Q(\dout_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [18]),
        .Q(\dout_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [19]),
        .Q(\dout_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [1]),
        .Q(\dout_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [20]),
        .Q(\dout_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [21]),
        .Q(\dout_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [22]),
        .Q(\dout_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [23]),
        .Q(\dout_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [24]),
        .Q(\dout_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [25]),
        .Q(\dout_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [26]),
        .Q(\dout_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [27]),
        .Q(\dout_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [28]),
        .Q(\dout_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [29]),
        .Q(\dout_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [2]),
        .Q(\dout_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [30]),
        .Q(\dout_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [31]),
        .Q(\dout_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [32]),
        .Q(\dout_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [3]),
        .Q(\dout_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [4]),
        .Q(\dout_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [5]),
        .Q(\dout_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [6]),
        .Q(\dout_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [7]),
        .Q(\dout_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [8]),
        .Q(\dout_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [9]),
        .Q(\dout_reg[32]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__16
       (.I0(empty_i_2__18_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__17_n_0 ),
        .I3(F3_Empty),
        .I4(empty2__0),
        .I5(F4_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__18
       (.I0(Q[3]),
        .I1(empty_i_4__17_n_0),
        .I2(Q[4]),
        .I3(empty_i_5__6_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__18_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__11
       (.I0(out),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(\wptr_reg[5]_0 ),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__6
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__6_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F4_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5__0_i_1__1
       (.I0(\wptr_reg[5]_0 ),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__19 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__19 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__19 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__19 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__19 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__17 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__17_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[0]_i_1__19_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[1]_i_1__19_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[2]_i_1__19_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[3]_i_1__19_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[4]_i_1__19_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[5]_i_1__17_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__15 
       (.I0(Q[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__15 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__15 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__15 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__15 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__13 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_20
   (Q,
    \rptr_reg[4]_0 ,
    E,
    full_reg_0,
    rst_int_n_reg,
    Read_Latency_One,
    Read_Latency_One_D10,
    \dout_reg[32]_0 ,
    SR,
    core_aclk,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    Metrics_Cnt_En_Int,
    Rd_Latency_Fifo_Wr_En,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    \wptr_reg[0]_0 ,
    rst_int_n,
    Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Rd_En2,
    rd_latency_end,
    En_Id_Based,
    rid_match_reg,
    Rd_Lat_Start,
    id_matched_return01_out,
    Read_Latency_One_D1_reg,
    \dout_reg[32]_1 );
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output [0:0]E;
  output full_reg_0;
  output rst_int_n_reg;
  output Read_Latency_One;
  output Read_Latency_One_D10;
  output [32:0]\dout_reg[32]_0 ;
  input [0:0]SR;
  input core_aclk;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input Metrics_Cnt_En_Int;
  input Rd_Latency_Fifo_Wr_En;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input \wptr_reg[0]_0 ;
  input rst_int_n;
  input [0:0]Rd_Latency_Fifo_Wr_En_reg;
  input Rd_Latency_Fifo_Rd_En2;
  input rd_latency_end;
  input En_Id_Based;
  input rid_match_reg;
  input Rd_Lat_Start;
  input id_matched_return01_out;
  input Read_Latency_One_D1_reg;
  input [32:0]\dout_reg[32]_1 ;

  wire [0:0]E;
  wire En_Id_Based;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire [4:0]Q;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Full;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Wr_En;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D10;
  wire Read_Latency_One_D1_reg;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire [32:0]\dout_reg[32]_0 ;
  wire [32:0]\dout_reg[32]_1 ;
  wire empty0;
  wire empty_i_2__17_n_0;
  wire empty_i_3__18_n_0;
  wire empty_i_4__16_n_0;
  wire full0;
  wire full_i_2__0_n_0;
  wire full_i_3__0_n_0;
  wire full_i_4__0_n_0;
  wire full_reg_0;
  wire id_matched_return01_out;
  wire p_0_in;
  wire [5:0]p_0_in__5;
  wire rd_latency_end;
  wire rid_match_reg;
  wire \rptr[0]_i_1__18_n_0 ;
  wire \rptr[1]_i_1__18_n_0 ;
  wire \rptr[2]_i_1__18_n_0 ;
  wire \rptr[3]_i_1__18_n_0 ;
  wire \rptr[4]_i_1__18_n_0 ;
  wire \rptr[5]_i_2__0_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire rst_int_n;
  wire rst_int_n_reg;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    Rd_Latency_Fifo_Rd_En_i_1__0
       (.I0(Rd_Latency_Fifo_Rd_En2),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Empty),
        .I3(rd_latency_end),
        .O(rst_int_n_reg));
  LUT3 #(
    .INIT(8'h40)) 
    Rd_Latency_Fifo_Wr_En_i_1__0
       (.I0(Rd_Latency_Fifo_Full),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Wr_En_reg),
        .O(full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1__0
       (.I0(Read_Latency_One_D1_reg),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One_D10));
  LUT6 #(
    .INIT(64'hAAA222A200000000)) 
    Read_Latency_One_i_1__0
       (.I0(Rd_Latency_Fifo_Empty),
        .I1(En_Id_Based),
        .I2(rid_match_reg),
        .I3(Rd_Lat_Start),
        .I4(id_matched_return01_out),
        .I5(rd_latency_end),
        .O(Read_Latency_One));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [0]),
        .Q(\dout_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [10]),
        .Q(\dout_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [11]),
        .Q(\dout_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [12]),
        .Q(\dout_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [13]),
        .Q(\dout_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [14]),
        .Q(\dout_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [15]),
        .Q(\dout_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [16]),
        .Q(\dout_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [17]),
        .Q(\dout_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [18]),
        .Q(\dout_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [19]),
        .Q(\dout_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [1]),
        .Q(\dout_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [20]),
        .Q(\dout_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [21]),
        .Q(\dout_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [22]),
        .Q(\dout_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [23]),
        .Q(\dout_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [24]),
        .Q(\dout_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [25]),
        .Q(\dout_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [26]),
        .Q(\dout_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [27]),
        .Q(\dout_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [28]),
        .Q(\dout_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [29]),
        .Q(\dout_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [2]),
        .Q(\dout_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [30]),
        .Q(\dout_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [31]),
        .Q(\dout_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [32]),
        .Q(\dout_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [3]),
        .Q(\dout_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [4]),
        .Q(\dout_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [5]),
        .Q(\dout_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [6]),
        .Q(\dout_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [7]),
        .Q(\dout_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [8]),
        .Q(\dout_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [9]),
        .Q(\dout_reg[32]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00008200)) 
    empty_i_1__11
       (.I0(empty_i_2__17_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_2__0_n_0 ),
        .I3(Rd_Latency_Fifo_Rd_En_out),
        .I4(E),
        .I5(Rd_Latency_Fifo_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__17
       (.I0(Q[3]),
        .I1(empty_i_3__18_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__16_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__17_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__18
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__16
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__16_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(Rd_Latency_Fifo_Empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h000000000000ABBA)) 
    full_i_1__0
       (.I0(Rd_Latency_Fifo_Full),
        .I1(full_i_2__0_n_0),
        .I2(p_0_in__5[5]),
        .I3(p_0_in),
        .I4(Read_Latency_One_D1),
        .I5(Rd_Latency_Fifo_Rd_En),
        .O(full0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF9FFF)) 
    full_i_2__0
       (.I0(Q[0]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(Metrics_Cnt_En_Int),
        .I3(Rd_Latency_Fifo_Wr_En),
        .I4(full_i_3__0_n_0),
        .I5(full_i_4__0_n_0),
        .O(full_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hD696BFFFBFFFD696)) 
    full_i_3__0
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\rptr_reg[4]_0 [3]),
        .O(full_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8778FFFFFFFF8778)) 
    full_i_4__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(p_0_in__5[4]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(full_i_4__0_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full0),
        .Q(Rd_Latency_Fifo_Full),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    mem_reg_0_31_0_5__0_i_1
       (.I0(Rd_Latency_Fifo_Wr_En),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(\wptr_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__18 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__18 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__18 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__18 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__18 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1__10 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2__0 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_2__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__18_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__18_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__18_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__18_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__18_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2__0_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__16 
       (.I0(Q[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__16 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__16 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__16 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__14 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__5[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_37
   (F3_Empty,
    E,
    Q,
    empty_reg_0,
    \rptr_reg[4]_0 ,
    D,
    SR,
    core_aclk,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    out,
    F4_Empty,
    dout0,
    \Wr_Lat_Cnt_Diff_reg_reg[3] );
  output F3_Empty;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]empty_reg_0;
  output [4:0]\rptr_reg[4]_0 ;
  output [31:0]D;
  input [0:0]SR;
  input core_aclk;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input out;
  input F4_Empty;
  input [32:0]dout0;
  input [32:0]\Wr_Lat_Cnt_Diff_reg_reg[3] ;

  wire [31:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire [32:0]F3_Rd_Data;
  wire F4_Empty;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3 ;
  wire [32:0]\Wr_Lat_Cnt_Diff_reg_reg[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 ;
  wire core_aclk;
  wire [32:0]dout0;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__8_n_0;
  wire empty_i_4__7_n_0;
  wire empty_i_5__2_n_0;
  wire [0:0]empty_reg_0;
  wire out;
  wire p_0_in;
  wire [5:0]p_0_in__3;
  wire \rptr[0]_i_1__8_n_0 ;
  wire \rptr[1]_i_1__8_n_0 ;
  wire \rptr[2]_i_1__8_n_0 ;
  wire \rptr[3]_i_1__8_n_0 ;
  wire \rptr[4]_i_1__8_n_0 ;
  wire \rptr[5]_i_1__7_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1
       (.I0(F3_Empty),
        .I1(F4_Empty),
        .O(empty_reg_0));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_6 
       (.I0(F3_Rd_Data[11]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_7 
       (.I0(F3_Rd_Data[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_8 
       (.I0(F3_Rd_Data[9]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_9 
       (.I0(F3_Rd_Data[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6 
       (.I0(F3_Rd_Data[15]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7 
       (.I0(F3_Rd_Data[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8 
       (.I0(F3_Rd_Data[13]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9 
       (.I0(F3_Rd_Data[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_6 
       (.I0(F3_Rd_Data[19]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_7 
       (.I0(F3_Rd_Data[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_8 
       (.I0(F3_Rd_Data[17]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_9 
       (.I0(F3_Rd_Data[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6 
       (.I0(F3_Rd_Data[23]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7 
       (.I0(F3_Rd_Data[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8 
       (.I0(F3_Rd_Data[21]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9 
       (.I0(F3_Rd_Data[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_6 
       (.I0(F3_Rd_Data[27]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_7 
       (.I0(F3_Rd_Data[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_8 
       (.I0(F3_Rd_Data[25]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_9 
       (.I0(F3_Rd_Data[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11 
       (.I0(F3_Rd_Data[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [31]),
        .I3(F3_Rd_Data[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12 
       (.I0(F3_Rd_Data[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .I3(F3_Rd_Data[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13 
       (.I0(F3_Rd_Data[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .I3(F3_Rd_Data[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14 
       (.I0(F3_Rd_Data[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .I3(F3_Rd_Data[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15 
       (.I0(F3_Rd_Data[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .I2(F3_Rd_Data[31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16 
       (.I0(F3_Rd_Data[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .I2(F3_Rd_Data[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_17 
       (.I0(F3_Rd_Data[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [26]),
        .I2(F3_Rd_Data[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_18 
       (.I0(F3_Rd_Data[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [24]),
        .I2(F3_Rd_Data[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20 
       (.I0(F3_Rd_Data[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .I3(F3_Rd_Data[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21 
       (.I0(F3_Rd_Data[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .I3(F3_Rd_Data[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22 
       (.I0(F3_Rd_Data[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .I3(F3_Rd_Data[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23 
       (.I0(F3_Rd_Data[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .I3(F3_Rd_Data[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24 
       (.I0(F3_Rd_Data[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [22]),
        .I2(F3_Rd_Data[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25 
       (.I0(F3_Rd_Data[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [20]),
        .I2(F3_Rd_Data[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26 
       (.I0(F3_Rd_Data[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [18]),
        .I2(F3_Rd_Data[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27 
       (.I0(F3_Rd_Data[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [16]),
        .I2(F3_Rd_Data[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29 
       (.I0(F3_Rd_Data[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .I3(F3_Rd_Data[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30 
       (.I0(F3_Rd_Data[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .I3(F3_Rd_Data[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31 
       (.I0(F3_Rd_Data[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .I3(F3_Rd_Data[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32 
       (.I0(F3_Rd_Data[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .I3(F3_Rd_Data[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33 
       (.I0(F3_Rd_Data[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [14]),
        .I2(F3_Rd_Data[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34 
       (.I0(F3_Rd_Data[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [12]),
        .I2(F3_Rd_Data[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35 
       (.I0(F3_Rd_Data[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [10]),
        .I2(F3_Rd_Data[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36 
       (.I0(F3_Rd_Data[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [8]),
        .I2(F3_Rd_Data[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37 
       (.I0(F3_Rd_Data[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .I3(F3_Rd_Data[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38 
       (.I0(F3_Rd_Data[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .I3(F3_Rd_Data[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39 
       (.I0(F3_Rd_Data[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .I3(F3_Rd_Data[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40 
       (.I0(F3_Rd_Data[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .I3(F3_Rd_Data[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41 
       (.I0(F3_Rd_Data[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .I2(F3_Rd_Data[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42 
       (.I0(F3_Rd_Data[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .I2(F3_Rd_Data[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43 
       (.I0(F3_Rd_Data[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .I2(F3_Rd_Data[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44 
       (.I0(F3_Rd_Data[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .I2(F3_Rd_Data[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5 
       (.I0(F3_Rd_Data[31]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6 
       (.I0(F3_Rd_Data[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7 
       (.I0(F3_Rd_Data[29]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8 
       (.I0(F3_Rd_Data[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_6 
       (.I0(F3_Rd_Data[3]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_7 
       (.I0(F3_Rd_Data[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_8 
       (.I0(F3_Rd_Data[1]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_9 
       (.I0(F3_Rd_Data[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5 
       (.I0(F3_Rd_Data[32]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I2(F3_Rd_Data[4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6 
       (.I0(F3_Rd_Data[7]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7 
       (.I0(F3_Rd_Data[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8 
       (.I0(F3_Rd_Data[5]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A5A5)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9 
       (.I0(F3_Rd_Data[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[3] [4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[3] [32]),
        .I4(F3_Rd_Data[32]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0 }),
        .O(D[11:8]),
        .S({\Wr_Lat_Cnt_Diff_reg[11]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 }),
        .O(D[15:12]),
        .S({\Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0 }),
        .O(D[19:16]),
        .S({\Wr_Lat_Cnt_Diff_reg[19]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 }),
        .O(D[23:20]),
        .S({\Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0 }),
        .O(D[27:24]),
        .S({\Wr_Lat_Cnt_Diff_reg[27]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 }),
        .O(D[31:28]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[3]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 }));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(F3_Rd_Data[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(F3_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(F3_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(F3_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(F3_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(F3_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(F3_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(F3_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(F3_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(F3_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(F3_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(F3_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(F3_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(F3_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(F3_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(F3_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(F3_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(F3_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(F3_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(F3_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(F3_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(F3_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(F3_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(F3_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(F3_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(F3_Rd_Data[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(F3_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(F3_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(F3_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(F3_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(F3_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(F3_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(F3_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__4
       (.I0(empty_i_2__8_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__7_n_0 ),
        .I3(F4_Empty),
        .I4(empty2__0),
        .I5(F3_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__8
       (.I0(Q[3]),
        .I1(empty_i_4__7_n_0),
        .I2(Q[4]),
        .I3(empty_i_5__2_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__8_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3
       (.I0(out),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(\wptr_reg[5]_0 ),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__2
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__2_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F3_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5_i_1__0
       (.I0(\wptr_reg[5]_0 ),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__8 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__8 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__8 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__8 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__8 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__7 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__7_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__8_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__8_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__8_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__8_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__8_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__7_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__2 
       (.I0(Q[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_38
   (F4_Empty,
    E,
    Q,
    \rptr_reg[4]_0 ,
    \dout_reg[32]_0 ,
    SR,
    core_aclk,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    out,
    F3_Empty,
    \dout_reg[32]_1 ,
    \rptr_reg[5]_0 );
  output F4_Empty;
  output [0:0]E;
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output [32:0]\dout_reg[32]_0 ;
  input [0:0]SR;
  input core_aclk;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input out;
  input F3_Empty;
  input [32:0]\dout_reg[32]_1 ;
  input [0:0]\rptr_reg[5]_0 ;

  wire [0:0]E;
  wire F3_Empty;
  wire F4_Empty;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire [32:0]\dout_reg[32]_0 ;
  wire [32:0]\dout_reg[32]_1 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__7_n_0;
  wire empty_i_4__6_n_0;
  wire empty_i_5__1_n_0;
  wire out;
  wire p_0_in;
  wire [5:0]p_0_in__4;
  wire \rptr[0]_i_1__7_n_0 ;
  wire \rptr[1]_i_1__7_n_0 ;
  wire \rptr[2]_i_1__7_n_0 ;
  wire \rptr[3]_i_1__7_n_0 ;
  wire \rptr[4]_i_1__7_n_0 ;
  wire \rptr[5]_i_1__6_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [0:0]\rptr_reg[5]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [0]),
        .Q(\dout_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [10]),
        .Q(\dout_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [11]),
        .Q(\dout_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [12]),
        .Q(\dout_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [13]),
        .Q(\dout_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [14]),
        .Q(\dout_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [15]),
        .Q(\dout_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [16]),
        .Q(\dout_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [17]),
        .Q(\dout_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [18]),
        .Q(\dout_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [19]),
        .Q(\dout_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [1]),
        .Q(\dout_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [20]),
        .Q(\dout_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [21]),
        .Q(\dout_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [22]),
        .Q(\dout_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [23]),
        .Q(\dout_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [24]),
        .Q(\dout_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [25]),
        .Q(\dout_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [26]),
        .Q(\dout_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [27]),
        .Q(\dout_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [28]),
        .Q(\dout_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [29]),
        .Q(\dout_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [2]),
        .Q(\dout_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [30]),
        .Q(\dout_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [31]),
        .Q(\dout_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [32]),
        .Q(\dout_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [3]),
        .Q(\dout_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [4]),
        .Q(\dout_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [5]),
        .Q(\dout_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [6]),
        .Q(\dout_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [7]),
        .Q(\dout_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [8]),
        .Q(\dout_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [9]),
        .Q(\dout_reg[32]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__5
       (.I0(empty_i_2__7_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__6_n_0 ),
        .I3(F3_Empty),
        .I4(empty2__0),
        .I5(F4_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__7
       (.I0(Q[3]),
        .I1(empty_i_4__6_n_0),
        .I2(Q[4]),
        .I3(empty_i_5__1_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h77F7)) 
    empty_i_3__0
       (.I0(out),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(\wptr_reg[5]_0 ),
        .O(empty2__0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__1
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__1_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(F4_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5_i_1__1
       (.I0(\wptr_reg[5]_0 ),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__7 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__7 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__7 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__7 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__7 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__6 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__6_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[0]_i_1__7_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[1]_i_1__7_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[2]_i_1__7_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[3]_i_1__7_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[4]_i_1__7_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(\rptr_reg[5]_0 ),
        .D(\rptr[5]_i_1__6_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__3 
       (.I0(Q[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized1_47
   (Q,
    \rptr_reg[4]_0 ,
    E,
    full_reg_0,
    rst_int_n_reg,
    Read_Latency_One,
    Read_Latency_One_D10,
    \dout_reg[32]_0 ,
    SR,
    core_aclk,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    Metrics_Cnt_En_Int,
    Rd_Latency_Fifo_Wr_En,
    Metrics_Cnt_En,
    Use_Ext_Trigger,
    \wptr_reg[0]_0 ,
    rst_int_n,
    Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Rd_En2,
    rd_latency_end,
    En_Id_Based,
    rid_match_reg,
    Rd_Lat_Start,
    id_matched_return01_out,
    Read_Latency_One_D1_reg,
    \dout_reg[32]_1 );
  output [4:0]Q;
  output [4:0]\rptr_reg[4]_0 ;
  output [0:0]E;
  output full_reg_0;
  output rst_int_n_reg;
  output Read_Latency_One;
  output Read_Latency_One_D10;
  output [32:0]\dout_reg[32]_0 ;
  input [0:0]SR;
  input core_aclk;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input Metrics_Cnt_En_Int;
  input Rd_Latency_Fifo_Wr_En;
  input Metrics_Cnt_En;
  input Use_Ext_Trigger;
  input \wptr_reg[0]_0 ;
  input rst_int_n;
  input [0:0]Rd_Latency_Fifo_Wr_En_reg;
  input Rd_Latency_Fifo_Rd_En2;
  input rd_latency_end;
  input En_Id_Based;
  input rid_match_reg;
  input Rd_Lat_Start;
  input id_matched_return01_out;
  input Read_Latency_One_D1_reg;
  input [32:0]\dout_reg[32]_1 ;

  wire [0:0]E;
  wire En_Id_Based;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire [4:0]Q;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Full;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En2;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Wr_En;
  wire [0:0]Rd_Latency_Fifo_Wr_En_reg;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D10;
  wire Read_Latency_One_D1_reg;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire [32:0]\dout_reg[32]_0 ;
  wire [32:0]\dout_reg[32]_1 ;
  wire empty0;
  wire empty_i_2__6_n_0;
  wire empty_i_3__7_n_0;
  wire empty_i_4__5_n_0;
  wire full0;
  wire full_i_2_n_0;
  wire full_i_3_n_0;
  wire full_i_4_n_0;
  wire full_reg_0;
  wire id_matched_return01_out;
  wire p_0_in;
  wire [5:0]p_0_in__5;
  wire rd_latency_end;
  wire rid_match_reg;
  wire \rptr[0]_i_1__6_n_0 ;
  wire \rptr[1]_i_1__6_n_0 ;
  wire \rptr[2]_i_1__6_n_0 ;
  wire \rptr[3]_i_1__6_n_0 ;
  wire \rptr[4]_i_1__6_n_0 ;
  wire \rptr[5]_i_2_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire rst_int_n;
  wire rst_int_n_reg;
  wire \wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    Rd_Latency_Fifo_Rd_En_i_1
       (.I0(Rd_Latency_Fifo_Rd_En2),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Empty),
        .I3(rd_latency_end),
        .O(rst_int_n_reg));
  LUT3 #(
    .INIT(8'h40)) 
    Rd_Latency_Fifo_Wr_En_i_1
       (.I0(Rd_Latency_Fifo_Full),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Wr_En_reg),
        .O(full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1
       (.I0(Read_Latency_One_D1_reg),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One_D10));
  LUT6 #(
    .INIT(64'hAAA222A200000000)) 
    Read_Latency_One_i_1
       (.I0(Rd_Latency_Fifo_Empty),
        .I1(En_Id_Based),
        .I2(rid_match_reg),
        .I3(Rd_Lat_Start),
        .I4(id_matched_return01_out),
        .I5(rd_latency_end),
        .O(Read_Latency_One));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [0]),
        .Q(\dout_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [10]),
        .Q(\dout_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [11]),
        .Q(\dout_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [12]),
        .Q(\dout_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [13]),
        .Q(\dout_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [14]),
        .Q(\dout_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [15]),
        .Q(\dout_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [16]),
        .Q(\dout_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [17]),
        .Q(\dout_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [18]),
        .Q(\dout_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [19]),
        .Q(\dout_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [1]),
        .Q(\dout_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [20]),
        .Q(\dout_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [21]),
        .Q(\dout_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [22]),
        .Q(\dout_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [23]),
        .Q(\dout_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [24]),
        .Q(\dout_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [25]),
        .Q(\dout_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [26]),
        .Q(\dout_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [27]),
        .Q(\dout_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [28]),
        .Q(\dout_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [29]),
        .Q(\dout_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [2]),
        .Q(\dout_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [30]),
        .Q(\dout_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [31]),
        .Q(\dout_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [32]),
        .Q(\dout_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [3]),
        .Q(\dout_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [4]),
        .Q(\dout_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [5]),
        .Q(\dout_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [6]),
        .Q(\dout_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [7]),
        .Q(\dout_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [8]),
        .Q(\dout_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[32]_1 [9]),
        .Q(\dout_reg[32]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00008200)) 
    empty_i_1__0
       (.I0(empty_i_2__6_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_2_n_0 ),
        .I3(Rd_Latency_Fifo_Rd_En_out),
        .I4(E),
        .I5(Rd_Latency_Fifo_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__6
       (.I0(Q[3]),
        .I1(empty_i_3__7_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__5_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__5
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__5_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(Rd_Latency_Fifo_Empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h000000000000ABBA)) 
    full_i_1
       (.I0(Rd_Latency_Fifo_Full),
        .I1(full_i_2_n_0),
        .I2(p_0_in__5[5]),
        .I3(p_0_in),
        .I4(Read_Latency_One_D1),
        .I5(Rd_Latency_Fifo_Rd_En),
        .O(full0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF9FFF)) 
    full_i_2
       (.I0(Q[0]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(Metrics_Cnt_En_Int),
        .I3(Rd_Latency_Fifo_Wr_En),
        .I4(full_i_3_n_0),
        .I5(full_i_4_n_0),
        .O(full_i_2_n_0));
  LUT6 #(
    .INIT(64'hD696BFFFBFFFD696)) 
    full_i_3
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\rptr_reg[4]_0 [3]),
        .O(full_i_3_n_0));
  LUT6 #(
    .INIT(64'h8778FFFFFFFF8778)) 
    full_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(p_0_in__5[4]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(full_i_4_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full0),
        .Q(Rd_Latency_Fifo_Full),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    mem_reg_0_31_0_5_i_1
       (.I0(Rd_Latency_Fifo_Wr_En),
        .I1(Metrics_Cnt_En),
        .I2(Use_Ext_Trigger),
        .I3(\wptr_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__6 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__6 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__6 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__6 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__6 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__6_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__6_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__6_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__6_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__6_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__4 
       (.I0(Q[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__5[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2
   (FBC1_Empty,
    FBC_Rd_Vld_reg,
    FBC_Rd_Vld_reg_0,
    Q,
    FBC_Rd_Vld_reg_1,
    FBC_Rd_Vld_reg_2,
    FBC_Rd_Vld_reg_3,
    FBC_Rd_Vld_reg_4,
    FBC_Rd_Vld_reg_5,
    FBC_Rd_Vld_reg_6,
    FBC_Rd_Vld_reg_7,
    FBC_Rd_Vld_reg_8,
    FBC_Rd_Vld_reg_9,
    FBC_Rd_Vld_reg_10,
    FBC_Rd_Vld_reg_11,
    FBC_Rd_Vld_reg_12,
    FBC_Rd_Vld_reg_13,
    FBC_Rd_Vld_reg_14,
    FBC_Rd_Vld_reg_15,
    E,
    \wptr_reg[4]_0 ,
    empty_reg_0,
    \rptr_reg[4]_0 ,
    \dout_reg[32]_0 ,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[17]_0 ,
    \dout_reg[17]_1 ,
    \dout_reg[17]_2 ,
    \dout_reg[18]_0 ,
    \dout_reg[18]_1 ,
    \dout_reg[18]_2 ,
    \dout_reg[19]_0 ,
    \dout_reg[19]_1 ,
    \dout_reg[19]_2 ,
    \dout_reg[20]_0 ,
    \dout_reg[20]_1 ,
    \dout_reg[20]_2 ,
    \dout_reg[21]_0 ,
    \dout_reg[21]_1 ,
    \dout_reg[21]_2 ,
    \dout_reg[22]_0 ,
    \dout_reg[22]_1 ,
    \dout_reg[22]_2 ,
    \dout_reg[23]_0 ,
    \dout_reg[23]_1 ,
    \dout_reg[23]_2 ,
    \dout_reg[24]_0 ,
    \dout_reg[24]_1 ,
    \dout_reg[24]_2 ,
    \dout_reg[25]_0 ,
    \dout_reg[25]_1 ,
    \dout_reg[25]_2 ,
    \dout_reg[26]_0 ,
    \dout_reg[26]_1 ,
    \dout_reg[26]_2 ,
    \dout_reg[27]_0 ,
    \dout_reg[27]_1 ,
    \dout_reg[27]_2 ,
    \dout_reg[28]_0 ,
    \dout_reg[28]_1 ,
    \dout_reg[28]_2 ,
    \dout_reg[29]_0 ,
    \dout_reg[29]_1 ,
    \dout_reg[29]_2 ,
    \dout_reg[30]_0 ,
    \dout_reg[30]_1 ,
    \dout_reg[30]_2 ,
    \dout_reg[31]_0 ,
    \dout_reg[31]_1 ,
    \dout_reg[31]_2 ,
    S0_Write_Byte_Cnt,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.Add_in[0]_i_8 ,
    Beat_fifo_Wr_en,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    FBC_Empty,
    empty2__0,
    \GEN_MUX_N_CNT.Add_in[0]_i_8_0 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_8_1 ,
    FBC_Rd_Vld_0,
    \GEN_MUX_N_CNT.Add_in[0]_i_8__0 ,
    \GEN_MUX_N_CNT.Add_in[0]_i_8__1 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6_0 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1 ,
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ,
    \dout_reg[63]_0 );
  output FBC1_Empty;
  output FBC_Rd_Vld_reg;
  output FBC_Rd_Vld_reg_0;
  output [31:0]Q;
  output FBC_Rd_Vld_reg_1;
  output FBC_Rd_Vld_reg_2;
  output FBC_Rd_Vld_reg_3;
  output FBC_Rd_Vld_reg_4;
  output FBC_Rd_Vld_reg_5;
  output FBC_Rd_Vld_reg_6;
  output FBC_Rd_Vld_reg_7;
  output FBC_Rd_Vld_reg_8;
  output FBC_Rd_Vld_reg_9;
  output FBC_Rd_Vld_reg_10;
  output FBC_Rd_Vld_reg_11;
  output FBC_Rd_Vld_reg_12;
  output FBC_Rd_Vld_reg_13;
  output FBC_Rd_Vld_reg_14;
  output FBC_Rd_Vld_reg_15;
  output [0:0]E;
  output [4:0]\wptr_reg[4]_0 ;
  output [0:0]empty_reg_0;
  output [4:0]\rptr_reg[4]_0 ;
  output \dout_reg[32]_0 ;
  output \dout_reg[32]_1 ;
  output \dout_reg[32]_2 ;
  output \dout_reg[17]_0 ;
  output \dout_reg[17]_1 ;
  output \dout_reg[17]_2 ;
  output \dout_reg[18]_0 ;
  output \dout_reg[18]_1 ;
  output \dout_reg[18]_2 ;
  output \dout_reg[19]_0 ;
  output \dout_reg[19]_1 ;
  output \dout_reg[19]_2 ;
  output \dout_reg[20]_0 ;
  output \dout_reg[20]_1 ;
  output \dout_reg[20]_2 ;
  output \dout_reg[21]_0 ;
  output \dout_reg[21]_1 ;
  output \dout_reg[21]_2 ;
  output \dout_reg[22]_0 ;
  output \dout_reg[22]_1 ;
  output \dout_reg[22]_2 ;
  output \dout_reg[23]_0 ;
  output \dout_reg[23]_1 ;
  output \dout_reg[23]_2 ;
  output \dout_reg[24]_0 ;
  output \dout_reg[24]_1 ;
  output \dout_reg[24]_2 ;
  output \dout_reg[25]_0 ;
  output \dout_reg[25]_1 ;
  output \dout_reg[25]_2 ;
  output \dout_reg[26]_0 ;
  output \dout_reg[26]_1 ;
  output \dout_reg[26]_2 ;
  output \dout_reg[27]_0 ;
  output \dout_reg[27]_1 ;
  output \dout_reg[27]_2 ;
  output \dout_reg[28]_0 ;
  output \dout_reg[28]_1 ;
  output \dout_reg[28]_2 ;
  output \dout_reg[29]_0 ;
  output \dout_reg[29]_1 ;
  output \dout_reg[29]_2 ;
  output \dout_reg[30]_0 ;
  output \dout_reg[30]_1 ;
  output \dout_reg[30]_2 ;
  output \dout_reg[31]_0 ;
  output \dout_reg[31]_1 ;
  output \dout_reg[31]_2 ;
  output [14:0]S0_Write_Byte_Cnt;
  input [0:0]SR;
  input core_aclk;
  input \GEN_MUX_N_CNT.Add_in[0]_i_8 ;
  input Beat_fifo_Wr_en;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input FBC_Empty;
  input empty2__0;
  input [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8_0 ;
  input [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_8_1 ;
  input FBC_Rd_Vld_0;
  input [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__0 ;
  input [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__1 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6_0 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__0 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__1 ;
  input \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ;
  input [63:0]\dout_reg[63]_0 ;

  wire Beat_fifo_Wr_en;
  wire [0:0]E;
  wire FBC1_Empty;
  wire [63:0]FBC1_Rd_Data;
  wire FBC_Empty;
  wire FBC_Rd_Vld_0;
  wire FBC_Rd_Vld_reg;
  wire FBC_Rd_Vld_reg_0;
  wire FBC_Rd_Vld_reg_1;
  wire FBC_Rd_Vld_reg_10;
  wire FBC_Rd_Vld_reg_11;
  wire FBC_Rd_Vld_reg_12;
  wire FBC_Rd_Vld_reg_13;
  wire FBC_Rd_Vld_reg_14;
  wire FBC_Rd_Vld_reg_15;
  wire FBC_Rd_Vld_reg_2;
  wire FBC_Rd_Vld_reg_3;
  wire FBC_Rd_Vld_reg_4;
  wire FBC_Rd_Vld_reg_5;
  wire FBC_Rd_Vld_reg_6;
  wire FBC_Rd_Vld_reg_7;
  wire FBC_Rd_Vld_reg_8;
  wire FBC_Rd_Vld_reg_9;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8_0 ;
  wire [0:0]\GEN_MUX_N_CNT.Add_in[0]_i_8_1 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__0 ;
  wire [1:0]\GEN_MUX_N_CNT.Add_in[0]_i_8__1 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__1 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ;
  wire Metrics_Cnt_En;
  wire [31:0]Q;
  wire [14:0]S0_Write_Byte_Cnt;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire \dout_reg[17]_0 ;
  wire \dout_reg[17]_1 ;
  wire \dout_reg[17]_2 ;
  wire \dout_reg[18]_0 ;
  wire \dout_reg[18]_1 ;
  wire \dout_reg[18]_2 ;
  wire \dout_reg[19]_0 ;
  wire \dout_reg[19]_1 ;
  wire \dout_reg[19]_2 ;
  wire \dout_reg[20]_0 ;
  wire \dout_reg[20]_1 ;
  wire \dout_reg[20]_2 ;
  wire \dout_reg[21]_0 ;
  wire \dout_reg[21]_1 ;
  wire \dout_reg[21]_2 ;
  wire \dout_reg[22]_0 ;
  wire \dout_reg[22]_1 ;
  wire \dout_reg[22]_2 ;
  wire \dout_reg[23]_0 ;
  wire \dout_reg[23]_1 ;
  wire \dout_reg[23]_2 ;
  wire \dout_reg[24]_0 ;
  wire \dout_reg[24]_1 ;
  wire \dout_reg[24]_2 ;
  wire \dout_reg[25]_0 ;
  wire \dout_reg[25]_1 ;
  wire \dout_reg[25]_2 ;
  wire \dout_reg[26]_0 ;
  wire \dout_reg[26]_1 ;
  wire \dout_reg[26]_2 ;
  wire \dout_reg[27]_0 ;
  wire \dout_reg[27]_1 ;
  wire \dout_reg[27]_2 ;
  wire \dout_reg[28]_0 ;
  wire \dout_reg[28]_1 ;
  wire \dout_reg[28]_2 ;
  wire \dout_reg[29]_0 ;
  wire \dout_reg[29]_1 ;
  wire \dout_reg[29]_2 ;
  wire \dout_reg[30]_0 ;
  wire \dout_reg[30]_1 ;
  wire \dout_reg[30]_2 ;
  wire \dout_reg[31]_0 ;
  wire \dout_reg[31]_1 ;
  wire \dout_reg[31]_2 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire [63:0]\dout_reg[63]_0 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__12_n_0;
  wire empty_i_4__11_n_0;
  wire empty_i_5__4_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__6;
  wire \rptr[0]_i_1__13_n_0 ;
  wire \rptr[1]_i_1__13_n_0 ;
  wire \rptr[2]_i_1__13_n_0 ;
  wire \rptr[3]_i_1__13_n_0 ;
  wire \rptr[4]_i_1__13_n_0 ;
  wire \rptr[5]_i_1__12_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [4:0]\wptr_reg[4]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FBC_Rd_Vld_i_1__0
       (.I0(FBC1_Empty),
        .I1(FBC_Empty),
        .O(empty_reg_0));
  LUT6 #(
    .INIT(64'h00000000F8080808)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_19 
       (.I0(FBC1_Rd_Data[32]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8_0 [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_8_1 ),
        .I4(FBC_Rd_Vld_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_8_0 [0]),
        .O(\dout_reg[32]_0 ));
  LUT6 #(
    .INIT(64'h00000000F8080808)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_19__0 
       (.I0(FBC1_Rd_Data[32]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8__0 [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_8_1 ),
        .I4(FBC_Rd_Vld_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_8__0 [0]),
        .O(\dout_reg[32]_1 ));
  LUT6 #(
    .INIT(64'h00000000F8080808)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_19__1 
       (.I0(FBC1_Rd_Data[32]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8__1 [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[0]_i_8_1 ),
        .I4(FBC_Rd_Vld_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_8__1 [0]),
        .O(\dout_reg[32]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[9]),
        .O(FBC_Rd_Vld_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[42]),
        .O(S0_Write_Byte_Cnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[10]),
        .O(FBC_Rd_Vld_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[43]),
        .O(S0_Write_Byte_Cnt[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[11]),
        .O(FBC_Rd_Vld_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[44]),
        .O(S0_Write_Byte_Cnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[12]),
        .O(FBC_Rd_Vld_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[45]),
        .O(S0_Write_Byte_Cnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[13]),
        .O(FBC_Rd_Vld_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[46]),
        .O(S0_Write_Byte_Cnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[14]),
        .O(FBC_Rd_Vld_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[47]),
        .O(S0_Write_Byte_Cnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_13 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[48]),
        .O(S0_Write_Byte_Cnt[14]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_14 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[15]),
        .O(FBC_Rd_Vld_reg_15));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_7__0 
       (.I0(Q[16]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[17]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_7__1 
       (.I0(Q[16]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[17]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_8 
       (.I0(Q[16]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_7__0 
       (.I0(Q[17]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[18]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_7__1 
       (.I0(Q[17]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[18]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_8 
       (.I0(Q[17]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_7__0 
       (.I0(Q[18]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[19]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_7__1 
       (.I0(Q[18]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[19]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_8 
       (.I0(Q[18]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[0]),
        .O(FBC_Rd_Vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[33]),
        .O(S0_Write_Byte_Cnt[0]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_7__0 
       (.I0(Q[19]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[20]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_7__1 
       (.I0(Q[19]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[20]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_8 
       (.I0(Q[19]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_7__0 
       (.I0(Q[20]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[21]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_7__1 
       (.I0(Q[20]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[21]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_8 
       (.I0(Q[20]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_7__0 
       (.I0(Q[21]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[22]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_7__1 
       (.I0(Q[21]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[22]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_8 
       (.I0(Q[21]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_7__0 
       (.I0(Q[22]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[23]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_7__1 
       (.I0(Q[22]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[23]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_8 
       (.I0(Q[22]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_7__0 
       (.I0(Q[23]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[24]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_7__1 
       (.I0(Q[23]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[24]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_8 
       (.I0(Q[23]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_7__0 
       (.I0(Q[24]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[25]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_7__1 
       (.I0(Q[24]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[25]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_8 
       (.I0(Q[24]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_7__0 
       (.I0(Q[25]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[26]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_7__1 
       (.I0(Q[25]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[26]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_8 
       (.I0(Q[25]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_7__0 
       (.I0(Q[26]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[27]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_7__1 
       (.I0(Q[26]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[27]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_8 
       (.I0(Q[26]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_7__0 
       (.I0(Q[27]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[28]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_7__1 
       (.I0(Q[27]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[28]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_8 
       (.I0(Q[27]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_7__0 
       (.I0(Q[28]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[29]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_7__1 
       (.I0(Q[28]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[29]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_8 
       (.I0(Q[28]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_12__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[1]),
        .O(FBC_Rd_Vld_reg_1));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_7__0 
       (.I0(Q[29]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[30]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_7__1 
       (.I0(Q[29]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[30]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_8 
       (.I0(Q[29]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_19 
       (.I0(Q[30]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__0_0 ),
        .O(\dout_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_19__0 
       (.I0(Q[30]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6__1 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6__1_0 ),
        .O(\dout_reg[31]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_20 
       (.I0(Q[30]),
        .I1(\GEN_MUX_N_CNT.Add_in[17]_i_6 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_6_0 ),
        .O(\dout_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[2]),
        .O(FBC_Rd_Vld_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[35]),
        .O(S0_Write_Byte_Cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[3]),
        .O(FBC_Rd_Vld_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[36]),
        .O(S0_Write_Byte_Cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[4]),
        .O(FBC_Rd_Vld_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[37]),
        .O(S0_Write_Byte_Cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[5]),
        .O(FBC_Rd_Vld_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[38]),
        .O(S0_Write_Byte_Cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[6]),
        .O(FBC_Rd_Vld_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[39]),
        .O(S0_Write_Byte_Cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[7]),
        .O(FBC_Rd_Vld_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[40]),
        .O(S0_Write_Byte_Cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(Q[8]),
        .O(FBC_Rd_Vld_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[41]),
        .O(S0_Write_Byte_Cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_7 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_8 ),
        .I1(FBC1_Rd_Data[0]),
        .O(FBC_Rd_Vld_reg));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [0]),
        .Q(FBC1_Rd_Data[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [32]),
        .Q(FBC1_Rd_Data[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [33]),
        .Q(FBC1_Rd_Data[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [34]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [35]),
        .Q(FBC1_Rd_Data[35]),
        .R(1'b0));
  FDRE \dout_reg[36] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [36]),
        .Q(FBC1_Rd_Data[36]),
        .R(1'b0));
  FDRE \dout_reg[37] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [37]),
        .Q(FBC1_Rd_Data[37]),
        .R(1'b0));
  FDRE \dout_reg[38] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [38]),
        .Q(FBC1_Rd_Data[38]),
        .R(1'b0));
  FDRE \dout_reg[39] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [39]),
        .Q(FBC1_Rd_Data[39]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[40] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [40]),
        .Q(FBC1_Rd_Data[40]),
        .R(1'b0));
  FDRE \dout_reg[41] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [41]),
        .Q(FBC1_Rd_Data[41]),
        .R(1'b0));
  FDRE \dout_reg[42] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [42]),
        .Q(FBC1_Rd_Data[42]),
        .R(1'b0));
  FDRE \dout_reg[43] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [43]),
        .Q(FBC1_Rd_Data[43]),
        .R(1'b0));
  FDRE \dout_reg[44] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [44]),
        .Q(FBC1_Rd_Data[44]),
        .R(1'b0));
  FDRE \dout_reg[45] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [45]),
        .Q(FBC1_Rd_Data[45]),
        .R(1'b0));
  FDRE \dout_reg[46] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [46]),
        .Q(FBC1_Rd_Data[46]),
        .R(1'b0));
  FDRE \dout_reg[47] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [47]),
        .Q(FBC1_Rd_Data[47]),
        .R(1'b0));
  FDRE \dout_reg[48] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [48]),
        .Q(FBC1_Rd_Data[48]),
        .R(1'b0));
  FDRE \dout_reg[49] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [49]),
        .Q(FBC1_Rd_Data[49]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[50] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [50]),
        .Q(FBC1_Rd_Data[50]),
        .R(1'b0));
  FDRE \dout_reg[51] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [51]),
        .Q(FBC1_Rd_Data[51]),
        .R(1'b0));
  FDRE \dout_reg[52] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [52]),
        .Q(FBC1_Rd_Data[52]),
        .R(1'b0));
  FDRE \dout_reg[53] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [53]),
        .Q(FBC1_Rd_Data[53]),
        .R(1'b0));
  FDRE \dout_reg[54] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [54]),
        .Q(FBC1_Rd_Data[54]),
        .R(1'b0));
  FDRE \dout_reg[55] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [55]),
        .Q(FBC1_Rd_Data[55]),
        .R(1'b0));
  FDRE \dout_reg[56] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [56]),
        .Q(FBC1_Rd_Data[56]),
        .R(1'b0));
  FDRE \dout_reg[57] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [57]),
        .Q(FBC1_Rd_Data[57]),
        .R(1'b0));
  FDRE \dout_reg[58] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [58]),
        .Q(FBC1_Rd_Data[58]),
        .R(1'b0));
  FDRE \dout_reg[59] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [59]),
        .Q(FBC1_Rd_Data[59]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[60] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [60]),
        .Q(FBC1_Rd_Data[60]),
        .R(1'b0));
  FDRE \dout_reg[61] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [61]),
        .Q(FBC1_Rd_Data[61]),
        .R(1'b0));
  FDRE \dout_reg[62] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [62]),
        .Q(FBC1_Rd_Data[62]),
        .R(1'b0));
  FDRE \dout_reg[63] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [63]),
        .Q(FBC1_Rd_Data[63]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [9]),
        .Q(Q[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__17
       (.I0(empty_i_2__12_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__12_n_0 ),
        .I3(FBC_Empty),
        .I4(empty2__0),
        .I5(FBC1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__12
       (.I0(\wptr_reg[4]_0 [3]),
        .I1(empty_i_4__11_n_0),
        .I2(\wptr_reg[4]_0 [4]),
        .I3(empty_i_5__4_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__11
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .I2(\wptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5__4
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5__4_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FBC1_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_5__0_i_1__2
       (.I0(Beat_fifo_Wr_en),
        .I1(\wptr_reg[5]_0 ),
        .I2(Use_Ext_Trigger),
        .I3(Metrics_Cnt_En),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__13 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__13 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__13 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__13 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__13 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__12 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__12_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__13_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__13_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__13_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__13_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__13_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__12_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__17 
       (.I0(\wptr_reg[4]_0 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__17 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__17 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .I2(\wptr_reg[4]_0 [2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__17 
       (.I0(\wptr_reg[4]_0 [1]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [2]),
        .I3(\wptr_reg[4]_0 [3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__17 
       (.I0(\wptr_reg[4]_0 [2]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [1]),
        .I3(\wptr_reg[4]_0 [3]),
        .I4(\wptr_reg[4]_0 [4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__15 
       (.I0(\wptr_reg[4]_0 [3]),
        .I1(\wptr_reg[4]_0 [1]),
        .I2(\wptr_reg[4]_0 [0]),
        .I3(\wptr_reg[4]_0 [2]),
        .I4(\wptr_reg[4]_0 [4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__6[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[0]),
        .Q(\wptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[1]),
        .Q(\wptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[2]),
        .Q(\wptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[3]),
        .Q(\wptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[4]),
        .Q(\wptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized2_39
   (FBC1_Empty,
    FBC_Rd_Vld_reg,
    FBC_Rd_Vld_reg_0,
    FBC_Rd_Vld_reg_1,
    FBC_Rd_Vld_reg_2,
    FBC_Rd_Vld_reg_3,
    FBC_Rd_Vld_reg_4,
    FBC_Rd_Vld_reg_5,
    FBC_Rd_Vld_reg_6,
    FBC_Rd_Vld_reg_7,
    FBC_Rd_Vld_reg_8,
    FBC_Rd_Vld_reg_9,
    FBC_Rd_Vld_reg_10,
    FBC_Rd_Vld_reg_11,
    FBC_Rd_Vld_reg_12,
    FBC_Rd_Vld_reg_13,
    FBC_Rd_Vld_reg_14,
    FBC_Rd_Vld_reg_15,
    FBC_Rd_Vld_reg_16,
    FBC_Rd_Vld_reg_17,
    FBC_Rd_Vld_reg_18,
    FBC_Rd_Vld_reg_19,
    FBC_Rd_Vld_reg_20,
    FBC_Rd_Vld_reg_21,
    FBC_Rd_Vld_reg_22,
    FBC_Rd_Vld_reg_23,
    FBC_Rd_Vld_reg_24,
    FBC_Rd_Vld_reg_25,
    FBC_Rd_Vld_reg_26,
    FBC_Rd_Vld_reg_27,
    FBC_Rd_Vld_reg_28,
    FBC_Rd_Vld_reg_29,
    E,
    Q,
    empty_reg_0,
    \rptr_reg[4]_0 ,
    \dout_reg[1]_0 ,
    \dout_reg[1]_1 ,
    \dout_reg[1]_2 ,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[4]_0 ,
    \dout_reg[4]_1 ,
    \dout_reg[4]_2 ,
    \dout_reg[5]_0 ,
    \dout_reg[5]_1 ,
    \dout_reg[5]_2 ,
    \dout_reg[6]_0 ,
    \dout_reg[6]_1 ,
    \dout_reg[6]_2 ,
    \dout_reg[7]_0 ,
    \dout_reg[7]_1 ,
    \dout_reg[7]_2 ,
    \dout_reg[8]_0 ,
    \dout_reg[8]_1 ,
    \dout_reg[8]_2 ,
    \dout_reg[9]_0 ,
    \dout_reg[9]_1 ,
    \dout_reg[9]_2 ,
    \dout_reg[10]_0 ,
    \dout_reg[10]_1 ,
    \dout_reg[10]_2 ,
    \dout_reg[11]_0 ,
    \dout_reg[11]_1 ,
    \dout_reg[11]_2 ,
    \dout_reg[12]_0 ,
    \dout_reg[12]_1 ,
    \dout_reg[12]_2 ,
    \dout_reg[13]_0 ,
    \dout_reg[13]_1 ,
    \dout_reg[13]_2 ,
    \dout_reg[14]_0 ,
    \dout_reg[14]_1 ,
    \dout_reg[14]_2 ,
    \dout_reg[15]_0 ,
    \dout_reg[15]_1 ,
    \dout_reg[15]_2 ,
    \dout_reg[16]_0 ,
    \dout_reg[16]_1 ,
    \dout_reg[16]_2 ,
    \dout_reg[32]_0 ,
    S1_Write_Byte_Cnt,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    Beat_fifo_Wr_en,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    FBC_Empty,
    empty2__0,
    \GEN_MUX_N_CNT.Add_in[1]_i_4 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4_0 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1 ,
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ,
    \dout_reg[63]_0 );
  output FBC1_Empty;
  output FBC_Rd_Vld_reg;
  output FBC_Rd_Vld_reg_0;
  output FBC_Rd_Vld_reg_1;
  output FBC_Rd_Vld_reg_2;
  output FBC_Rd_Vld_reg_3;
  output FBC_Rd_Vld_reg_4;
  output FBC_Rd_Vld_reg_5;
  output FBC_Rd_Vld_reg_6;
  output FBC_Rd_Vld_reg_7;
  output FBC_Rd_Vld_reg_8;
  output FBC_Rd_Vld_reg_9;
  output FBC_Rd_Vld_reg_10;
  output FBC_Rd_Vld_reg_11;
  output FBC_Rd_Vld_reg_12;
  output FBC_Rd_Vld_reg_13;
  output FBC_Rd_Vld_reg_14;
  output FBC_Rd_Vld_reg_15;
  output FBC_Rd_Vld_reg_16;
  output FBC_Rd_Vld_reg_17;
  output FBC_Rd_Vld_reg_18;
  output FBC_Rd_Vld_reg_19;
  output FBC_Rd_Vld_reg_20;
  output FBC_Rd_Vld_reg_21;
  output FBC_Rd_Vld_reg_22;
  output FBC_Rd_Vld_reg_23;
  output FBC_Rd_Vld_reg_24;
  output FBC_Rd_Vld_reg_25;
  output FBC_Rd_Vld_reg_26;
  output FBC_Rd_Vld_reg_27;
  output FBC_Rd_Vld_reg_28;
  output FBC_Rd_Vld_reg_29;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]empty_reg_0;
  output [4:0]\rptr_reg[4]_0 ;
  output \dout_reg[1]_0 ;
  output \dout_reg[1]_1 ;
  output \dout_reg[1]_2 ;
  output \dout_reg[3]_0 ;
  output \dout_reg[3]_1 ;
  output \dout_reg[3]_2 ;
  output \dout_reg[4]_0 ;
  output \dout_reg[4]_1 ;
  output \dout_reg[4]_2 ;
  output \dout_reg[5]_0 ;
  output \dout_reg[5]_1 ;
  output \dout_reg[5]_2 ;
  output \dout_reg[6]_0 ;
  output \dout_reg[6]_1 ;
  output \dout_reg[6]_2 ;
  output \dout_reg[7]_0 ;
  output \dout_reg[7]_1 ;
  output \dout_reg[7]_2 ;
  output \dout_reg[8]_0 ;
  output \dout_reg[8]_1 ;
  output \dout_reg[8]_2 ;
  output \dout_reg[9]_0 ;
  output \dout_reg[9]_1 ;
  output \dout_reg[9]_2 ;
  output \dout_reg[10]_0 ;
  output \dout_reg[10]_1 ;
  output \dout_reg[10]_2 ;
  output \dout_reg[11]_0 ;
  output \dout_reg[11]_1 ;
  output \dout_reg[11]_2 ;
  output \dout_reg[12]_0 ;
  output \dout_reg[12]_1 ;
  output \dout_reg[12]_2 ;
  output \dout_reg[13]_0 ;
  output \dout_reg[13]_1 ;
  output \dout_reg[13]_2 ;
  output \dout_reg[14]_0 ;
  output \dout_reg[14]_1 ;
  output \dout_reg[14]_2 ;
  output \dout_reg[15]_0 ;
  output \dout_reg[15]_1 ;
  output \dout_reg[15]_2 ;
  output \dout_reg[16]_0 ;
  output \dout_reg[16]_1 ;
  output \dout_reg[16]_2 ;
  output [1:0]\dout_reg[32]_0 ;
  output [15:0]S1_Write_Byte_Cnt;
  input [0:0]SR;
  input core_aclk;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  input Beat_fifo_Wr_en;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input FBC_Empty;
  input empty2__0;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4_0 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__0 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__1 ;
  input \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ;
  input [63:0]\dout_reg[63]_0 ;

  wire Beat_fifo_Wr_en;
  wire [0:0]E;
  wire FBC1_Empty;
  wire [63:1]FBC1_Rd_Data;
  wire FBC_Empty;
  wire FBC_Rd_Vld_reg;
  wire FBC_Rd_Vld_reg_0;
  wire FBC_Rd_Vld_reg_1;
  wire FBC_Rd_Vld_reg_10;
  wire FBC_Rd_Vld_reg_11;
  wire FBC_Rd_Vld_reg_12;
  wire FBC_Rd_Vld_reg_13;
  wire FBC_Rd_Vld_reg_14;
  wire FBC_Rd_Vld_reg_15;
  wire FBC_Rd_Vld_reg_16;
  wire FBC_Rd_Vld_reg_17;
  wire FBC_Rd_Vld_reg_18;
  wire FBC_Rd_Vld_reg_19;
  wire FBC_Rd_Vld_reg_2;
  wire FBC_Rd_Vld_reg_20;
  wire FBC_Rd_Vld_reg_21;
  wire FBC_Rd_Vld_reg_22;
  wire FBC_Rd_Vld_reg_23;
  wire FBC_Rd_Vld_reg_24;
  wire FBC_Rd_Vld_reg_25;
  wire FBC_Rd_Vld_reg_26;
  wire FBC_Rd_Vld_reg_27;
  wire FBC_Rd_Vld_reg_28;
  wire FBC_Rd_Vld_reg_29;
  wire FBC_Rd_Vld_reg_3;
  wire FBC_Rd_Vld_reg_4;
  wire FBC_Rd_Vld_reg_5;
  wire FBC_Rd_Vld_reg_6;
  wire FBC_Rd_Vld_reg_7;
  wire FBC_Rd_Vld_reg_8;
  wire FBC_Rd_Vld_reg_9;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [15:0]S1_Write_Byte_Cnt;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire \dout_reg[10]_0 ;
  wire \dout_reg[10]_1 ;
  wire \dout_reg[10]_2 ;
  wire \dout_reg[11]_0 ;
  wire \dout_reg[11]_1 ;
  wire \dout_reg[11]_2 ;
  wire \dout_reg[12]_0 ;
  wire \dout_reg[12]_1 ;
  wire \dout_reg[12]_2 ;
  wire \dout_reg[13]_0 ;
  wire \dout_reg[13]_1 ;
  wire \dout_reg[13]_2 ;
  wire \dout_reg[14]_0 ;
  wire \dout_reg[14]_1 ;
  wire \dout_reg[14]_2 ;
  wire \dout_reg[15]_0 ;
  wire \dout_reg[15]_1 ;
  wire \dout_reg[15]_2 ;
  wire \dout_reg[16]_0 ;
  wire \dout_reg[16]_1 ;
  wire \dout_reg[16]_2 ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[1]_1 ;
  wire \dout_reg[1]_2 ;
  wire [1:0]\dout_reg[32]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[4]_1 ;
  wire \dout_reg[4]_2 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[5]_1 ;
  wire \dout_reg[5]_2 ;
  wire [63:0]\dout_reg[63]_0 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[6]_1 ;
  wire \dout_reg[6]_2 ;
  wire \dout_reg[7]_0 ;
  wire \dout_reg[7]_1 ;
  wire \dout_reg[7]_2 ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[8]_1 ;
  wire \dout_reg[8]_2 ;
  wire \dout_reg[9]_0 ;
  wire \dout_reg[9]_1 ;
  wire \dout_reg[9]_2 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__1_n_0;
  wire empty_i_4__0_n_0;
  wire empty_i_5_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__6;
  wire \rptr[0]_i_1__1_n_0 ;
  wire \rptr[1]_i_1__1_n_0 ;
  wire \rptr[2]_i_1__1_n_0 ;
  wire \rptr[3]_i_1__1_n_0 ;
  wire \rptr[4]_i_1__1_n_0 ;
  wire \rptr[5]_i_1__1_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FBC_Rd_Vld_i_1
       (.I0(FBC1_Empty),
        .I1(FBC_Empty),
        .O(empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_7 
       (.I0(FBC1_Rd_Data[10]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[42]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_7__0 
       (.I0(FBC1_Rd_Data[10]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[42]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[10]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_7__1 
       (.I0(FBC1_Rd_Data[10]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[42]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_7 
       (.I0(FBC1_Rd_Data[11]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[43]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_7__0 
       (.I0(FBC1_Rd_Data[11]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[43]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[11]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_7__1 
       (.I0(FBC1_Rd_Data[11]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[43]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_7 
       (.I0(FBC1_Rd_Data[12]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[44]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_7__0 
       (.I0(FBC1_Rd_Data[12]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[44]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[12]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_7__1 
       (.I0(FBC1_Rd_Data[12]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[44]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_7 
       (.I0(FBC1_Rd_Data[13]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[45]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_7__0 
       (.I0(FBC1_Rd_Data[13]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[45]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[13]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_7__1 
       (.I0(FBC1_Rd_Data[13]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[45]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_7 
       (.I0(FBC1_Rd_Data[14]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[46]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_7__0 
       (.I0(FBC1_Rd_Data[14]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[46]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[14]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_7__1 
       (.I0(FBC1_Rd_Data[14]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[46]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_7 
       (.I0(FBC1_Rd_Data[15]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[47]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_7__0 
       (.I0(FBC1_Rd_Data[15]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[47]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[15]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_7__1 
       (.I0(FBC1_Rd_Data[15]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[47]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_8 
       (.I0(FBC1_Rd_Data[16]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[48]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_8__0 
       (.I0(FBC1_Rd_Data[16]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[48]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[16]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_8__1 
       (.I0(FBC1_Rd_Data[16]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[48]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[49]),
        .O(S1_Write_Byte_Cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[50]),
        .O(S1_Write_Byte_Cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[51]),
        .O(S1_Write_Byte_Cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_7 
       (.I0(FBC1_Rd_Data[1]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[33]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_7__0 
       (.I0(FBC1_Rd_Data[1]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[33]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_7__1 
       (.I0(FBC1_Rd_Data[1]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[33]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[52]),
        .O(S1_Write_Byte_Cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[53]),
        .O(S1_Write_Byte_Cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[54]),
        .O(S1_Write_Byte_Cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[55]),
        .O(S1_Write_Byte_Cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[56]),
        .O(S1_Write_Byte_Cnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[57]),
        .O(S1_Write_Byte_Cnt[9]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[58]),
        .O(S1_Write_Byte_Cnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[59]),
        .O(S1_Write_Byte_Cnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[60]),
        .O(S1_Write_Byte_Cnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[61]),
        .O(S1_Write_Byte_Cnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_11 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[34]),
        .O(S1_Write_Byte_Cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_7 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[62]),
        .O(S1_Write_Byte_Cnt[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_15 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[63]),
        .O(S1_Write_Byte_Cnt[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_7 
       (.I0(FBC1_Rd_Data[3]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[35]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_7__0 
       (.I0(FBC1_Rd_Data[3]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[35]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_7__1 
       (.I0(FBC1_Rd_Data[3]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[35]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_7 
       (.I0(FBC1_Rd_Data[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[36]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_7__0 
       (.I0(FBC1_Rd_Data[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[36]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_7__1 
       (.I0(FBC1_Rd_Data[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[36]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_7 
       (.I0(FBC1_Rd_Data[5]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[37]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_7__0 
       (.I0(FBC1_Rd_Data[5]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[37]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_7__1 
       (.I0(FBC1_Rd_Data[5]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[37]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_7 
       (.I0(FBC1_Rd_Data[6]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[38]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_7__0 
       (.I0(FBC1_Rd_Data[6]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[38]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_7__1 
       (.I0(FBC1_Rd_Data[6]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[38]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_7 
       (.I0(FBC1_Rd_Data[7]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[39]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_7__0 
       (.I0(FBC1_Rd_Data[7]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[39]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_7__1 
       (.I0(FBC1_Rd_Data[7]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[39]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_7 
       (.I0(FBC1_Rd_Data[8]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[40]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_7__0 
       (.I0(FBC1_Rd_Data[8]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[40]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[8]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_7__1 
       (.I0(FBC1_Rd_Data[8]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[40]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_7 
       (.I0(FBC1_Rd_Data[9]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[41]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_0 ),
        .O(\dout_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_7__0 
       (.I0(FBC1_Rd_Data[9]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[41]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_0 ),
        .O(\dout_reg[9]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_7__1 
       (.I0(FBC1_Rd_Data[9]),
        .I1(\GEN_MUX_N_CNT.Add_in[1]_i_4__1 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FBC1_Rd_Data[41]),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_0 ),
        .O(\dout_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[10]),
        .O(FBC_Rd_Vld_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[11]),
        .O(FBC_Rd_Vld_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[12]),
        .O(FBC_Rd_Vld_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[13]),
        .O(FBC_Rd_Vld_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[14]),
        .O(FBC_Rd_Vld_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[15]),
        .O(FBC_Rd_Vld_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[16]),
        .O(FBC_Rd_Vld_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[17]),
        .O(FBC_Rd_Vld_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[18]),
        .O(FBC_Rd_Vld_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[19]),
        .O(FBC_Rd_Vld_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[1]),
        .O(FBC_Rd_Vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[20]),
        .O(FBC_Rd_Vld_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[21]),
        .O(FBC_Rd_Vld_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[22]),
        .O(FBC_Rd_Vld_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[23]),
        .O(FBC_Rd_Vld_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[24]),
        .O(FBC_Rd_Vld_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[25]),
        .O(FBC_Rd_Vld_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[26]),
        .O(FBC_Rd_Vld_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[27]),
        .O(FBC_Rd_Vld_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[28]),
        .O(FBC_Rd_Vld_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[29]),
        .O(FBC_Rd_Vld_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[2]),
        .O(FBC_Rd_Vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[30]),
        .O(FBC_Rd_Vld_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[31]),
        .O(FBC_Rd_Vld_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[3]),
        .O(FBC_Rd_Vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[4]),
        .O(FBC_Rd_Vld_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[5]),
        .O(FBC_Rd_Vld_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[6]),
        .O(FBC_Rd_Vld_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[7]),
        .O(FBC_Rd_Vld_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[8]),
        .O(FBC_Rd_Vld_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FBC1_Rd_Data[9]),
        .O(FBC_Rd_Vld_reg_7));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [0]),
        .Q(\dout_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [10]),
        .Q(FBC1_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [11]),
        .Q(FBC1_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [12]),
        .Q(FBC1_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [13]),
        .Q(FBC1_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [14]),
        .Q(FBC1_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [15]),
        .Q(FBC1_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [16]),
        .Q(FBC1_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [17]),
        .Q(FBC1_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [18]),
        .Q(FBC1_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [19]),
        .Q(FBC1_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [1]),
        .Q(FBC1_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [20]),
        .Q(FBC1_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [21]),
        .Q(FBC1_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [22]),
        .Q(FBC1_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [23]),
        .Q(FBC1_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [24]),
        .Q(FBC1_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [25]),
        .Q(FBC1_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [26]),
        .Q(FBC1_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [27]),
        .Q(FBC1_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [28]),
        .Q(FBC1_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [29]),
        .Q(FBC1_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [2]),
        .Q(FBC1_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [30]),
        .Q(FBC1_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [31]),
        .Q(FBC1_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [32]),
        .Q(\dout_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [33]),
        .Q(FBC1_Rd_Data[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [34]),
        .Q(FBC1_Rd_Data[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [35]),
        .Q(FBC1_Rd_Data[35]),
        .R(1'b0));
  FDRE \dout_reg[36] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [36]),
        .Q(FBC1_Rd_Data[36]),
        .R(1'b0));
  FDRE \dout_reg[37] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [37]),
        .Q(FBC1_Rd_Data[37]),
        .R(1'b0));
  FDRE \dout_reg[38] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [38]),
        .Q(FBC1_Rd_Data[38]),
        .R(1'b0));
  FDRE \dout_reg[39] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [39]),
        .Q(FBC1_Rd_Data[39]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [3]),
        .Q(FBC1_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[40] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [40]),
        .Q(FBC1_Rd_Data[40]),
        .R(1'b0));
  FDRE \dout_reg[41] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [41]),
        .Q(FBC1_Rd_Data[41]),
        .R(1'b0));
  FDRE \dout_reg[42] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [42]),
        .Q(FBC1_Rd_Data[42]),
        .R(1'b0));
  FDRE \dout_reg[43] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [43]),
        .Q(FBC1_Rd_Data[43]),
        .R(1'b0));
  FDRE \dout_reg[44] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [44]),
        .Q(FBC1_Rd_Data[44]),
        .R(1'b0));
  FDRE \dout_reg[45] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [45]),
        .Q(FBC1_Rd_Data[45]),
        .R(1'b0));
  FDRE \dout_reg[46] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [46]),
        .Q(FBC1_Rd_Data[46]),
        .R(1'b0));
  FDRE \dout_reg[47] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [47]),
        .Q(FBC1_Rd_Data[47]),
        .R(1'b0));
  FDRE \dout_reg[48] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [48]),
        .Q(FBC1_Rd_Data[48]),
        .R(1'b0));
  FDRE \dout_reg[49] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [49]),
        .Q(FBC1_Rd_Data[49]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [4]),
        .Q(FBC1_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[50] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [50]),
        .Q(FBC1_Rd_Data[50]),
        .R(1'b0));
  FDRE \dout_reg[51] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [51]),
        .Q(FBC1_Rd_Data[51]),
        .R(1'b0));
  FDRE \dout_reg[52] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [52]),
        .Q(FBC1_Rd_Data[52]),
        .R(1'b0));
  FDRE \dout_reg[53] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [53]),
        .Q(FBC1_Rd_Data[53]),
        .R(1'b0));
  FDRE \dout_reg[54] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [54]),
        .Q(FBC1_Rd_Data[54]),
        .R(1'b0));
  FDRE \dout_reg[55] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [55]),
        .Q(FBC1_Rd_Data[55]),
        .R(1'b0));
  FDRE \dout_reg[56] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [56]),
        .Q(FBC1_Rd_Data[56]),
        .R(1'b0));
  FDRE \dout_reg[57] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [57]),
        .Q(FBC1_Rd_Data[57]),
        .R(1'b0));
  FDRE \dout_reg[58] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [58]),
        .Q(FBC1_Rd_Data[58]),
        .R(1'b0));
  FDRE \dout_reg[59] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [59]),
        .Q(FBC1_Rd_Data[59]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [5]),
        .Q(FBC1_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[60] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [60]),
        .Q(FBC1_Rd_Data[60]),
        .R(1'b0));
  FDRE \dout_reg[61] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [61]),
        .Q(FBC1_Rd_Data[61]),
        .R(1'b0));
  FDRE \dout_reg[62] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [62]),
        .Q(FBC1_Rd_Data[62]),
        .R(1'b0));
  FDRE \dout_reg[63] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [63]),
        .Q(FBC1_Rd_Data[63]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [6]),
        .Q(FBC1_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [7]),
        .Q(FBC1_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [8]),
        .Q(FBC1_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[63]_0 [9]),
        .Q(FBC1_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__6
       (.I0(empty_i_2__1_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__1_n_0 ),
        .I3(FBC_Empty),
        .I4(empty2__0),
        .I5(FBC1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__1
       (.I0(Q[3]),
        .I1(empty_i_4__0_n_0),
        .I2(Q[4]),
        .I3(empty_i_5_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_4__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_5
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_5_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FBC1_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_5_i_1__2
       (.I0(Beat_fifo_Wr_en),
        .I1(\wptr_reg[5]_0 ),
        .I2(Use_Ext_Trigger),
        .I3(Metrics_Cnt_En),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__1 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__1 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__1 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__1 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__1 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__1 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__1_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__1_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__1_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__1_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__1_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__1_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__1_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__5 
       (.I0(Q[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__6[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3
   (FSWI1_Empty,
    FSWI_Rd_Vld_reg,
    E,
    Q,
    empty_reg_0,
    \rptr_reg[4]_0 ,
    \dout_reg[31]_0 ,
    SR,
    core_aclk,
    FSWI_Rd_Vld,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    Last_fifo_Wr_en,
    FSWI_Empty,
    empty2__0,
    \dout_reg[31]_1 );
  output FSWI1_Empty;
  output FSWI_Rd_Vld_reg;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]empty_reg_0;
  output [4:0]\rptr_reg[4]_0 ;
  output [30:0]\dout_reg[31]_0 ;
  input [0:0]SR;
  input core_aclk;
  input FSWI_Rd_Vld;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input Last_fifo_Wr_en;
  input FSWI_Empty;
  input empty2__0;
  input [31:0]\dout_reg[31]_1 ;

  wire [0:0]E;
  wire FSWI1_Empty;
  wire [0:0]FSWI1_Rd_Data;
  wire FSWI_Empty;
  wire FSWI_Rd_Vld;
  wire FSWI_Rd_Vld_reg;
  wire Last_fifo_Wr_en;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire [30:0]\dout_reg[31]_0 ;
  wire [31:0]\dout_reg[31]_1 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__14_n_0;
  wire empty_i_3__16_n_0;
  wire empty_i_4__13_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__10;
  wire \rptr[0]_i_1__15_n_0 ;
  wire \rptr[1]_i_1__15_n_0 ;
  wire \rptr[2]_i_1__15_n_0 ;
  wire \rptr[3]_i_1__15_n_0 ;
  wire \rptr[4]_i_1__15_n_0 ;
  wire \rptr[5]_i_1__14_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FSWI_Rd_Vld_i_1__0
       (.I0(FSWI1_Empty),
        .I1(FSWI_Empty),
        .O(empty_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__1 
       (.I0(FSWI_Rd_Vld),
        .I1(FSWI1_Rd_Data),
        .O(FSWI_Rd_Vld_reg));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [0]),
        .Q(FSWI1_Rd_Data),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [10]),
        .Q(\dout_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [11]),
        .Q(\dout_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [12]),
        .Q(\dout_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [13]),
        .Q(\dout_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [14]),
        .Q(\dout_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [15]),
        .Q(\dout_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [16]),
        .Q(\dout_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [17]),
        .Q(\dout_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [18]),
        .Q(\dout_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [19]),
        .Q(\dout_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [1]),
        .Q(\dout_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [20]),
        .Q(\dout_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [21]),
        .Q(\dout_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [22]),
        .Q(\dout_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [23]),
        .Q(\dout_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [24]),
        .Q(\dout_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [25]),
        .Q(\dout_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [26]),
        .Q(\dout_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [27]),
        .Q(\dout_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [28]),
        .Q(\dout_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [29]),
        .Q(\dout_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [2]),
        .Q(\dout_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [30]),
        .Q(\dout_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [31]),
        .Q(\dout_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [3]),
        .Q(\dout_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [4]),
        .Q(\dout_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [5]),
        .Q(\dout_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [6]),
        .Q(\dout_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [7]),
        .Q(\dout_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [8]),
        .Q(\dout_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_1 [9]),
        .Q(\dout_reg[31]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__18
       (.I0(empty_i_2__14_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__14_n_0 ),
        .I3(FSWI_Empty),
        .I4(empty2__0),
        .I5(FSWI1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__14
       (.I0(Q[3]),
        .I1(empty_i_3__16_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__13_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__14_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__16
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__13
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__13_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FSWI1_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5__0_i_1__3
       (.I0(\wptr_reg[5]_0 ),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(Last_fifo_Wr_en),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__15 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__15 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__15 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__15 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__15 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__14 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__14_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__15_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__15_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__15_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__15_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__15_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__14_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__21 
       (.I0(Q[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__21 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__21 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__21 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__21 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__19 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__10[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_31_sync_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_sync_fifo__parameterized3_40
   (FSWI1_Empty,
    FSWI_Rd_Vld_reg,
    \dout_reg[0]_0 ,
    E,
    Q,
    empty_reg_0,
    \rptr_reg[4]_0 ,
    \Read_Latency_Int_reg[17] ,
    \Read_Latency_Int_reg[17]_0 ,
    \Read_Latency_Int_reg[17]_1 ,
    \Read_Latency_Int_reg[18] ,
    \Read_Latency_Int_reg[18]_0 ,
    \Read_Latency_Int_reg[18]_1 ,
    \Read_Latency_Int_reg[19] ,
    \Read_Latency_Int_reg[19]_0 ,
    \Read_Latency_Int_reg[19]_1 ,
    \Read_Latency_Int_reg[20] ,
    \Read_Latency_Int_reg[20]_0 ,
    \Read_Latency_Int_reg[20]_1 ,
    \Read_Latency_Int_reg[21] ,
    \Read_Latency_Int_reg[21]_0 ,
    \Read_Latency_Int_reg[21]_1 ,
    \Read_Latency_Int_reg[22] ,
    \Read_Latency_Int_reg[22]_0 ,
    \Read_Latency_Int_reg[22]_1 ,
    \Read_Latency_Int_reg[23] ,
    \Read_Latency_Int_reg[23]_0 ,
    \Read_Latency_Int_reg[23]_1 ,
    \Read_Latency_Int_reg[24] ,
    \Read_Latency_Int_reg[24]_0 ,
    \Read_Latency_Int_reg[24]_1 ,
    \Read_Latency_Int_reg[25] ,
    \Read_Latency_Int_reg[25]_0 ,
    \Read_Latency_Int_reg[25]_1 ,
    \Read_Latency_Int_reg[26] ,
    \Read_Latency_Int_reg[26]_0 ,
    \Read_Latency_Int_reg[26]_1 ,
    \Read_Latency_Int_reg[27] ,
    \Read_Latency_Int_reg[27]_0 ,
    \Read_Latency_Int_reg[27]_1 ,
    \Read_Latency_Int_reg[28] ,
    \Read_Latency_Int_reg[28]_0 ,
    \Read_Latency_Int_reg[28]_1 ,
    \Read_Latency_Int_reg[29] ,
    \Read_Latency_Int_reg[29]_0 ,
    \Read_Latency_Int_reg[29]_1 ,
    \Read_Latency_Int_reg[30] ,
    \Read_Latency_Int_reg[30]_0 ,
    \Read_Latency_Int_reg[30]_1 ,
    \Read_Latency_Int_reg[31] ,
    \Read_Latency_Int_reg[31]_0 ,
    \Read_Latency_Int_reg[31]_1 ,
    D,
    FSWI_Rd_Vld_reg_0,
    FSWI_Rd_Vld_reg_1,
    FSWI_Rd_Vld_reg_2,
    FSWI_Rd_Vld_reg_3,
    FSWI_Rd_Vld_reg_4,
    FSWI_Rd_Vld_reg_5,
    FSWI_Rd_Vld_reg_6,
    FSWI_Rd_Vld_reg_7,
    FSWI_Rd_Vld_reg_8,
    FSWI_Rd_Vld_reg_9,
    FSWI_Rd_Vld_reg_10,
    FSWI_Rd_Vld_reg_11,
    FSWI_Rd_Vld_reg_12,
    FSWI_Rd_Vld_reg_13,
    FSWI_Rd_Vld_reg_14,
    FSWI_Rd_Vld_reg_15,
    \dout_reg[31]_0 ,
    FSWI_Rd_Vld_reg_16,
    FSWI_Rd_Vld_reg_17,
    FSWI_Rd_Vld_reg_18,
    FSWI_Rd_Vld_reg_19,
    FSWI_Rd_Vld_reg_20,
    FSWI_Rd_Vld_reg_21,
    FSWI_Rd_Vld_reg_22,
    FSWI_Rd_Vld_reg_23,
    FSWI_Rd_Vld_reg_24,
    FSWI_Rd_Vld_reg_25,
    FSWI_Rd_Vld_reg_26,
    FSWI_Rd_Vld_reg_27,
    FSWI_Rd_Vld_reg_28,
    FSWI_Rd_Vld_reg_29,
    FSWI_Rd_Vld_reg_30,
    FSWI_Rd_Vld_reg_31,
    \dout_reg[31]_1 ,
    FSWI_Rd_Vld_reg_32,
    FSWI_Rd_Vld_reg_33,
    FSWI_Rd_Vld_reg_34,
    FSWI_Rd_Vld_reg_35,
    FSWI_Rd_Vld_reg_36,
    FSWI_Rd_Vld_reg_37,
    FSWI_Rd_Vld_reg_38,
    FSWI_Rd_Vld_reg_39,
    FSWI_Rd_Vld_reg_40,
    FSWI_Rd_Vld_reg_41,
    FSWI_Rd_Vld_reg_42,
    FSWI_Rd_Vld_reg_43,
    FSWI_Rd_Vld_reg_44,
    FSWI_Rd_Vld_reg_45,
    FSWI_Rd_Vld_reg_46,
    FSWI_Rd_Vld_reg_47,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \wptr_reg[5]_0 ,
    Use_Ext_Trigger,
    Metrics_Cnt_En,
    Last_fifo_Wr_en,
    FSWI_Empty,
    empty2__0,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_8 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_9 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ,
    FBC_Rd_Vld_0,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ,
    FSWI_Rd_Vld_1,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ,
    \dout_reg[31]_2 );
  output FSWI1_Empty;
  output FSWI_Rd_Vld_reg;
  output [0:0]\dout_reg[0]_0 ;
  output [0:0]E;
  output [4:0]Q;
  output [0:0]empty_reg_0;
  output [4:0]\rptr_reg[4]_0 ;
  output \Read_Latency_Int_reg[17] ;
  output \Read_Latency_Int_reg[17]_0 ;
  output \Read_Latency_Int_reg[17]_1 ;
  output \Read_Latency_Int_reg[18] ;
  output \Read_Latency_Int_reg[18]_0 ;
  output \Read_Latency_Int_reg[18]_1 ;
  output \Read_Latency_Int_reg[19] ;
  output \Read_Latency_Int_reg[19]_0 ;
  output \Read_Latency_Int_reg[19]_1 ;
  output \Read_Latency_Int_reg[20] ;
  output \Read_Latency_Int_reg[20]_0 ;
  output \Read_Latency_Int_reg[20]_1 ;
  output \Read_Latency_Int_reg[21] ;
  output \Read_Latency_Int_reg[21]_0 ;
  output \Read_Latency_Int_reg[21]_1 ;
  output \Read_Latency_Int_reg[22] ;
  output \Read_Latency_Int_reg[22]_0 ;
  output \Read_Latency_Int_reg[22]_1 ;
  output \Read_Latency_Int_reg[23] ;
  output \Read_Latency_Int_reg[23]_0 ;
  output \Read_Latency_Int_reg[23]_1 ;
  output \Read_Latency_Int_reg[24] ;
  output \Read_Latency_Int_reg[24]_0 ;
  output \Read_Latency_Int_reg[24]_1 ;
  output \Read_Latency_Int_reg[25] ;
  output \Read_Latency_Int_reg[25]_0 ;
  output \Read_Latency_Int_reg[25]_1 ;
  output \Read_Latency_Int_reg[26] ;
  output \Read_Latency_Int_reg[26]_0 ;
  output \Read_Latency_Int_reg[26]_1 ;
  output \Read_Latency_Int_reg[27] ;
  output \Read_Latency_Int_reg[27]_0 ;
  output \Read_Latency_Int_reg[27]_1 ;
  output \Read_Latency_Int_reg[28] ;
  output \Read_Latency_Int_reg[28]_0 ;
  output \Read_Latency_Int_reg[28]_1 ;
  output \Read_Latency_Int_reg[29] ;
  output \Read_Latency_Int_reg[29]_0 ;
  output \Read_Latency_Int_reg[29]_1 ;
  output \Read_Latency_Int_reg[30] ;
  output \Read_Latency_Int_reg[30]_0 ;
  output \Read_Latency_Int_reg[30]_1 ;
  output \Read_Latency_Int_reg[31] ;
  output \Read_Latency_Int_reg[31]_0 ;
  output \Read_Latency_Int_reg[31]_1 ;
  output [30:0]D;
  output FSWI_Rd_Vld_reg_0;
  output FSWI_Rd_Vld_reg_1;
  output FSWI_Rd_Vld_reg_2;
  output FSWI_Rd_Vld_reg_3;
  output FSWI_Rd_Vld_reg_4;
  output FSWI_Rd_Vld_reg_5;
  output FSWI_Rd_Vld_reg_6;
  output FSWI_Rd_Vld_reg_7;
  output FSWI_Rd_Vld_reg_8;
  output FSWI_Rd_Vld_reg_9;
  output FSWI_Rd_Vld_reg_10;
  output FSWI_Rd_Vld_reg_11;
  output FSWI_Rd_Vld_reg_12;
  output FSWI_Rd_Vld_reg_13;
  output FSWI_Rd_Vld_reg_14;
  output FSWI_Rd_Vld_reg_15;
  output [30:0]\dout_reg[31]_0 ;
  output FSWI_Rd_Vld_reg_16;
  output FSWI_Rd_Vld_reg_17;
  output FSWI_Rd_Vld_reg_18;
  output FSWI_Rd_Vld_reg_19;
  output FSWI_Rd_Vld_reg_20;
  output FSWI_Rd_Vld_reg_21;
  output FSWI_Rd_Vld_reg_22;
  output FSWI_Rd_Vld_reg_23;
  output FSWI_Rd_Vld_reg_24;
  output FSWI_Rd_Vld_reg_25;
  output FSWI_Rd_Vld_reg_26;
  output FSWI_Rd_Vld_reg_27;
  output FSWI_Rd_Vld_reg_28;
  output FSWI_Rd_Vld_reg_29;
  output FSWI_Rd_Vld_reg_30;
  output FSWI_Rd_Vld_reg_31;
  output [30:0]\dout_reg[31]_1 ;
  output FSWI_Rd_Vld_reg_32;
  output FSWI_Rd_Vld_reg_33;
  output FSWI_Rd_Vld_reg_34;
  output FSWI_Rd_Vld_reg_35;
  output FSWI_Rd_Vld_reg_36;
  output FSWI_Rd_Vld_reg_37;
  output FSWI_Rd_Vld_reg_38;
  output FSWI_Rd_Vld_reg_39;
  output FSWI_Rd_Vld_reg_40;
  output FSWI_Rd_Vld_reg_41;
  output FSWI_Rd_Vld_reg_42;
  output FSWI_Rd_Vld_reg_43;
  output FSWI_Rd_Vld_reg_44;
  output FSWI_Rd_Vld_reg_45;
  output FSWI_Rd_Vld_reg_46;
  output FSWI_Rd_Vld_reg_47;
  input [0:0]SR;
  input core_aclk;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  input \wptr_reg[5]_0 ;
  input Use_Ext_Trigger;
  input Metrics_Cnt_En;
  input Last_fifo_Wr_en;
  input FSWI_Empty;
  input empty2__0;
  input \GEN_MUX_N_CNT.Add_in_reg[17] ;
  input [14:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  input [14:0]\GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  input \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18] ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19] ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20] ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21] ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22] ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23] ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24] ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25] ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26] ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27] ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28] ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29] ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30] ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  input \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  input \GEN_MUX_N_CNT.Add_in_reg[31]_9 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  input [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  input FBC_Rd_Vld_0;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  input FSWI_Rd_Vld_1;
  input [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ;
  input \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ;
  input [31:0]\dout_reg[31]_2 ;

  wire [30:0]D;
  wire [0:0]E;
  wire FBC_Rd_Vld_0;
  wire FSWI1_Empty;
  wire [31:1]FSWI1_Rd_Data;
  wire FSWI_Empty;
  wire FSWI_Rd_Vld_1;
  wire FSWI_Rd_Vld_reg;
  wire FSWI_Rd_Vld_reg_0;
  wire FSWI_Rd_Vld_reg_1;
  wire FSWI_Rd_Vld_reg_10;
  wire FSWI_Rd_Vld_reg_11;
  wire FSWI_Rd_Vld_reg_12;
  wire FSWI_Rd_Vld_reg_13;
  wire FSWI_Rd_Vld_reg_14;
  wire FSWI_Rd_Vld_reg_15;
  wire FSWI_Rd_Vld_reg_16;
  wire FSWI_Rd_Vld_reg_17;
  wire FSWI_Rd_Vld_reg_18;
  wire FSWI_Rd_Vld_reg_19;
  wire FSWI_Rd_Vld_reg_2;
  wire FSWI_Rd_Vld_reg_20;
  wire FSWI_Rd_Vld_reg_21;
  wire FSWI_Rd_Vld_reg_22;
  wire FSWI_Rd_Vld_reg_23;
  wire FSWI_Rd_Vld_reg_24;
  wire FSWI_Rd_Vld_reg_25;
  wire FSWI_Rd_Vld_reg_26;
  wire FSWI_Rd_Vld_reg_27;
  wire FSWI_Rd_Vld_reg_28;
  wire FSWI_Rd_Vld_reg_29;
  wire FSWI_Rd_Vld_reg_3;
  wire FSWI_Rd_Vld_reg_30;
  wire FSWI_Rd_Vld_reg_31;
  wire FSWI_Rd_Vld_reg_32;
  wire FSWI_Rd_Vld_reg_33;
  wire FSWI_Rd_Vld_reg_34;
  wire FSWI_Rd_Vld_reg_35;
  wire FSWI_Rd_Vld_reg_36;
  wire FSWI_Rd_Vld_reg_37;
  wire FSWI_Rd_Vld_reg_38;
  wire FSWI_Rd_Vld_reg_39;
  wire FSWI_Rd_Vld_reg_4;
  wire FSWI_Rd_Vld_reg_40;
  wire FSWI_Rd_Vld_reg_41;
  wire FSWI_Rd_Vld_reg_42;
  wire FSWI_Rd_Vld_reg_43;
  wire FSWI_Rd_Vld_reg_44;
  wire FSWI_Rd_Vld_reg_45;
  wire FSWI_Rd_Vld_reg_46;
  wire FSWI_Rd_Vld_reg_47;
  wire FSWI_Rd_Vld_reg_5;
  wire FSWI_Rd_Vld_reg_6;
  wire FSWI_Rd_Vld_reg_7;
  wire FSWI_Rd_Vld_reg_8;
  wire FSWI_Rd_Vld_reg_9;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  wire [14:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire [14:0]\GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_9 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] ;
  wire Last_fifo_Wr_en;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire \Read_Latency_Int_reg[17] ;
  wire \Read_Latency_Int_reg[17]_0 ;
  wire \Read_Latency_Int_reg[17]_1 ;
  wire \Read_Latency_Int_reg[18] ;
  wire \Read_Latency_Int_reg[18]_0 ;
  wire \Read_Latency_Int_reg[18]_1 ;
  wire \Read_Latency_Int_reg[19] ;
  wire \Read_Latency_Int_reg[19]_0 ;
  wire \Read_Latency_Int_reg[19]_1 ;
  wire \Read_Latency_Int_reg[20] ;
  wire \Read_Latency_Int_reg[20]_0 ;
  wire \Read_Latency_Int_reg[20]_1 ;
  wire \Read_Latency_Int_reg[21] ;
  wire \Read_Latency_Int_reg[21]_0 ;
  wire \Read_Latency_Int_reg[21]_1 ;
  wire \Read_Latency_Int_reg[22] ;
  wire \Read_Latency_Int_reg[22]_0 ;
  wire \Read_Latency_Int_reg[22]_1 ;
  wire \Read_Latency_Int_reg[23] ;
  wire \Read_Latency_Int_reg[23]_0 ;
  wire \Read_Latency_Int_reg[23]_1 ;
  wire \Read_Latency_Int_reg[24] ;
  wire \Read_Latency_Int_reg[24]_0 ;
  wire \Read_Latency_Int_reg[24]_1 ;
  wire \Read_Latency_Int_reg[25] ;
  wire \Read_Latency_Int_reg[25]_0 ;
  wire \Read_Latency_Int_reg[25]_1 ;
  wire \Read_Latency_Int_reg[26] ;
  wire \Read_Latency_Int_reg[26]_0 ;
  wire \Read_Latency_Int_reg[26]_1 ;
  wire \Read_Latency_Int_reg[27] ;
  wire \Read_Latency_Int_reg[27]_0 ;
  wire \Read_Latency_Int_reg[27]_1 ;
  wire \Read_Latency_Int_reg[28] ;
  wire \Read_Latency_Int_reg[28]_0 ;
  wire \Read_Latency_Int_reg[28]_1 ;
  wire \Read_Latency_Int_reg[29] ;
  wire \Read_Latency_Int_reg[29]_0 ;
  wire \Read_Latency_Int_reg[29]_1 ;
  wire \Read_Latency_Int_reg[30] ;
  wire \Read_Latency_Int_reg[30]_0 ;
  wire \Read_Latency_Int_reg[30]_1 ;
  wire \Read_Latency_Int_reg[31] ;
  wire \Read_Latency_Int_reg[31]_0 ;
  wire \Read_Latency_Int_reg[31]_1 ;
  wire [0:0]SR;
  wire Use_Ext_Trigger;
  wire core_aclk;
  wire [0:0]\dout_reg[0]_0 ;
  wire [30:0]\dout_reg[31]_0 ;
  wire [30:0]\dout_reg[31]_1 ;
  wire [31:0]\dout_reg[31]_2 ;
  wire empty0;
  wire empty2__0;
  wire empty_i_2__3_n_0;
  wire empty_i_3__5_n_0;
  wire empty_i_4__2_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__10;
  wire \rptr[0]_i_1__3_n_0 ;
  wire \rptr[1]_i_1__3_n_0 ;
  wire \rptr[2]_i_1__3_n_0 ;
  wire \rptr[3]_i_1__3_n_0 ;
  wire \rptr[4]_i_1__3_n_0 ;
  wire \rptr[5]_i_1__3_n_0 ;
  wire [4:0]\rptr_reg[4]_0 ;
  wire \wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FSWI_Rd_Vld_i_1
       (.I0(FSWI1_Empty),
        .I1(FSWI_Empty),
        .O(empty_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[17] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[17]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[17]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[18] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[18]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[18]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[19] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[19]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[19]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[20] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[20]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[20]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [3]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[21] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[21]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[21]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [4]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[22] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[22]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[22]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [5]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[23] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[23]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[23]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [6]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[24] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[24]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[24]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [7]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[25] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[25]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[25]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [8]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[26] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[26]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[26]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [9]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[27] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[27]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[27]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [10]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[28] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[28]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[28]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [11]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[29] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[29]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[29]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [12]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[30] ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[30]_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[30]_1 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [13]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .O(\Read_Latency_Int_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_8 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .O(\Read_Latency_Int_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 ),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [14]),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .O(\Read_Latency_Int_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(\dout_reg[0]_0 ),
        .O(FSWI_Rd_Vld_reg));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1 
       (.I0(FSWI_Rd_Vld_reg_9),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [9]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_25),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [9]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_41),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [9]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [9]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_9));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [9]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_25));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [9]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_41));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1 
       (.I0(FSWI_Rd_Vld_reg_10),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [10]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_26),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [10]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_42),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [10]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [10]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_10));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [10]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_26));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [10]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_42));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1 
       (.I0(FSWI_Rd_Vld_reg_11),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [11]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_27),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [11]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_43),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [11]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [11]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_11));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [11]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_27));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [11]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_43));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1 
       (.I0(FSWI_Rd_Vld_reg_12),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [12]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_28),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [12]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_44),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [12]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [12]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_12));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [12]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_28));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [12]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_44));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1 
       (.I0(FSWI_Rd_Vld_reg_13),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [13]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_29),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [13]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_45),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [13]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [13]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_13));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [13]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_29));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [13]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_45));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1 
       (.I0(FSWI_Rd_Vld_reg_14),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [14]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_30),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [14]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_46),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [14]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [14]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_14));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [14]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_30));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [14]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_46));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1 
       (.I0(FSWI_Rd_Vld_reg_15),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [15]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_31),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [15]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_47),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [15]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [15]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_15));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [15]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_31));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [15]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_47));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [16]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [16]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [16]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [16]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [16]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [16]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [17]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [17]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [17]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [17]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [17]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [17]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [18]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [18]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [18]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [18]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [18]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [18]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1 
       (.I0(FSWI_Rd_Vld_reg_0),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [0]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_16),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [0]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_32),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [0]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_16));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_32));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [19]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [19]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [19]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [19]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [19]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [19]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [20]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [20]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [20]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [20]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [20]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [20]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [21]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [21]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [21]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [21]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [21]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [21]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [22]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [22]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [22]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [22]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [22]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [22]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [23]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [23]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [23]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [23]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [23]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [23]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [24]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [24]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [24]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [24]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [24]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [24]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [25]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [25]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [25]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [25]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [25]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [25]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [26]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [26]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [26]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [26]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [26]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [26]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [27]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [27]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [27]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [27]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [27]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [27]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [28]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [28]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [28]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [28]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [28]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [28]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1 
       (.I0(FSWI_Rd_Vld_reg_1),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [1]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_17),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [1]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_33),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [1]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_1));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_17));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [1]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_33));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [29]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [29]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [29]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [29]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [29]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [29]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [30]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [30]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [30]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [30]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [30]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [30]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1 
       (.I0(FSWI_Rd_Vld_reg_2),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [2]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_18),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [2]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_34),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [2]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_2));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_18));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_34));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1 
       (.I0(FSWI_Rd_Vld_reg_3),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [3]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_19),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [3]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_35),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [3]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [3]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_3));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [3]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_19));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [3]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_35));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1 
       (.I0(FSWI_Rd_Vld_reg_4),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [4]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_20),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [4]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_36),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [4]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [4]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_4));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [4]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_20));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [4]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_36));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1 
       (.I0(FSWI_Rd_Vld_reg_5),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [5]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_21),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [5]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_37),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [5]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [5]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_5));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [5]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_21));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [5]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_37));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1 
       (.I0(FSWI_Rd_Vld_reg_6),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [6]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_22),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [6]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_38),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [6]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [6]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_6));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [6]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_22));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [6]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_38));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1 
       (.I0(FSWI_Rd_Vld_reg_7),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [7]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_23),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [7]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_39),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [7]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [7]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_7));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [7]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_23));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [7]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_39));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1 
       (.I0(FSWI_Rd_Vld_reg_8),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [8]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg_24),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [8]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ),
        .O(\dout_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg_40),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [8]),
        .I3(FBC_Rd_Vld_0),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] ),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\dout_reg[31]_1 [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [8]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ),
        .O(FSWI_Rd_Vld_reg_8));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [8]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ),
        .O(FSWI_Rd_Vld_reg_24));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ),
        .I3(FSWI_Rd_Vld_1),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [8]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ),
        .O(FSWI_Rd_Vld_reg_40));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [0]),
        .Q(\dout_reg[0]_0 ),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [10]),
        .Q(FSWI1_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [11]),
        .Q(FSWI1_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [12]),
        .Q(FSWI1_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [13]),
        .Q(FSWI1_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [14]),
        .Q(FSWI1_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [15]),
        .Q(FSWI1_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [16]),
        .Q(FSWI1_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [17]),
        .Q(FSWI1_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [18]),
        .Q(FSWI1_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [19]),
        .Q(FSWI1_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [1]),
        .Q(FSWI1_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [20]),
        .Q(FSWI1_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [21]),
        .Q(FSWI1_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [22]),
        .Q(FSWI1_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [23]),
        .Q(FSWI1_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [24]),
        .Q(FSWI1_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [25]),
        .Q(FSWI1_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [26]),
        .Q(FSWI1_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [27]),
        .Q(FSWI1_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [28]),
        .Q(FSWI1_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [29]),
        .Q(FSWI1_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [2]),
        .Q(FSWI1_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [30]),
        .Q(FSWI1_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [31]),
        .Q(FSWI1_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [3]),
        .Q(FSWI1_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [4]),
        .Q(FSWI1_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [5]),
        .Q(FSWI1_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [6]),
        .Q(FSWI1_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [7]),
        .Q(FSWI1_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [8]),
        .Q(FSWI1_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[31]_2 [9]),
        .Q(FSWI1_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000820000)) 
    empty_i_1__7
       (.I0(empty_i_2__3_n_0),
        .I1(\wptr_reg_n_0_[5] ),
        .I2(\rptr[5]_i_1__3_n_0 ),
        .I3(FSWI_Empty),
        .I4(empty2__0),
        .I5(FSWI1_Empty),
        .O(empty0));
  LUT6 #(
    .INIT(64'h0480804040080804)) 
    empty_i_2__3
       (.I0(Q[3]),
        .I1(empty_i_3__5_n_0),
        .I2(Q[4]),
        .I3(empty_i_4__2_n_0),
        .I4(\rptr_reg[4]_0 [3]),
        .I5(\rptr_reg[4]_0 [4]),
        .O(empty_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    empty_i_3__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\rptr_reg[4]_0 [0]),
        .I4(\rptr_reg[4]_0 [1]),
        .I5(\rptr_reg[4]_0 [2]),
        .O(empty_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_i_4__2
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .O(empty_i_4__2_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty0),
        .Q(FSWI1_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5_i_1__3
       (.I0(\wptr_reg[5]_0 ),
        .I1(Use_Ext_Trigger),
        .I2(Metrics_Cnt_En),
        .I3(Last_fifo_Wr_en),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__3 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(\rptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__3 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(\rptr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__3 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(\rptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__3 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(\rptr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__3 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(\rptr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__3 
       (.I0(\rptr_reg[4]_0 [3]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [0]),
        .I3(\rptr_reg[4]_0 [2]),
        .I4(\rptr_reg[4]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__3_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__3_n_0 ),
        .Q(\rptr_reg[4]_0 [0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__3_n_0 ),
        .Q(\rptr_reg[4]_0 [1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__3_n_0 ),
        .Q(\rptr_reg[4]_0 [2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__3_n_0 ),
        .Q(\rptr_reg[4]_0 [3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__3_n_0 ),
        .Q(\rptr_reg[4]_0 [4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__3_n_0 ),
        .Q(p_0_in),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__9 
       (.I0(Q[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__9 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__8 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__10[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__10[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* COUNTER_LOAD_VALUE = "0" *) (* C_AXI4LITE_CORE_CLK_ASYNC = "0" *) (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
(* C_ENABLE_ADVANCED = "1" *) (* C_ENABLE_EVENT_COUNT = "1" *) (* C_ENABLE_EVENT_LOG = "0" *) 
(* C_ENABLE_PROFILE = "0" *) (* C_ENABLE_TRACE = "0" *) (* C_EN_ALL_TRACE = "1" *) 
(* C_EN_AXI_DEBUG = "0" *) (* C_EN_EXT_EVENTS_FLAG = "0" *) (* C_EN_FIRST_READ_FLAG = "1" *) 
(* C_EN_FIRST_WRITE_FLAG = "1" *) (* C_EN_LAST_READ_FLAG = "1" *) (* C_EN_LAST_WRITE_FLAG = "1" *) 
(* C_EN_RD_ADD_FLAG = "1" *) (* C_EN_RESPONSE_FLAG = "1" *) (* C_EN_SW_REG_WR_FLAG = "0" *) 
(* C_EN_TRIGGER = "0" *) (* C_EN_WR_ADD_FLAG = "1" *) (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT1_FIFO_ENABLE = "1" *) (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT4_FIFO_ENABLE = "1" *) (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT7_FIFO_ENABLE = "1" *) (* C_FAMILY = "zynq" *) (* C_FIFO_AXIS_DEPTH = "32" *) 
(* C_FIFO_AXIS_SYNC = "0" *) (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
(* C_GLOBAL_COUNT_WIDTH = "32" *) (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) (* C_INSTANCE = "top_axi_perf_mon_0_0" *) 
(* C_LITE_ADDRESS_WIDTH = "16" *) (* C_LOG_DATA_OFFLD = "0" *) (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
(* C_METRIC_COUNT_SCALE = "1" *) (* C_METRIC_COUNT_WIDTH = "32" *) (* C_NUM_MONITOR_SLOTS = "2" *) 
(* C_NUM_OF_COUNTERS = "3" *) (* C_REG_ALL_MONITOR_SIGNALS = "0" *) (* C_SHOW_AXIS_TDEST = "0" *) 
(* C_SHOW_AXIS_TID = "0" *) (* C_SHOW_AXIS_TUSER = "0" *) (* C_SHOW_AXI_IDS = "0" *) 
(* C_SHOW_AXI_LEN = "0" *) (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_0_AXIS_TID_WIDTH = "1" *) (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_0_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_0_AXI_AWLEN = "7" *) (* C_SLOT_0_AXI_DATA_WIDTH = "32" *) (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_0_AXI_LOCK = "0" *) (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_0_FIFO_ENABLE = "0" *) 
(* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_1_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_1_AXI_AWLEN = "7" *) 
(* C_SLOT_1_AXI_DATA_WIDTH = "32" *) (* C_SLOT_1_AXI_ID_WIDTH = "1" *) (* C_SLOT_1_AXI_LOCK = "0" *) 
(* C_SLOT_1_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_1_FIFO_ENABLE = "0" *) (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_2_AXI_AWLEN = "7" *) (* C_SLOT_2_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_2_AXI_ID_WIDTH = "1" *) (* C_SLOT_2_AXI_LOCK = "0" *) (* C_SLOT_2_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_2_FIFO_ENABLE = "1" *) (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_3_AXIS_TID_WIDTH = "1" *) (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_3_AXI_AWLEN = "7" *) (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_3_AXI_LOCK = "0" *) (* C_SLOT_3_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_3_FIFO_ENABLE = "1" *) 
(* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_4_AXI_AWLEN = "7" *) 
(* C_SLOT_4_AXI_DATA_WIDTH = "32" *) (* C_SLOT_4_AXI_ID_WIDTH = "1" *) (* C_SLOT_4_AXI_LOCK = "0" *) 
(* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_4_FIFO_ENABLE = "1" *) (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_5_AXI_AWLEN = "7" *) (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_5_AXI_ID_WIDTH = "1" *) (* C_SLOT_5_AXI_LOCK = "0" *) (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_5_FIFO_ENABLE = "1" *) (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_6_AXIS_TID_WIDTH = "1" *) (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_6_AXI_AWLEN = "7" *) (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_6_AXI_LOCK = "0" *) (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_6_FIFO_ENABLE = "1" *) 
(* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_7_AXI_AWLEN = "7" *) 
(* C_SLOT_7_AXI_DATA_WIDTH = "32" *) (* C_SLOT_7_AXI_ID_WIDTH = "1" *) (* C_SLOT_7_AXI_LOCK = "0" *) 
(* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_7_FIFO_ENABLE = "1" *) (* C_SUPPORT_ID_REFLECTION = "0" *) 
(* C_S_AXI4_BASEADDR = "-1" *) (* C_S_AXI4_HIGHADDR = "0" *) (* C_S_AXI_ADDR_WIDTH = "16" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "1" *) (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ENABLE_EXT_EVENTS = "0" *) (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_1_AXI_PROTOCOL = "AXI4" *) (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_2_AXI_PROTOCOL = "AXI4" *) (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_4_AXI_PROTOCOL = "AXI4" *) (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_5_AXI_PROTOCOL = "AXI4" *) (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_7_AXI_PROTOCOL = "AXI4" *) (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
(* S_AXI_OFFLD_ID_WIDTH = "1" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awid,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bid,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_arid,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rid,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axis_aclk,
    slot_0_axis_aresetn,
    slot_0_axis_tvalid,
    slot_0_axis_tready,
    slot_0_axis_tdata,
    slot_0_axis_tstrb,
    slot_0_axis_tkeep,
    slot_0_axis_tlast,
    slot_0_axis_tid,
    slot_0_axis_tdest,
    slot_0_axis_tuser,
    slot_0_ext_trig,
    slot_0_ext_trig_stop,
    slot_1_axi_aclk,
    slot_1_axi_aresetn,
    slot_1_axi_awid,
    slot_1_axi_awaddr,
    slot_1_axi_awprot,
    slot_1_axi_awlen,
    slot_1_axi_awsize,
    slot_1_axi_awburst,
    slot_1_axi_awcache,
    slot_1_axi_awlock,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_wdata,
    slot_1_axi_wstrb,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_bid,
    slot_1_axi_bresp,
    slot_1_axi_bvalid,
    slot_1_axi_bready,
    slot_1_axi_arid,
    slot_1_axi_araddr,
    slot_1_axi_arlen,
    slot_1_axi_arsize,
    slot_1_axi_arburst,
    slot_1_axi_arcache,
    slot_1_axi_arprot,
    slot_1_axi_arlock,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_rid,
    slot_1_axi_rdata,
    slot_1_axi_rresp,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axis_aclk,
    slot_1_axis_aresetn,
    slot_1_axis_tvalid,
    slot_1_axis_tready,
    slot_1_axis_tdata,
    slot_1_axis_tstrb,
    slot_1_axis_tkeep,
    slot_1_axis_tlast,
    slot_1_axis_tid,
    slot_1_axis_tdest,
    slot_1_axis_tuser,
    slot_1_ext_trig,
    slot_1_ext_trig_stop,
    slot_2_axi_aclk,
    slot_2_axi_aresetn,
    slot_2_axi_awid,
    slot_2_axi_awaddr,
    slot_2_axi_awprot,
    slot_2_axi_awlen,
    slot_2_axi_awsize,
    slot_2_axi_awburst,
    slot_2_axi_awcache,
    slot_2_axi_awlock,
    slot_2_axi_awvalid,
    slot_2_axi_awready,
    slot_2_axi_wdata,
    slot_2_axi_wstrb,
    slot_2_axi_wlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    slot_2_axi_bid,
    slot_2_axi_bresp,
    slot_2_axi_bvalid,
    slot_2_axi_bready,
    slot_2_axi_arid,
    slot_2_axi_araddr,
    slot_2_axi_arlen,
    slot_2_axi_arsize,
    slot_2_axi_arburst,
    slot_2_axi_arcache,
    slot_2_axi_arprot,
    slot_2_axi_arlock,
    slot_2_axi_arvalid,
    slot_2_axi_arready,
    slot_2_axi_rid,
    slot_2_axi_rdata,
    slot_2_axi_rresp,
    slot_2_axi_rlast,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    slot_2_axis_aclk,
    slot_2_axis_aresetn,
    slot_2_axis_tvalid,
    slot_2_axis_tready,
    slot_2_axis_tdata,
    slot_2_axis_tstrb,
    slot_2_axis_tkeep,
    slot_2_axis_tlast,
    slot_2_axis_tid,
    slot_2_axis_tdest,
    slot_2_axis_tuser,
    slot_2_ext_trig,
    slot_2_ext_trig_stop,
    slot_3_axi_aclk,
    slot_3_axi_aresetn,
    slot_3_axi_awid,
    slot_3_axi_awaddr,
    slot_3_axi_awprot,
    slot_3_axi_awlen,
    slot_3_axi_awsize,
    slot_3_axi_awburst,
    slot_3_axi_awcache,
    slot_3_axi_awlock,
    slot_3_axi_awvalid,
    slot_3_axi_awready,
    slot_3_axi_wdata,
    slot_3_axi_wstrb,
    slot_3_axi_wlast,
    slot_3_axi_wvalid,
    slot_3_axi_wready,
    slot_3_axi_bid,
    slot_3_axi_bresp,
    slot_3_axi_bvalid,
    slot_3_axi_bready,
    slot_3_axi_arid,
    slot_3_axi_araddr,
    slot_3_axi_arlen,
    slot_3_axi_arsize,
    slot_3_axi_arburst,
    slot_3_axi_arcache,
    slot_3_axi_arprot,
    slot_3_axi_arlock,
    slot_3_axi_arvalid,
    slot_3_axi_arready,
    slot_3_axi_rid,
    slot_3_axi_rdata,
    slot_3_axi_rresp,
    slot_3_axi_rlast,
    slot_3_axi_rvalid,
    slot_3_axi_rready,
    slot_3_axis_aclk,
    slot_3_axis_aresetn,
    slot_3_axis_tvalid,
    slot_3_axis_tready,
    slot_3_axis_tdata,
    slot_3_axis_tstrb,
    slot_3_axis_tkeep,
    slot_3_axis_tlast,
    slot_3_axis_tid,
    slot_3_axis_tdest,
    slot_3_axis_tuser,
    slot_3_ext_trig,
    slot_3_ext_trig_stop,
    slot_4_axi_aclk,
    slot_4_axi_aresetn,
    slot_4_axi_awid,
    slot_4_axi_awaddr,
    slot_4_axi_awprot,
    slot_4_axi_awlen,
    slot_4_axi_awsize,
    slot_4_axi_awburst,
    slot_4_axi_awcache,
    slot_4_axi_awlock,
    slot_4_axi_awvalid,
    slot_4_axi_awready,
    slot_4_axi_wdata,
    slot_4_axi_wstrb,
    slot_4_axi_wlast,
    slot_4_axi_wvalid,
    slot_4_axi_wready,
    slot_4_axi_bid,
    slot_4_axi_bresp,
    slot_4_axi_bvalid,
    slot_4_axi_bready,
    slot_4_axi_arid,
    slot_4_axi_araddr,
    slot_4_axi_arlen,
    slot_4_axi_arsize,
    slot_4_axi_arburst,
    slot_4_axi_arcache,
    slot_4_axi_arprot,
    slot_4_axi_arlock,
    slot_4_axi_arvalid,
    slot_4_axi_arready,
    slot_4_axi_rid,
    slot_4_axi_rdata,
    slot_4_axi_rresp,
    slot_4_axi_rlast,
    slot_4_axi_rvalid,
    slot_4_axi_rready,
    slot_4_axis_aclk,
    slot_4_axis_aresetn,
    slot_4_axis_tvalid,
    slot_4_axis_tready,
    slot_4_axis_tdata,
    slot_4_axis_tstrb,
    slot_4_axis_tkeep,
    slot_4_axis_tlast,
    slot_4_axis_tid,
    slot_4_axis_tdest,
    slot_4_axis_tuser,
    slot_4_ext_trig,
    slot_4_ext_trig_stop,
    slot_5_axi_aclk,
    slot_5_axi_aresetn,
    slot_5_axi_awid,
    slot_5_axi_awaddr,
    slot_5_axi_awprot,
    slot_5_axi_awlen,
    slot_5_axi_awsize,
    slot_5_axi_awburst,
    slot_5_axi_awcache,
    slot_5_axi_awlock,
    slot_5_axi_awvalid,
    slot_5_axi_awready,
    slot_5_axi_wdata,
    slot_5_axi_wstrb,
    slot_5_axi_wlast,
    slot_5_axi_wvalid,
    slot_5_axi_wready,
    slot_5_axi_bid,
    slot_5_axi_bresp,
    slot_5_axi_bvalid,
    slot_5_axi_bready,
    slot_5_axi_arid,
    slot_5_axi_araddr,
    slot_5_axi_arlen,
    slot_5_axi_arsize,
    slot_5_axi_arburst,
    slot_5_axi_arcache,
    slot_5_axi_arprot,
    slot_5_axi_arlock,
    slot_5_axi_arvalid,
    slot_5_axi_arready,
    slot_5_axi_rid,
    slot_5_axi_rdata,
    slot_5_axi_rresp,
    slot_5_axi_rlast,
    slot_5_axi_rvalid,
    slot_5_axi_rready,
    slot_5_axis_aclk,
    slot_5_axis_aresetn,
    slot_5_axis_tvalid,
    slot_5_axis_tready,
    slot_5_axis_tdata,
    slot_5_axis_tstrb,
    slot_5_axis_tkeep,
    slot_5_axis_tlast,
    slot_5_axis_tid,
    slot_5_axis_tdest,
    slot_5_axis_tuser,
    slot_5_ext_trig,
    slot_5_ext_trig_stop,
    slot_6_axi_aclk,
    slot_6_axi_aresetn,
    slot_6_axi_awid,
    slot_6_axi_awaddr,
    slot_6_axi_awprot,
    slot_6_axi_awlen,
    slot_6_axi_awsize,
    slot_6_axi_awburst,
    slot_6_axi_awcache,
    slot_6_axi_awlock,
    slot_6_axi_awvalid,
    slot_6_axi_awready,
    slot_6_axi_wdata,
    slot_6_axi_wstrb,
    slot_6_axi_wlast,
    slot_6_axi_wvalid,
    slot_6_axi_wready,
    slot_6_axi_bid,
    slot_6_axi_bresp,
    slot_6_axi_bvalid,
    slot_6_axi_bready,
    slot_6_axi_arid,
    slot_6_axi_araddr,
    slot_6_axi_arlen,
    slot_6_axi_arsize,
    slot_6_axi_arburst,
    slot_6_axi_arcache,
    slot_6_axi_arprot,
    slot_6_axi_arlock,
    slot_6_axi_arvalid,
    slot_6_axi_arready,
    slot_6_axi_rid,
    slot_6_axi_rdata,
    slot_6_axi_rresp,
    slot_6_axi_rlast,
    slot_6_axi_rvalid,
    slot_6_axi_rready,
    slot_6_axis_aclk,
    slot_6_axis_aresetn,
    slot_6_axis_tvalid,
    slot_6_axis_tready,
    slot_6_axis_tdata,
    slot_6_axis_tstrb,
    slot_6_axis_tkeep,
    slot_6_axis_tlast,
    slot_6_axis_tid,
    slot_6_axis_tdest,
    slot_6_axis_tuser,
    slot_6_ext_trig,
    slot_6_ext_trig_stop,
    slot_7_axi_aclk,
    slot_7_axi_aresetn,
    slot_7_axi_awid,
    slot_7_axi_awaddr,
    slot_7_axi_awprot,
    slot_7_axi_awlen,
    slot_7_axi_awsize,
    slot_7_axi_awburst,
    slot_7_axi_awcache,
    slot_7_axi_awlock,
    slot_7_axi_awvalid,
    slot_7_axi_awready,
    slot_7_axi_wdata,
    slot_7_axi_wstrb,
    slot_7_axi_wlast,
    slot_7_axi_wvalid,
    slot_7_axi_wready,
    slot_7_axi_bid,
    slot_7_axi_bresp,
    slot_7_axi_bvalid,
    slot_7_axi_bready,
    slot_7_axi_arid,
    slot_7_axi_araddr,
    slot_7_axi_arlen,
    slot_7_axi_arsize,
    slot_7_axi_arburst,
    slot_7_axi_arcache,
    slot_7_axi_arprot,
    slot_7_axi_arlock,
    slot_7_axi_arvalid,
    slot_7_axi_arready,
    slot_7_axi_rid,
    slot_7_axi_rdata,
    slot_7_axi_rresp,
    slot_7_axi_rlast,
    slot_7_axi_rvalid,
    slot_7_axi_rready,
    slot_7_axis_aclk,
    slot_7_axis_aresetn,
    slot_7_axis_tvalid,
    slot_7_axis_tready,
    slot_7_axis_tdata,
    slot_7_axis_tstrb,
    slot_7_axis_tkeep,
    slot_7_axis_tlast,
    slot_7_axis_tid,
    slot_7_axis_tdest,
    slot_7_axis_tuser,
    slot_7_ext_trig,
    slot_7_ext_trig_stop,
    ext_clk_0,
    ext_rstn_0,
    ext_event_0_cnt_start,
    ext_event_0_cnt_stop,
    ext_event_0,
    ext_clk_1,
    ext_rstn_1,
    ext_event_1_cnt_start,
    ext_event_1_cnt_stop,
    ext_event_1,
    ext_clk_2,
    ext_rstn_2,
    ext_event_2_cnt_start,
    ext_event_2_cnt_stop,
    ext_event_2,
    ext_clk_3,
    ext_rstn_3,
    ext_event_3_cnt_start,
    ext_event_3_cnt_stop,
    ext_event_3,
    ext_clk_4,
    ext_rstn_4,
    ext_event_4_cnt_start,
    ext_event_4_cnt_stop,
    ext_event_4,
    ext_clk_5,
    ext_rstn_5,
    ext_event_5_cnt_start,
    ext_event_5_cnt_stop,
    ext_event_5,
    ext_clk_6,
    ext_rstn_6,
    ext_event_6_cnt_start,
    ext_event_6_cnt_stop,
    ext_event_6,
    ext_clk_7,
    ext_rstn_7,
    ext_event_7_cnt_start,
    ext_event_7_cnt_stop,
    ext_event_7,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tvalid,
    m_axis_tid,
    m_axis_tready,
    s_axi_offld_aclk,
    s_axi_offld_aresetn,
    s_axi_offld_araddr,
    s_axi_offld_arvalid,
    s_axi_offld_arlen,
    s_axi_offld_arid,
    s_axi_offld_arready,
    s_axi_offld_rready,
    s_axi_offld_rdata,
    s_axi_offld_rresp,
    s_axi_offld_rvalid,
    s_axi_offld_rid,
    s_axi_offld_rlast,
    interrupt,
    trigger_in,
    trigger_in_ack);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [15:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [0:0]s_axi_awid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [0:0]s_axi_bid;
  input s_axi_bready;
  input [15:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_arid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  output [0:0]s_axi_rid;
  input s_axi_rready;
  input slot_0_axi_aclk;
  input slot_0_axi_aresetn;
  input [0:0]slot_0_axi_awid;
  input [31:0]slot_0_axi_awaddr;
  input [2:0]slot_0_axi_awprot;
  input [7:0]slot_0_axi_awlen;
  input [2:0]slot_0_axi_awsize;
  input [1:0]slot_0_axi_awburst;
  input [3:0]slot_0_axi_awcache;
  input [0:0]slot_0_axi_awlock;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input [31:0]slot_0_axi_wdata;
  input [3:0]slot_0_axi_wstrb;
  input slot_0_axi_wlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input [0:0]slot_0_axi_bid;
  input [1:0]slot_0_axi_bresp;
  input slot_0_axi_bvalid;
  input slot_0_axi_bready;
  input [0:0]slot_0_axi_arid;
  input [31:0]slot_0_axi_araddr;
  input [7:0]slot_0_axi_arlen;
  input [2:0]slot_0_axi_arsize;
  input [1:0]slot_0_axi_arburst;
  input [3:0]slot_0_axi_arcache;
  input [2:0]slot_0_axi_arprot;
  input [0:0]slot_0_axi_arlock;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input [0:0]slot_0_axi_rid;
  input [31:0]slot_0_axi_rdata;
  input [1:0]slot_0_axi_rresp;
  input slot_0_axi_rlast;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axis_aclk;
  input slot_0_axis_aresetn;
  input slot_0_axis_tvalid;
  input slot_0_axis_tready;
  input [31:0]slot_0_axis_tdata;
  input [3:0]slot_0_axis_tstrb;
  input [3:0]slot_0_axis_tkeep;
  input slot_0_axis_tlast;
  input [0:0]slot_0_axis_tid;
  input [0:0]slot_0_axis_tdest;
  input [0:0]slot_0_axis_tuser;
  input slot_0_ext_trig;
  input slot_0_ext_trig_stop;
  input slot_1_axi_aclk;
  input slot_1_axi_aresetn;
  input [0:0]slot_1_axi_awid;
  input [31:0]slot_1_axi_awaddr;
  input [2:0]slot_1_axi_awprot;
  input [7:0]slot_1_axi_awlen;
  input [2:0]slot_1_axi_awsize;
  input [1:0]slot_1_axi_awburst;
  input [3:0]slot_1_axi_awcache;
  input [0:0]slot_1_axi_awlock;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input [31:0]slot_1_axi_wdata;
  input [3:0]slot_1_axi_wstrb;
  input slot_1_axi_wlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [0:0]slot_1_axi_bid;
  input [1:0]slot_1_axi_bresp;
  input slot_1_axi_bvalid;
  input slot_1_axi_bready;
  input [0:0]slot_1_axi_arid;
  input [31:0]slot_1_axi_araddr;
  input [7:0]slot_1_axi_arlen;
  input [2:0]slot_1_axi_arsize;
  input [1:0]slot_1_axi_arburst;
  input [3:0]slot_1_axi_arcache;
  input [2:0]slot_1_axi_arprot;
  input [0:0]slot_1_axi_arlock;
  input slot_1_axi_arvalid;
  input slot_1_axi_arready;
  input [0:0]slot_1_axi_rid;
  input [31:0]slot_1_axi_rdata;
  input [1:0]slot_1_axi_rresp;
  input slot_1_axi_rlast;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axis_aclk;
  input slot_1_axis_aresetn;
  input slot_1_axis_tvalid;
  input slot_1_axis_tready;
  input [31:0]slot_1_axis_tdata;
  input [3:0]slot_1_axis_tstrb;
  input [3:0]slot_1_axis_tkeep;
  input slot_1_axis_tlast;
  input [0:0]slot_1_axis_tid;
  input [0:0]slot_1_axis_tdest;
  input [0:0]slot_1_axis_tuser;
  input slot_1_ext_trig;
  input slot_1_ext_trig_stop;
  input slot_2_axi_aclk;
  input slot_2_axi_aresetn;
  input [0:0]slot_2_axi_awid;
  input [31:0]slot_2_axi_awaddr;
  input [2:0]slot_2_axi_awprot;
  input [7:0]slot_2_axi_awlen;
  input [2:0]slot_2_axi_awsize;
  input [1:0]slot_2_axi_awburst;
  input [3:0]slot_2_axi_awcache;
  input [0:0]slot_2_axi_awlock;
  input slot_2_axi_awvalid;
  input slot_2_axi_awready;
  input [31:0]slot_2_axi_wdata;
  input [3:0]slot_2_axi_wstrb;
  input slot_2_axi_wlast;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input [0:0]slot_2_axi_bid;
  input [1:0]slot_2_axi_bresp;
  input slot_2_axi_bvalid;
  input slot_2_axi_bready;
  input [0:0]slot_2_axi_arid;
  input [31:0]slot_2_axi_araddr;
  input [7:0]slot_2_axi_arlen;
  input [2:0]slot_2_axi_arsize;
  input [1:0]slot_2_axi_arburst;
  input [3:0]slot_2_axi_arcache;
  input [2:0]slot_2_axi_arprot;
  input [0:0]slot_2_axi_arlock;
  input slot_2_axi_arvalid;
  input slot_2_axi_arready;
  input [0:0]slot_2_axi_rid;
  input [31:0]slot_2_axi_rdata;
  input [1:0]slot_2_axi_rresp;
  input slot_2_axi_rlast;
  input slot_2_axi_rvalid;
  input slot_2_axi_rready;
  input slot_2_axis_aclk;
  input slot_2_axis_aresetn;
  input slot_2_axis_tvalid;
  input slot_2_axis_tready;
  input [31:0]slot_2_axis_tdata;
  input [3:0]slot_2_axis_tstrb;
  input [3:0]slot_2_axis_tkeep;
  input slot_2_axis_tlast;
  input [0:0]slot_2_axis_tid;
  input [0:0]slot_2_axis_tdest;
  input [0:0]slot_2_axis_tuser;
  input slot_2_ext_trig;
  input slot_2_ext_trig_stop;
  input slot_3_axi_aclk;
  input slot_3_axi_aresetn;
  input [0:0]slot_3_axi_awid;
  input [31:0]slot_3_axi_awaddr;
  input [2:0]slot_3_axi_awprot;
  input [7:0]slot_3_axi_awlen;
  input [2:0]slot_3_axi_awsize;
  input [1:0]slot_3_axi_awburst;
  input [3:0]slot_3_axi_awcache;
  input [0:0]slot_3_axi_awlock;
  input slot_3_axi_awvalid;
  input slot_3_axi_awready;
  input [31:0]slot_3_axi_wdata;
  input [3:0]slot_3_axi_wstrb;
  input slot_3_axi_wlast;
  input slot_3_axi_wvalid;
  input slot_3_axi_wready;
  input [0:0]slot_3_axi_bid;
  input [1:0]slot_3_axi_bresp;
  input slot_3_axi_bvalid;
  input slot_3_axi_bready;
  input [0:0]slot_3_axi_arid;
  input [31:0]slot_3_axi_araddr;
  input [7:0]slot_3_axi_arlen;
  input [2:0]slot_3_axi_arsize;
  input [1:0]slot_3_axi_arburst;
  input [3:0]slot_3_axi_arcache;
  input [2:0]slot_3_axi_arprot;
  input [0:0]slot_3_axi_arlock;
  input slot_3_axi_arvalid;
  input slot_3_axi_arready;
  input [0:0]slot_3_axi_rid;
  input [31:0]slot_3_axi_rdata;
  input [1:0]slot_3_axi_rresp;
  input slot_3_axi_rlast;
  input slot_3_axi_rvalid;
  input slot_3_axi_rready;
  input slot_3_axis_aclk;
  input slot_3_axis_aresetn;
  input slot_3_axis_tvalid;
  input slot_3_axis_tready;
  input [31:0]slot_3_axis_tdata;
  input [3:0]slot_3_axis_tstrb;
  input [3:0]slot_3_axis_tkeep;
  input slot_3_axis_tlast;
  input [0:0]slot_3_axis_tid;
  input [0:0]slot_3_axis_tdest;
  input [0:0]slot_3_axis_tuser;
  input slot_3_ext_trig;
  input slot_3_ext_trig_stop;
  input slot_4_axi_aclk;
  input slot_4_axi_aresetn;
  input [0:0]slot_4_axi_awid;
  input [31:0]slot_4_axi_awaddr;
  input [2:0]slot_4_axi_awprot;
  input [7:0]slot_4_axi_awlen;
  input [2:0]slot_4_axi_awsize;
  input [1:0]slot_4_axi_awburst;
  input [3:0]slot_4_axi_awcache;
  input [0:0]slot_4_axi_awlock;
  input slot_4_axi_awvalid;
  input slot_4_axi_awready;
  input [31:0]slot_4_axi_wdata;
  input [3:0]slot_4_axi_wstrb;
  input slot_4_axi_wlast;
  input slot_4_axi_wvalid;
  input slot_4_axi_wready;
  input [0:0]slot_4_axi_bid;
  input [1:0]slot_4_axi_bresp;
  input slot_4_axi_bvalid;
  input slot_4_axi_bready;
  input [0:0]slot_4_axi_arid;
  input [31:0]slot_4_axi_araddr;
  input [7:0]slot_4_axi_arlen;
  input [2:0]slot_4_axi_arsize;
  input [1:0]slot_4_axi_arburst;
  input [3:0]slot_4_axi_arcache;
  input [2:0]slot_4_axi_arprot;
  input [0:0]slot_4_axi_arlock;
  input slot_4_axi_arvalid;
  input slot_4_axi_arready;
  input [0:0]slot_4_axi_rid;
  input [31:0]slot_4_axi_rdata;
  input [1:0]slot_4_axi_rresp;
  input slot_4_axi_rlast;
  input slot_4_axi_rvalid;
  input slot_4_axi_rready;
  input slot_4_axis_aclk;
  input slot_4_axis_aresetn;
  input slot_4_axis_tvalid;
  input slot_4_axis_tready;
  input [31:0]slot_4_axis_tdata;
  input [3:0]slot_4_axis_tstrb;
  input [3:0]slot_4_axis_tkeep;
  input slot_4_axis_tlast;
  input [0:0]slot_4_axis_tid;
  input [0:0]slot_4_axis_tdest;
  input [0:0]slot_4_axis_tuser;
  input slot_4_ext_trig;
  input slot_4_ext_trig_stop;
  input slot_5_axi_aclk;
  input slot_5_axi_aresetn;
  input [0:0]slot_5_axi_awid;
  input [31:0]slot_5_axi_awaddr;
  input [2:0]slot_5_axi_awprot;
  input [7:0]slot_5_axi_awlen;
  input [2:0]slot_5_axi_awsize;
  input [1:0]slot_5_axi_awburst;
  input [3:0]slot_5_axi_awcache;
  input [0:0]slot_5_axi_awlock;
  input slot_5_axi_awvalid;
  input slot_5_axi_awready;
  input [31:0]slot_5_axi_wdata;
  input [3:0]slot_5_axi_wstrb;
  input slot_5_axi_wlast;
  input slot_5_axi_wvalid;
  input slot_5_axi_wready;
  input [0:0]slot_5_axi_bid;
  input [1:0]slot_5_axi_bresp;
  input slot_5_axi_bvalid;
  input slot_5_axi_bready;
  input [0:0]slot_5_axi_arid;
  input [31:0]slot_5_axi_araddr;
  input [7:0]slot_5_axi_arlen;
  input [2:0]slot_5_axi_arsize;
  input [1:0]slot_5_axi_arburst;
  input [3:0]slot_5_axi_arcache;
  input [2:0]slot_5_axi_arprot;
  input [0:0]slot_5_axi_arlock;
  input slot_5_axi_arvalid;
  input slot_5_axi_arready;
  input [0:0]slot_5_axi_rid;
  input [31:0]slot_5_axi_rdata;
  input [1:0]slot_5_axi_rresp;
  input slot_5_axi_rlast;
  input slot_5_axi_rvalid;
  input slot_5_axi_rready;
  input slot_5_axis_aclk;
  input slot_5_axis_aresetn;
  input slot_5_axis_tvalid;
  input slot_5_axis_tready;
  input [31:0]slot_5_axis_tdata;
  input [3:0]slot_5_axis_tstrb;
  input [3:0]slot_5_axis_tkeep;
  input slot_5_axis_tlast;
  input [0:0]slot_5_axis_tid;
  input [0:0]slot_5_axis_tdest;
  input [0:0]slot_5_axis_tuser;
  input slot_5_ext_trig;
  input slot_5_ext_trig_stop;
  input slot_6_axi_aclk;
  input slot_6_axi_aresetn;
  input [0:0]slot_6_axi_awid;
  input [31:0]slot_6_axi_awaddr;
  input [2:0]slot_6_axi_awprot;
  input [7:0]slot_6_axi_awlen;
  input [2:0]slot_6_axi_awsize;
  input [1:0]slot_6_axi_awburst;
  input [3:0]slot_6_axi_awcache;
  input [0:0]slot_6_axi_awlock;
  input slot_6_axi_awvalid;
  input slot_6_axi_awready;
  input [31:0]slot_6_axi_wdata;
  input [3:0]slot_6_axi_wstrb;
  input slot_6_axi_wlast;
  input slot_6_axi_wvalid;
  input slot_6_axi_wready;
  input [0:0]slot_6_axi_bid;
  input [1:0]slot_6_axi_bresp;
  input slot_6_axi_bvalid;
  input slot_6_axi_bready;
  input [0:0]slot_6_axi_arid;
  input [31:0]slot_6_axi_araddr;
  input [7:0]slot_6_axi_arlen;
  input [2:0]slot_6_axi_arsize;
  input [1:0]slot_6_axi_arburst;
  input [3:0]slot_6_axi_arcache;
  input [2:0]slot_6_axi_arprot;
  input [0:0]slot_6_axi_arlock;
  input slot_6_axi_arvalid;
  input slot_6_axi_arready;
  input [0:0]slot_6_axi_rid;
  input [31:0]slot_6_axi_rdata;
  input [1:0]slot_6_axi_rresp;
  input slot_6_axi_rlast;
  input slot_6_axi_rvalid;
  input slot_6_axi_rready;
  input slot_6_axis_aclk;
  input slot_6_axis_aresetn;
  input slot_6_axis_tvalid;
  input slot_6_axis_tready;
  input [31:0]slot_6_axis_tdata;
  input [3:0]slot_6_axis_tstrb;
  input [3:0]slot_6_axis_tkeep;
  input slot_6_axis_tlast;
  input [0:0]slot_6_axis_tid;
  input [0:0]slot_6_axis_tdest;
  input [0:0]slot_6_axis_tuser;
  input slot_6_ext_trig;
  input slot_6_ext_trig_stop;
  input slot_7_axi_aclk;
  input slot_7_axi_aresetn;
  input [0:0]slot_7_axi_awid;
  input [31:0]slot_7_axi_awaddr;
  input [2:0]slot_7_axi_awprot;
  input [7:0]slot_7_axi_awlen;
  input [2:0]slot_7_axi_awsize;
  input [1:0]slot_7_axi_awburst;
  input [3:0]slot_7_axi_awcache;
  input [0:0]slot_7_axi_awlock;
  input slot_7_axi_awvalid;
  input slot_7_axi_awready;
  input [31:0]slot_7_axi_wdata;
  input [3:0]slot_7_axi_wstrb;
  input slot_7_axi_wlast;
  input slot_7_axi_wvalid;
  input slot_7_axi_wready;
  input [0:0]slot_7_axi_bid;
  input [1:0]slot_7_axi_bresp;
  input slot_7_axi_bvalid;
  input slot_7_axi_bready;
  input [0:0]slot_7_axi_arid;
  input [31:0]slot_7_axi_araddr;
  input [7:0]slot_7_axi_arlen;
  input [2:0]slot_7_axi_arsize;
  input [1:0]slot_7_axi_arburst;
  input [3:0]slot_7_axi_arcache;
  input [2:0]slot_7_axi_arprot;
  input [0:0]slot_7_axi_arlock;
  input slot_7_axi_arvalid;
  input slot_7_axi_arready;
  input [0:0]slot_7_axi_rid;
  input [31:0]slot_7_axi_rdata;
  input [1:0]slot_7_axi_rresp;
  input slot_7_axi_rlast;
  input slot_7_axi_rvalid;
  input slot_7_axi_rready;
  input slot_7_axis_aclk;
  input slot_7_axis_aresetn;
  input slot_7_axis_tvalid;
  input slot_7_axis_tready;
  input [31:0]slot_7_axis_tdata;
  input [3:0]slot_7_axis_tstrb;
  input [3:0]slot_7_axis_tkeep;
  input slot_7_axis_tlast;
  input [0:0]slot_7_axis_tid;
  input [0:0]slot_7_axis_tdest;
  input [0:0]slot_7_axis_tuser;
  input slot_7_ext_trig;
  input slot_7_ext_trig_stop;
  input ext_clk_0;
  input ext_rstn_0;
  input ext_event_0_cnt_start;
  input ext_event_0_cnt_stop;
  input ext_event_0;
  input ext_clk_1;
  input ext_rstn_1;
  input ext_event_1_cnt_start;
  input ext_event_1_cnt_stop;
  input ext_event_1;
  input ext_clk_2;
  input ext_rstn_2;
  input ext_event_2_cnt_start;
  input ext_event_2_cnt_stop;
  input ext_event_2;
  input ext_clk_3;
  input ext_rstn_3;
  input ext_event_3_cnt_start;
  input ext_event_3_cnt_stop;
  input ext_event_3;
  input ext_clk_4;
  input ext_rstn_4;
  input ext_event_4_cnt_start;
  input ext_event_4_cnt_stop;
  input ext_event_4;
  input ext_clk_5;
  input ext_rstn_5;
  input ext_event_5_cnt_start;
  input ext_event_5_cnt_stop;
  input ext_event_5;
  input ext_clk_6;
  input ext_rstn_6;
  input ext_event_6_cnt_start;
  input ext_event_6_cnt_stop;
  input ext_event_6;
  input ext_clk_7;
  input ext_rstn_7;
  input ext_event_7_cnt_start;
  input ext_event_7_cnt_stop;
  input ext_event_7;
  input capture_event;
  input reset_event;
  input core_aclk;
  input core_aresetn;
  input m_axis_aclk;
  input m_axis_aresetn;
  output [55:0]m_axis_tdata;
  output [6:0]m_axis_tstrb;
  output m_axis_tvalid;
  output [0:0]m_axis_tid;
  input m_axis_tready;
  input s_axi_offld_aclk;
  input s_axi_offld_aresetn;
  input [31:0]s_axi_offld_araddr;
  input s_axi_offld_arvalid;
  input [7:0]s_axi_offld_arlen;
  input [0:0]s_axi_offld_arid;
  output s_axi_offld_arready;
  input s_axi_offld_rready;
  output [31:0]s_axi_offld_rdata;
  output [1:0]s_axi_offld_rresp;
  output s_axi_offld_rvalid;
  output [0:0]s_axi_offld_rid;
  output s_axi_offld_rlast;
  output interrupt;
  input trigger_in;
  output trigger_in_ack;

  wire \<const0> ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_100 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_101 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_102 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_103 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_104 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_105 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_106 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_107 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_108 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_109 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_110 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_111 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_112 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_113 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_114 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_115 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_116 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_117 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_118 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_119 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_120 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_121 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_122 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_123 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_124 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_125 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_126 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_127 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_128 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_129 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_130 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_131 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_132 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_133 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_134 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_135 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_136 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_137 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_138 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_172 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_173 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_174 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_175 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_176 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_177 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_178 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_179 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_180 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_181 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_182 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_183 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_184 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_185 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_186 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_187 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_188 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_189 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_190 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_191 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_192 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_193 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_194 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_195 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_196 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_197 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_198 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_199 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_200 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_201 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_202 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_203 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_204 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_205 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_206 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_207 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_208 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_209 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_210 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_211 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_212 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_213 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_214 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_215 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_216 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_217 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_218 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_219 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_220 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_221 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_222 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_223 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_224 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_225 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_226 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_227 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_228 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_229 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_230 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_231 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_232 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_233 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_234 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_235 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_236 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_237 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_238 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_239 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_240 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_241 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_242 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_243 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_244 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_245 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_246 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_247 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_248 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_249 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_250 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_251 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_252 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_253 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_254 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_255 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_256 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_257 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_258 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_259 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_260 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_261 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_262 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_263 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_264 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_265 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_266 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_267 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_301 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_302 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_303 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_304 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_305 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_306 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_307 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_308 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_309 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_310 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_311 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_312 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_313 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_314 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_315 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_316 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_317 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_318 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_319 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_320 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_321 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_322 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_323 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_324 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_325 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_326 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_327 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_328 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_329 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_330 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_331 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_332 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_75 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_76 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_77 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_78 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_79 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_80 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_81 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_82 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_83 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_84 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_85 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_86 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_87 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_88 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_89 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_90 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_91 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_92 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_93 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_94 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_95 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_96 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_97 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_98 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_99 ;
  wire \GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/F1_Wr_Data ;
  wire \GEN_SLOT1.metric_calc_inst1/F1_Wr_En ;
  wire \GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/F2_Wr_En ;
  wire [32:0]\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/F3_Wr_En ;
  wire [32:0]\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/F4_Wr_En ;
  wire [63:0]\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ;
  wire [31:0]\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ;
  wire [7:0]\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg ;
  wire [32:0]\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data ;
  wire [31:0]\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out ;
  wire \GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf ;
  wire \GEN_SLOT1.metric_calc_inst1/p_51_in ;
  wire [32:0]\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ;
  wire [4:0]\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ;
  wire \GEN_SLOT1.metric_calc_inst1/wren0 ;
  wire \GEN_SLOT1.metric_calc_inst1/wren058_out ;
  wire \GEN_SLOT1.metric_calc_inst1/wren062_out ;
  wire Metrics_Cnt_Reset_sync;
  wire capture_event;
  wire capture_event_sync;
  wire core_aclk;
  wire core_aresetn;
  wire ext_clk_0;
  wire ext_clk_1;
  wire ext_event_0;
  wire ext_event_0_cnt_start;
  wire ext_event_0_cnt_stop;
  wire ext_event_1;
  wire ext_event_1_cnt_start;
  wire ext_event_1_cnt_stop;
  wire ext_rstn_0;
  wire ext_rstn_1;
  wire flop_fi_out;
  wire flop_ze_out;
  wire interrupt;
  wire mem_reg_0_31_0_5__0_i_2_n_0;
  wire mem_reg_0_31_0_5__0_i_3_n_0;
  wire mem_reg_0_31_0_5__0_i_4_n_0;
  wire mem_reg_0_31_0_5_i_2_n_0;
  wire mem_reg_0_31_0_5_i_3_n_0;
  wire mem_reg_0_31_0_5_i_4_n_0;
  wire \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg ;
  wire \metric_calc_inst0/F1_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/F1_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F1_AWID_MATCH/wptr_reg ;
  wire \metric_calc_inst0/F1_Wr_Data ;
  wire \metric_calc_inst0/F1_Wr_En ;
  wire \metric_calc_inst0/F2_FIRST_WRITE/dout0 ;
  wire [4:0]\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg ;
  wire \metric_calc_inst0/F2_Wr_En ;
  wire [32:0]\metric_calc_inst0/F3_WR_LAT_START/dout0 ;
  wire [4:0]\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ;
  wire \metric_calc_inst0/F3_Wr_En ;
  wire [32:0]\metric_calc_inst0/F4_WR_LAT_END/dout0 ;
  wire [4:0]\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ;
  wire \metric_calc_inst0/F4_Wr_En ;
  wire [63:0]\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 ;
  wire [4:0]\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ;
  wire [4:0]\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ;
  wire [31:0]\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 ;
  wire [4:0]\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ;
  wire [4:0]\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ;
  wire [7:0]\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 ;
  wire [4:0]\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ;
  wire [4:0]\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ;
  wire \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg ;
  wire \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg ;
  wire [32:0]\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data ;
  wire [31:0]\metric_calc_inst0/Write_Latency_Cnt_Out ;
  wire \metric_calc_inst0/Write_Latency_Cnt_Ovf ;
  wire \metric_calc_inst0/p_51_in ;
  wire [32:0]\metric_calc_inst0/rd_latency_fifo_inst/dout0 ;
  wire [4:0]\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ;
  wire [4:0]\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ;
  wire \metric_calc_inst0/wren0 ;
  wire \metric_calc_inst0/wren058_out ;
  wire \metric_calc_inst0/wren062_out ;
  wire \metric_counters_inst/p_0_in ;
  wire reset_event;
  wire reset_event_cdc_sync1_n_0;
  wire rst_flop_fi_out;
  wire rst_flop_ze_out;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire slot_0_axi_aclk;
  wire [0:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [3:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_0_ext_trig;
  wire slot_0_ext_trig_stop;
  wire slot_1_axi_aclk;
  wire [0:0]slot_1_axi_arid;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire [0:0]slot_1_axi_awid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire [0:0]slot_1_axi_bid;
  wire slot_1_axi_bready;
  wire slot_1_axi_bvalid;
  wire [0:0]slot_1_axi_rid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire slot_1_ext_trig;
  wire slot_1_ext_trig_stop;
  wire trigger_in;
  wire trigger_in_ack;
  wire \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ;
  wire \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ;
  wire \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_0_5__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_18_23__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_24_29__0_DOD_UNCONNECTED ;
  wire [1:1]\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOB_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOC_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOD_UNCONNECTED ;
  wire [1:1]\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOB_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_6_11__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_0_5__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_18_23__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_24_29__0_DOD_UNCONNECTED ;
  wire [1:1]\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOB_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOC_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOD_UNCONNECTED ;
  wire [1:1]\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOB_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_6_11__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOC_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED ;
  wire \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_SPO_UNCONNECTED ;
  wire \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0_SPO_UNCONNECTED ;
  wire \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0_SPO_UNCONNECTED ;
  wire \NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1_SPO_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0_DOD_UNCONNECTED ;
  wire \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7_SPO_UNCONNECTED ;
  wire \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0_SPO_UNCONNECTED ;
  wire \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0_SPO_UNCONNECTED ;
  wire \NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1_SPO_UNCONNECTED ;
  wire \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ;
  wire \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29__0_DOD_UNCONNECTED ;
  wire [1:1]\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOB_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOC_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOD_UNCONNECTED ;
  wire [1:1]\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOB_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11__0_DOD_UNCONNECTED ;

  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tstrb[6] = \<const0> ;
  assign m_axis_tstrb[5] = \<const0> ;
  assign m_axis_tstrb[4] = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_offld_arready = \<const0> ;
  assign s_axi_offld_rdata[31] = \<const0> ;
  assign s_axi_offld_rdata[30] = \<const0> ;
  assign s_axi_offld_rdata[29] = \<const0> ;
  assign s_axi_offld_rdata[28] = \<const0> ;
  assign s_axi_offld_rdata[27] = \<const0> ;
  assign s_axi_offld_rdata[26] = \<const0> ;
  assign s_axi_offld_rdata[25] = \<const0> ;
  assign s_axi_offld_rdata[24] = \<const0> ;
  assign s_axi_offld_rdata[23] = \<const0> ;
  assign s_axi_offld_rdata[22] = \<const0> ;
  assign s_axi_offld_rdata[21] = \<const0> ;
  assign s_axi_offld_rdata[20] = \<const0> ;
  assign s_axi_offld_rdata[19] = \<const0> ;
  assign s_axi_offld_rdata[18] = \<const0> ;
  assign s_axi_offld_rdata[17] = \<const0> ;
  assign s_axi_offld_rdata[16] = \<const0> ;
  assign s_axi_offld_rdata[15] = \<const0> ;
  assign s_axi_offld_rdata[14] = \<const0> ;
  assign s_axi_offld_rdata[13] = \<const0> ;
  assign s_axi_offld_rdata[12] = \<const0> ;
  assign s_axi_offld_rdata[11] = \<const0> ;
  assign s_axi_offld_rdata[10] = \<const0> ;
  assign s_axi_offld_rdata[9] = \<const0> ;
  assign s_axi_offld_rdata[8] = \<const0> ;
  assign s_axi_offld_rdata[7] = \<const0> ;
  assign s_axi_offld_rdata[6] = \<const0> ;
  assign s_axi_offld_rdata[5] = \<const0> ;
  assign s_axi_offld_rdata[4] = \<const0> ;
  assign s_axi_offld_rdata[3] = \<const0> ;
  assign s_axi_offld_rdata[2] = \<const0> ;
  assign s_axi_offld_rdata[1] = \<const0> ;
  assign s_axi_offld_rdata[0] = \<const0> ;
  assign s_axi_offld_rid[0] = \<const0> ;
  assign s_axi_offld_rlast = \<const0> ;
  assign s_axi_offld_rresp[1] = \<const0> ;
  assign s_axi_offld_rresp[0] = \<const0> ;
  assign s_axi_offld_rvalid = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "BEAT_CNT_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_SLOT1.metric_calc_inst1/F1_Wr_Data ),
        .DPO(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "BEAT_CNT_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0 
       (.A0(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\metric_calc_inst0/F1_Wr_Data ),
        .DPO(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "F1_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \F1_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_SLOT1.metric_calc_inst1/F1_Wr_Data ),
        .DPO(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/dout0 ),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "F1_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \F1_AWID_MATCH/mem_reg_0_31_0_0__0 
       (.A0(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [4]),
        .D(\metric_calc_inst0/F1_Wr_Data ),
        .DPO(\metric_calc_inst0/F1_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_F1_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "F2_FIRST_WRITE/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \F2_FIRST_WRITE/mem_reg_0_31_0_0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg [4]),
        .D(1'b1),
        .DPO(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/dout0 ),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg [4]),
        .SPO(\NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F2_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "F2_FIRST_WRITE/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \F2_FIRST_WRITE/mem_reg_0_31_0_0__0 
       (.A0(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [0]),
        .A1(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [1]),
        .A2(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [2]),
        .A3(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [3]),
        .A4(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [4]),
        .D(1'b1),
        .DPO(\metric_calc_inst0/F2_FIRST_WRITE/dout0 ),
        .DPRA0(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [4]),
        .SPO(\NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F2_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_0_5 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [1:0]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [3:2]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [1:0]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [3:2]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [5:4]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_0_5__0 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [1:0]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [3:2]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [1:0]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [3:2]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [5:4]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_0_5__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_12_17 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [13:12]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [15:14]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [13:12]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [15:14]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [17:16]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_12_17__0 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [13:12]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [15:14]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [13:12]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [15:14]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [17:16]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_18_23 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [19:18]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [21:20]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [19:18]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [21:20]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [23:22]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_18_23__0 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [19:18]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [21:20]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [19:18]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [21:20]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [23:22]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_18_23__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_24_29 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [25:24]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [27:26]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [25:24]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [27:26]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [29:28]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_24_29__0 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [25:24]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [27:26]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [25:24]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [27:26]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [29:28]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_24_29__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_30_32" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_30_32 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [31:30]),
        .DIB({1'b0,\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [31:30]),
        .DOB({\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOB_UNCONNECTED [1],\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [32]}),
        .DOC(\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_30_32" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_30_32__0 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [31:30]),
        .DIB({1'b0,\metric_calc_inst0/Write_Latency_Cnt_Ovf }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [31:30]),
        .DOB({\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOB_UNCONNECTED [1],\metric_calc_inst0/F3_WR_LAT_START/dout0 [32]}),
        .DOC(\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_30_32__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_6_11 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [7:6]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [9:8]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [7:6]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [9:8]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 [11:10]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F3_WR_LAT_START/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \F3_WR_LAT_START/mem_reg_0_31_6_11__0 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [7:6]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [9:8]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [7:6]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [9:8]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [11:10]),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_6_11__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_0_5 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [1:0]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [3:2]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [1:0]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [3:2]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [5:4]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_0_5__0 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [1:0]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [3:2]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [1:0]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [3:2]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [5:4]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_0_5__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_12_17 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [13:12]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [15:14]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [13:12]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [15:14]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [17:16]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_12_17__0 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [13:12]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [15:14]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [13:12]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [15:14]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [17:16]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_18_23 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [19:18]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [21:20]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [19:18]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [21:20]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [23:22]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_18_23__0 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [19:18]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [21:20]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [19:18]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [21:20]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [23:22]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_18_23__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_24_29 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [25:24]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [27:26]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [25:24]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [27:26]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [29:28]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_24_29__0 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [25:24]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [27:26]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [25:24]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [27:26]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [29:28]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_24_29__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_30_32" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_30_32 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [31:30]),
        .DIB({1'b0,\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [31:30]),
        .DOB({\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOB_UNCONNECTED [1],\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [32]}),
        .DOC(\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_30_32" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_30_32__0 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [31:30]),
        .DIB({1'b0,\metric_calc_inst0/Write_Latency_Cnt_Ovf }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [31:30]),
        .DOB({\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOB_UNCONNECTED [1],\metric_calc_inst0/F4_WR_LAT_END/dout0 [32]}),
        .DOC(\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_30_32__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_6_11 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [7:6]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [9:8]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [7:6]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [9:8]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 [11:10]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "F4_WR_LAT_END/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \F4_WR_LAT_END/mem_reg_0_31_6_11__0 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [7:6]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [9:8]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [7:6]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [9:8]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [11:10]),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_6_11__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_137 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_138 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_135 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_136 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_133 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_134 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [1:0]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [3:2]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [5:4]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_266 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_267 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_264 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_265 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_262 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_263 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [1:0]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [3:2]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [5:4]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_125 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_126 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_123 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_124 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_121 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_122 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [13:12]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [15:14]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [17:16]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_254 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_255 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_252 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_253 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_250 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_251 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [13:12]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [15:14]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [17:16]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_119 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_120 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_117 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_118 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_115 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_116 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [19:18]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [21:20]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [23:22]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_248 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_249 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_246 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_247 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_244 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_245 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [19:18]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [21:20]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [23:22]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_113 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_114 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_111 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_112 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_109 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_110 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [25:24]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [27:26]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [29:28]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_242 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_243 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_240 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_241 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_238 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_239 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [25:24]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [27:26]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [29:28]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_107 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_108 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_105 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_106 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_103 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_104 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [31:30]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [33:32]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [35:34]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_236 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_237 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_234 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_235 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_232 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_233 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [31:30]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [33:32]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [35:34]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_30_35__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_101 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_102 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_99 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_100 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_97 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_98 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [37:36]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [39:38]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [41:40]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_230 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_231 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_228 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_229 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_226 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_227 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [37:36]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [39:38]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [41:40]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_36_41__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_95 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_96 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_93 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_94 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_91 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_92 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [43:42]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [45:44]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [47:46]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_224 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_225 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_222 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_223 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_220 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_221 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [43:42]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [45:44]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [47:46]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_42_47__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_89 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_90 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_87 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_88 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_85 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_86 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [49:48]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [51:50]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [53:52]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_218 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_219 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_216 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_217 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_214 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_215 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [49:48]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [51:50]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [53:52]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_48_53__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_83 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_84 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_81 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_82 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_79 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_80 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [55:54]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [57:56]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [59:58]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_212 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_213 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_210 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_211 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_208 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_209 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [55:54]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [57:56]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [59:58]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_54_59__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_60_63" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "63" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_77 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_78 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_75 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_76 }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [61:60]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [63:62]),
        .DOC(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_60_63" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "63" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_206 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_207 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_204 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_205 }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [61:60]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [63:62]),
        .DOC(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_60_63__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_131 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_132 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_129 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_130 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_127 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_128 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [7:6]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [9:8]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 [11:10]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "FBC_WR_BEAT_CNT/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_260 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_261 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_258 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_259 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_256 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_257 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [7:6]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [9:8]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [11:10]),
        .DOD(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren062_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_202 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_203 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_200 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_201 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_198 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_199 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [1:0]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [3:2]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [5:4]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_331 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_332 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_329 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_330 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_327 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_328 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [1:0]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [3:2]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [5:4]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_190 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_191 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_188 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_189 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_186 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_187 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [13:12]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [15:14]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [17:16]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_319 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_320 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_317 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_318 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_315 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_316 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [13:12]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [15:14]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [17:16]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_184 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_185 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_182 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_183 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_180 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_181 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [19:18]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [21:20]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [23:22]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_313 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_314 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_311 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_312 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_309 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_310 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [19:18]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [21:20]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [23:22]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_18_23__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_178 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_179 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_176 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_177 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_174 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_175 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [25:24]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [27:26]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [29:28]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_307 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_308 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_305 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_306 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_303 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_304 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [25:24]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [27:26]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [29:28]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_24_29__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31 
       (.A0(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_173 ),
        .DPO(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [30]),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [4]),
        .SPO(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_172 ),
        .DPO(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [31]),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg [4]),
        .SPO(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0 
       (.A0(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [0]),
        .A1(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [1]),
        .A2(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [2]),
        .A3(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [3]),
        .A4(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_302 ),
        .DPO(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [30]),
        .DPRA0(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [4]),
        .SPO(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D \FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1 
       (.A0(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [0]),
        .A1(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [1]),
        .A2(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [2]),
        .A3(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [3]),
        .A4(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_301 ),
        .DPO(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [31]),
        .DPRA0(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg [4]),
        .SPO(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_30_31__0__1_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_196 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_197 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_194 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_195 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_192 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_193 }),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [7:6]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [9:8]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 [11:10]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FSWI_WR_LAST_CNT/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_325 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_326 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_323 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_324 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_321 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_322 }),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [7:6]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [9:8]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [11:10]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren058_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ),
        .DIA({mem_reg_0_31_0_5_i_2_n_0,mem_reg_0_31_0_5_i_3_n_0}),
        .DIB({1'b0,mem_reg_0_31_0_5_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [1:0]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [3:2]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [5:4]),
        .DOD(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/p_51_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0 
       (.ADDRA(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRB(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRC(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRD(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ),
        .DIA({mem_reg_0_31_0_5__0_i_2_n_0,mem_reg_0_31_0_5__0_i_3_n_0}),
        .DIB({1'b0,mem_reg_0_31_0_5__0_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [1:0]),
        .DOB(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [3:2]),
        .DOC(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [5:4]),
        .DOD(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/p_51_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7 
       (.A0(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [4]),
        .D(1'b0),
        .DPO(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [6]),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [4]),
        .SPO(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/p_51_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [4]),
        .D(1'b0),
        .DPO(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [7]),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [4]),
        .SPO(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/p_51_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0 
       (.A0(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [0]),
        .A1(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [1]),
        .A2(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [2]),
        .A3(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [3]),
        .A4(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [4]),
        .D(1'b0),
        .DPO(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [6]),
        .DPRA0(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [4]),
        .SPO(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/p_51_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1 
       (.A0(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [0]),
        .A1(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [1]),
        .A2(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [2]),
        .A3(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [3]),
        .A4(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg [4]),
        .D(1'b0),
        .DPO(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [7]),
        .DPRA0(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg [4]),
        .SPO(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_6_7__0__1_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/p_51_in ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_advanced \GEN_Advanced_Mode.adavnced_mode_inst 
       (.\Beat_fifo_Wr_data_reg[63] ({\GEN_Advanced_Mode.adavnced_mode_inst_n_75 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_76 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_77 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_78 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_79 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_80 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_81 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_82 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_83 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_84 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_85 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_86 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_87 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_88 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_89 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_90 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_91 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_92 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_93 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_94 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_95 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_96 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_97 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_98 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_99 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_100 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_101 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_102 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_103 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_104 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_105 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_106 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_107 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_108 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_109 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_110 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_111 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_112 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_113 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_114 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_115 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_116 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_117 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_118 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_119 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_120 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_121 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_122 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_123 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_124 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_125 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_126 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_127 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_128 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_129 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_130 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_131 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_132 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_133 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_134 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_135 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_136 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_137 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_138 }),
        .\Beat_fifo_Wr_data_reg[63]_0 ({\GEN_Advanced_Mode.adavnced_mode_inst_n_204 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_205 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_206 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_207 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_208 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_209 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_210 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_211 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_212 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_213 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_214 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_215 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_216 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_217 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_218 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_219 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_220 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_221 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_222 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_223 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_224 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_225 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_226 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_227 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_228 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_229 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_230 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_231 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_232 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_233 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_234 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_235 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_236 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_237 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_238 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_239 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_240 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_241 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_242 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_243 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_244 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_245 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_246 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_247 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_248 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_249 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_250 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_251 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_252 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_253 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_254 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_255 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_256 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_257 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_258 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_259 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_260 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_261 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_262 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_263 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_264 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_265 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_266 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_267 }),
        .Beat_fifo_Wr_en_reg(\GEN_SLOT1.metric_calc_inst1/wren062_out ),
        .Beat_fifo_Wr_en_reg_0(\metric_calc_inst0/wren062_out ),
        .\Count_Out_i_reg[32] ({\metric_calc_inst0/Write_Latency_Cnt_Ovf ,\metric_calc_inst0/Write_Latency_Cnt_Out }),
        .D(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 ),
        .Din({ext_event_1_cnt_start,ext_event_1_cnt_stop,ext_event_1}),
        .E(\GEN_SLOT1.metric_calc_inst1/F2_Wr_En ),
        .Ext_Trig_Metric_en_reg(\GEN_SLOT1.metric_calc_inst1/F3_Wr_En ),
        .Ext_Trig_Metric_en_reg_0(\GEN_SLOT1.metric_calc_inst1/F4_Wr_En ),
        .Ext_Trig_Metric_en_reg_1(\GEN_SLOT1.metric_calc_inst1/wren058_out ),
        .Ext_Trig_Metric_en_reg_2(\metric_calc_inst0/F3_Wr_En ),
        .Ext_Trig_Metric_en_reg_3(\metric_calc_inst0/F4_Wr_En ),
        .Ext_Trig_Metric_en_reg_4(\metric_calc_inst0/wren058_out ),
        .F1_Wr_Data(\GEN_SLOT1.metric_calc_inst1/F1_Wr_Data ),
        .F1_Wr_Data_2(\metric_calc_inst0/F1_Wr_Data ),
        .F1_Wr_En(\GEN_SLOT1.metric_calc_inst1/F1_Wr_En ),
        .F1_Wr_En_1(\metric_calc_inst0/F1_Wr_En ),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] (capture_event_sync),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset_sync),
        .O173(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ),
        .O175(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/rptr_reg ),
        .O176(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/wptr_reg ),
        .O177(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/rptr_reg ),
        .O178(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/wptr_reg ),
        .O179(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/rptr_reg ),
        .O180(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/wptr_reg ),
        .O181(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/rptr_reg ),
        .O182(\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/wptr_reg ),
        .O183(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .O184(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .O187(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/rptr_reg ),
        .O188(\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/wptr_reg ),
        .O189(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/rptr_reg ),
        .O190(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/wptr_reg ),
        .O191(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg ),
        .O192(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg ),
        .O193(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/rptr_reg ),
        .O194(\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/wptr_reg ),
        .O196(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg ),
        .O197(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg ),
        .O244(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ),
        .O246(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg ),
        .O247(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg ),
        .O248(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg ),
        .O249(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg ),
        .O250(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .O251(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .O252(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .O253(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .O254(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .O255(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .O258(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .O259(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .O260(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg ),
        .O261(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg ),
        .O262(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg ),
        .O263(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg ),
        .O264(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .O265(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .O267(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg ),
        .O268(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg ),
        .Q({\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Ovf ,\GEN_SLOT1.metric_calc_inst1/Write_Latency_Cnt_Out }),
        .\Rd_Latency_Fifo_Wr_Data_reg[32] (\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data ),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data ),
        .Rd_Latency_Fifo_Wr_En_reg(\GEN_SLOT1.metric_calc_inst1/wren0 ),
        .Rd_Latency_Fifo_Wr_En_reg_0(\metric_calc_inst0/wren0 ),
        .SR(reset_event_cdc_sync1_n_0),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[31] ({\GEN_Advanced_Mode.adavnced_mode_inst_n_172 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_173 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_174 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_175 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_176 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_177 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_178 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_179 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_180 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_181 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_182 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_183 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_184 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_185 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_186 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_187 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_188 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_189 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_190 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_191 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_192 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_193 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_194 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_195 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_196 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_197 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_198 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_199 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_200 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_201 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_202 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_203 }),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[31]_0 ({\GEN_Advanced_Mode.adavnced_mode_inst_n_301 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_302 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_303 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_304 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_305 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_306 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_307 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_308 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_309 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_310 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_311 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_312 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_313 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_314 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_315 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_316 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_317 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_318 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_319 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_320 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_321 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_322 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_323 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_324 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_325 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_326 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_327 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_328 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_329 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_330 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_331 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_332 }),
        .Write_iss_going_on_reg(\metric_calc_inst0/F2_Wr_En ),
        .arready_i_reg(s_axi_arready),
        .awready_i_reg(s_axi_awready),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .dout0(\GEN_SLOT1.metric_calc_inst1/F3_WR_LAT_START/dout0 ),
        .dout0_10(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0 ),
        .dout0_11(\metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0 ),
        .dout0_12(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0 ),
        .dout0_3(\GEN_SLOT1.metric_calc_inst1/F1_AWID_MATCH/dout0 ),
        .dout0_4(\GEN_SLOT1.metric_calc_inst1/F2_FIRST_WRITE/dout0 ),
        .dout0_5(\GEN_SLOT1.metric_calc_inst1/BEAT_CNT_AWID_MATCH/dout0 ),
        .dout0_6(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/dout0 ),
        .dout0_7(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/dout0 ),
        .dout0_8(\metric_calc_inst0/F1_AWID_MATCH/dout0 ),
        .dout0_9(\metric_calc_inst0/F2_FIRST_WRITE/dout0 ),
        .\dout_reg[31] (\GEN_SLOT1.metric_calc_inst1/FSWI_WR_LAST_CNT/dout0 ),
        .\dout_reg[31]_0 (\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 ),
        .\dout_reg[32] (\GEN_SLOT1.metric_calc_inst1/F4_WR_LAT_END/dout0 ),
        .\dout_reg[32]_0 (\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 ),
        .\dout_reg[32]_1 (\metric_calc_inst0/F3_WR_LAT_START/dout0 ),
        .\dout_reg[32]_2 (\metric_calc_inst0/F4_WR_LAT_END/dout0 ),
        .\dout_reg[32]_3 (\metric_calc_inst0/rd_latency_fifo_inst/dout0 ),
        .\dout_reg[63] (\GEN_SLOT1.metric_calc_inst1/FBC_WR_BEAT_CNT/dout0 ),
        .\dout_reg[63]_0 (\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 ),
        .\dout_reg[7] (\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 ),
        .ext_clk_0(ext_clk_0),
        .ext_clk_1(ext_clk_1),
        .ext_rstn_0(ext_rstn_0),
        .ext_rstn_1(ext_rstn_1),
        .\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] ({ext_event_0_cnt_start,ext_event_0_cnt_stop,ext_event_0}),
        .interrupt(interrupt),
        .out(\GEN_SLOT1.metric_calc_inst1/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .p_0_in(\metric_counters_inst/p_0_in ),
        .p_51_in(\GEN_SLOT1.metric_calc_inst1/p_51_in ),
        .p_51_in_0(\metric_calc_inst0/p_51_in ),
        .\rptr_reg[4] (\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .rvalid_reg(s_axi_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\s_level_out_bus_d1_cdc_to_reg[1] ({slot_1_ext_trig_stop,slot_1_ext_trig}),
        .\s_level_out_bus_d1_cdc_to_reg[1]_0 ({slot_0_ext_trig_stop,slot_0_ext_trig}),
        .slot_0_axi_aclk(slot_0_axi_aclk),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_1_axi_aclk(slot_1_axi_aclk),
        .slot_1_axi_arid(slot_1_axi_arid),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awid(slot_1_axi_awid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_bid(slot_1_axi_bid),
        .slot_1_axi_bready(slot_1_axi_bready),
        .slot_1_axi_bvalid(slot_1_axi_bvalid),
        .slot_1_axi_rid(slot_1_axi_rid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .slot_1_axi_wlast(slot_1_axi_wlast),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wstrb(slot_1_axi_wstrb),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .trigger_in(trigger_in),
        .trigger_in_ack(trigger_in_ack));
  GND GND
       (.G(\<const0> ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "IDLE_CNT_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_SLOT1.metric_calc_inst1/F1_Wr_Data ),
        .DPO(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/IDLE_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "IDLE_CNT_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0 
       (.A0(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\metric_calc_inst0/F1_Wr_Data ),
        .DPO(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "LAST_CNT_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_SLOT1.metric_calc_inst1/F1_Wr_Data ),
        .DPO(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\GEN_SLOT1.metric_calc_inst1/LAST_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/F1_Wr_En ));
  (* RTL_RAM_BITS = "32" *) 
  (* RTL_RAM_NAME = "LAST_CNT_AWID_MATCH/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0 
       (.A0(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\metric_calc_inst0/F1_Wr_Data ),
        .DPO(\metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0__0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset ext_sync_flop_0
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_ze_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_0 ext_sync_flop_00
       (.core_aclk(core_aclk),
        .out(rst_flop_ze_out),
        .reset_event(reset_event));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_1 ext_sync_flop_1
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_fi_out),
        .q_reg_0(flop_ze_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_dff_async_reset_2 ext_sync_flop_10
       (.core_aclk(core_aclk),
        .out(rst_flop_fi_out),
        .q_reg_0(rst_flop_ze_out),
        .reset_event(reset_event));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5__0_i_2
       (.I0(slot_0_axi_arsize[0]),
        .I1(slot_0_axi_arsize[1]),
        .I2(slot_0_axi_arsize[2]),
        .O(mem_reg_0_31_0_5__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_5__0_i_3
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[2]),
        .I2(slot_0_axi_arsize[0]),
        .O(mem_reg_0_31_0_5__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_31_0_5__0_i_4
       (.I0(slot_0_axi_arsize[2]),
        .I1(slot_0_axi_arsize[1]),
        .O(mem_reg_0_31_0_5__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_2
       (.I0(slot_1_axi_arsize[0]),
        .I1(slot_1_axi_arsize[1]),
        .I2(slot_1_axi_arsize[2]),
        .O(mem_reg_0_31_0_5_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_5_i_3
       (.I0(slot_1_axi_arsize[1]),
        .I1(slot_1_axi_arsize[2]),
        .I2(slot_1_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_31_0_5_i_4
       (.I0(slot_1_axi_arsize[2]),
        .I1(slot_1_axi_arsize[1]),
        .O(mem_reg_0_31_0_5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_0_5 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [1:0]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [3:2]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [1:0]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [3:2]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [5:4]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_0_5__0 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [1:0]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [3:2]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [1:0]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [3:2]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [5:4]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_12_17 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [13:12]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [15:14]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [13:12]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [15:14]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [17:16]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_12_17__0 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [13:12]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [15:14]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [13:12]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [15:14]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [17:16]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_18_23 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [19:18]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [21:20]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [19:18]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [21:20]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [23:22]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_18_23__0 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [19:18]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [21:20]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [19:18]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [21:20]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [23:22]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_18_23__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_24_29 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [25:24]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [27:26]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [25:24]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [27:26]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [29:28]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_24_29__0 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [25:24]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [27:26]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [25:24]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [27:26]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [29:28]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_24_29__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_30_32" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_30_32 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [31:30]),
        .DIB({1'b0,\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [31:30]),
        .DOB({\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOB_UNCONNECTED [1],\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [32]}),
        .DOC(\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_30_32" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "32" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_30_32__0 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [31:30]),
        .DIB({1'b0,\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [31:30]),
        .DOB({\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOB_UNCONNECTED [1],\metric_calc_inst0/rd_latency_fifo_inst/dout0 [32]}),
        .DOC(\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_30_32__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_6_11 
       (.ADDRA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [7:6]),
        .DIB(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [9:8]),
        .DIC(\GEN_SLOT1.metric_calc_inst1/Rd_Latency_Fifo_Wr_Data [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [7:6]),
        .DOB(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [9:8]),
        .DOC(\GEN_SLOT1.metric_calc_inst1/rd_latency_fifo_inst/dout0 [11:10]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\GEN_SLOT1.metric_calc_inst1/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1056" *) 
  (* RTL_RAM_NAME = "rd_latency_fifo_inst/mem_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \rd_latency_fifo_inst/mem_reg_0_31_6_11__0 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [7:6]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [9:8]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [7:6]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [9:8]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [11:10]),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11__0_DOD_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2 reset_event_cdc_sync
       (.core_aclk(core_aclk),
        .out(capture_event_sync),
        .p_0_in(\metric_counters_inst/p_0_in ),
        .s_level_out_d1_cdc_to_reg_0(flop_fi_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_cdc_sync__parameterized2_3 reset_event_cdc_sync1
       (.Metrics_Cnt_Reset(Metrics_Cnt_Reset_sync),
        .SR(reset_event_cdc_sync1_n_0),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(rst_flop_fi_out),
        .p_0_in(\metric_counters_inst/p_0_in ));
endmodule

(* CHECK_LICENSE_TYPE = "top_axi_perf_mon_0_0,axi_perf_mon_v5_0_31_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_perf_mon_v5_0_31_top,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_1_axi_aclk,
    slot_1_axi_aresetn,
    slot_1_axi_awaddr,
    slot_1_axi_awprot,
    slot_1_axi_awlen,
    slot_1_axi_awsize,
    slot_1_axi_awburst,
    slot_1_axi_awcache,
    slot_1_axi_awlock,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_wdata,
    slot_1_axi_wstrb,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_bresp,
    slot_1_axi_bvalid,
    slot_1_axi_bready,
    slot_1_axi_araddr,
    slot_1_axi_arlen,
    slot_1_axi_arsize,
    slot_1_axi_arburst,
    slot_1_axi_arcache,
    slot_1_axi_arprot,
    slot_1_axi_arlock,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_rdata,
    slot_1_axi_rresp,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF S_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [15:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [15:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 slot0_axi_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME slot0_axi_clk, ASSOCIATED_BUSIF SLOT_0_AXI:SLOT_0_AXI4LITE, ASSOCIATED_RESET slot_0_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input slot_0_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT0_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT0_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input slot_0_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWADDR" *) input [31:0]slot_0_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWPROT" *) input [2:0]slot_0_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLEN" *) input [7:0]slot_0_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWSIZE" *) input [2:0]slot_0_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWBURST" *) input [1:0]slot_0_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWCACHE" *) input [3:0]slot_0_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLOCK" *) input [0:0]slot_0_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWVALID" *) input slot_0_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWREADY" *) input slot_0_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WDATA" *) input [31:0]slot_0_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WSTRB" *) input [3:0]slot_0_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WLAST" *) input slot_0_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WVALID" *) input slot_0_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WREADY" *) input slot_0_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BRESP" *) input [1:0]slot_0_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BVALID" *) input slot_0_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BREADY" *) input slot_0_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARADDR" *) input [31:0]slot_0_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLEN" *) input [7:0]slot_0_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARSIZE" *) input [2:0]slot_0_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARBURST" *) input [1:0]slot_0_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARCACHE" *) input [3:0]slot_0_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARPROT" *) input [2:0]slot_0_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLOCK" *) input [0:0]slot_0_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARVALID" *) input slot_0_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARREADY" *) input slot_0_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RDATA" *) input [31:0]slot_0_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RRESP" *) input [1:0]slot_0_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RLAST" *) input slot_0_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RVALID" *) input slot_0_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT_0_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 2, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input slot_0_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 SLOT1_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT1_AXI_CLK, ASSOCIATED_BUSIF SLOT_1_AXI:SLOT_1_AXI4LITE, ASSOCIATED_RESET slot_1_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input slot_1_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT1_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT1_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input slot_1_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWADDR" *) input [31:0]slot_1_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWPROT" *) input [2:0]slot_1_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLEN" *) input [7:0]slot_1_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWSIZE" *) input [2:0]slot_1_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWBURST" *) input [1:0]slot_1_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWCACHE" *) input [3:0]slot_1_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLOCK" *) input [0:0]slot_1_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWVALID" *) input slot_1_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWREADY" *) input slot_1_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WDATA" *) input [31:0]slot_1_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WSTRB" *) input [3:0]slot_1_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WLAST" *) input slot_1_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WVALID" *) input slot_1_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WREADY" *) input slot_1_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BRESP" *) input [1:0]slot_1_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BVALID" *) input slot_1_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BREADY" *) input slot_1_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARADDR" *) input [31:0]slot_1_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLEN" *) input [7:0]slot_1_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARSIZE" *) input [2:0]slot_1_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARBURST" *) input [1:0]slot_1_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARCACHE" *) input [3:0]slot_1_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARPROT" *) input [2:0]slot_1_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLOCK" *) input [0:0]slot_1_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARVALID" *) input slot_1_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARREADY" *) input slot_1_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RDATA" *) input [31:0]slot_1_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RRESP" *) input [1:0]slot_1_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RLAST" *) input slot_1_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RVALID" *) input slot_1_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SLOT_1_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 2, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input slot_1_axi_rready;
  input capture_event;
  input reset_event;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CORE_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CORE_ACLK, ASSOCIATED_RESET core_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input core_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 CORE_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CORE_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input core_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTR, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire capture_event;
  wire core_aclk;
  wire core_aresetn;
  wire interrupt;
  wire reset_event;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire slot_0_axi_aclk;
  wire [31:0]slot_0_axi_araddr;
  wire [1:0]slot_0_axi_arburst;
  wire [3:0]slot_0_axi_arcache;
  wire slot_0_axi_aresetn;
  wire [7:0]slot_0_axi_arlen;
  wire [0:0]slot_0_axi_arlock;
  wire [2:0]slot_0_axi_arprot;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [31:0]slot_0_axi_awaddr;
  wire [1:0]slot_0_axi_awburst;
  wire [3:0]slot_0_axi_awcache;
  wire [7:0]slot_0_axi_awlen;
  wire [0:0]slot_0_axi_awlock;
  wire [2:0]slot_0_axi_awprot;
  wire slot_0_axi_awready;
  wire [2:0]slot_0_axi_awsize;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_bready;
  wire [1:0]slot_0_axi_bresp;
  wire slot_0_axi_bvalid;
  wire [31:0]slot_0_axi_rdata;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire [1:0]slot_0_axi_rresp;
  wire slot_0_axi_rvalid;
  wire [31:0]slot_0_axi_wdata;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [3:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_1_axi_aclk;
  wire [31:0]slot_1_axi_araddr;
  wire [1:0]slot_1_axi_arburst;
  wire [3:0]slot_1_axi_arcache;
  wire slot_1_axi_aresetn;
  wire [7:0]slot_1_axi_arlen;
  wire [0:0]slot_1_axi_arlock;
  wire [2:0]slot_1_axi_arprot;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire [31:0]slot_1_axi_awaddr;
  wire [1:0]slot_1_axi_awburst;
  wire [3:0]slot_1_axi_awcache;
  wire [7:0]slot_1_axi_awlen;
  wire [0:0]slot_1_axi_awlock;
  wire [2:0]slot_1_axi_awprot;
  wire slot_1_axi_awready;
  wire [2:0]slot_1_axi_awsize;
  wire slot_1_axi_awvalid;
  wire slot_1_axi_bready;
  wire [1:0]slot_1_axi_bresp;
  wire slot_1_axi_bvalid;
  wire [31:0]slot_1_axi_rdata;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire [1:0]slot_1_axi_rresp;
  wire slot_1_axi_rvalid;
  wire [31:0]slot_1_axi_wdata;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire NLW_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_inst_s_axi_offld_arready_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rvalid_UNCONNECTED;
  wire NLW_inst_trigger_in_ack_UNCONNECTED;
  wire [55:0]NLW_inst_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tid_UNCONNECTED;
  wire [6:0]NLW_inst_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_offld_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_offld_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_offld_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;

  (* COUNTER_LOAD_VALUE = "0" *) 
  (* C_AXI4LITE_CORE_CLK_ASYNC = "0" *) 
  (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
  (* C_ENABLE_ADVANCED = "1" *) 
  (* C_ENABLE_EVENT_COUNT = "1" *) 
  (* C_ENABLE_EVENT_LOG = "0" *) 
  (* C_ENABLE_PROFILE = "0" *) 
  (* C_ENABLE_TRACE = "0" *) 
  (* C_EN_ALL_TRACE = "1" *) 
  (* C_EN_AXI_DEBUG = "0" *) 
  (* C_EN_EXT_EVENTS_FLAG = "0" *) 
  (* C_EN_FIRST_READ_FLAG = "1" *) 
  (* C_EN_FIRST_WRITE_FLAG = "1" *) 
  (* C_EN_LAST_READ_FLAG = "1" *) 
  (* C_EN_LAST_WRITE_FLAG = "1" *) 
  (* C_EN_RD_ADD_FLAG = "1" *) 
  (* C_EN_RESPONSE_FLAG = "1" *) 
  (* C_EN_SW_REG_WR_FLAG = "0" *) 
  (* C_EN_TRIGGER = "0" *) 
  (* C_EN_WR_ADD_FLAG = "1" *) 
  (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT1_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT4_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT7_FIFO_ENABLE = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_AXIS_DEPTH = "32" *) 
  (* C_FIFO_AXIS_SYNC = "0" *) 
  (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) 
  (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
  (* C_GLOBAL_COUNT_WIDTH = "32" *) 
  (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) 
  (* C_INSTANCE = "top_axi_perf_mon_0_0" *) 
  (* C_LITE_ADDRESS_WIDTH = "16" *) 
  (* C_LOG_DATA_OFFLD = "0" *) 
  (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
  (* C_METRIC_COUNT_SCALE = "1" *) 
  (* C_METRIC_COUNT_WIDTH = "32" *) 
  (* C_NUM_MONITOR_SLOTS = "2" *) 
  (* C_NUM_OF_COUNTERS = "3" *) 
  (* C_REG_ALL_MONITOR_SIGNALS = "0" *) 
  (* C_SHOW_AXIS_TDEST = "0" *) 
  (* C_SHOW_AXIS_TID = "0" *) 
  (* C_SHOW_AXIS_TUSER = "0" *) 
  (* C_SHOW_AXI_IDS = "0" *) 
  (* C_SHOW_AXI_LEN = "0" *) 
  (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_0_AXI_AWLEN = "7" *) 
  (* C_SLOT_0_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_LOCK = "0" *) 
  (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_0_FIFO_ENABLE = "0" *) 
  (* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_1_AXI_AWLEN = "7" *) 
  (* C_SLOT_1_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_LOCK = "0" *) 
  (* C_SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_1_FIFO_ENABLE = "0" *) 
  (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_AWLEN = "7" *) 
  (* C_SLOT_2_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_LOCK = "0" *) 
  (* C_SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_2_FIFO_ENABLE = "1" *) 
  (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_AWLEN = "7" *) 
  (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_LOCK = "0" *) 
  (* C_SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_3_FIFO_ENABLE = "1" *) 
  (* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_AWLEN = "7" *) 
  (* C_SLOT_4_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_LOCK = "0" *) 
  (* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_4_FIFO_ENABLE = "1" *) 
  (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_AWLEN = "7" *) 
  (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_LOCK = "0" *) 
  (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_5_FIFO_ENABLE = "1" *) 
  (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_AWLEN = "7" *) 
  (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_LOCK = "0" *) 
  (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_6_FIFO_ENABLE = "1" *) 
  (* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_AWLEN = "7" *) 
  (* C_SLOT_7_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_LOCK = "0" *) 
  (* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_7_FIFO_ENABLE = "1" *) 
  (* C_SUPPORT_ID_REFLECTION = "0" *) 
  (* C_S_AXI4_BASEADDR = "-1" *) 
  (* C_S_AXI4_HIGHADDR = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ENABLE_EXT_EVENTS = "0" *) 
  (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
  (* S_AXI_OFFLD_ID_WIDTH = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_perf_mon_v5_0_31_top inst
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .ext_clk_0(1'b0),
        .ext_clk_1(1'b0),
        .ext_clk_2(1'b0),
        .ext_clk_3(1'b0),
        .ext_clk_4(1'b0),
        .ext_clk_5(1'b0),
        .ext_clk_6(1'b0),
        .ext_clk_7(1'b0),
        .ext_event_0(1'b0),
        .ext_event_0_cnt_start(1'b0),
        .ext_event_0_cnt_stop(1'b0),
        .ext_event_1(1'b0),
        .ext_event_1_cnt_start(1'b0),
        .ext_event_1_cnt_stop(1'b0),
        .ext_event_2(1'b0),
        .ext_event_2_cnt_start(1'b0),
        .ext_event_2_cnt_stop(1'b0),
        .ext_event_3(1'b0),
        .ext_event_3_cnt_start(1'b0),
        .ext_event_3_cnt_stop(1'b0),
        .ext_event_4(1'b0),
        .ext_event_4_cnt_start(1'b0),
        .ext_event_4_cnt_stop(1'b0),
        .ext_event_5(1'b0),
        .ext_event_5_cnt_start(1'b0),
        .ext_event_5_cnt_stop(1'b0),
        .ext_event_6(1'b0),
        .ext_event_6_cnt_start(1'b0),
        .ext_event_6_cnt_stop(1'b0),
        .ext_event_7(1'b0),
        .ext_event_7_cnt_start(1'b0),
        .ext_event_7_cnt_stop(1'b0),
        .ext_rstn_0(1'b1),
        .ext_rstn_1(1'b1),
        .ext_rstn_2(1'b1),
        .ext_rstn_3(1'b1),
        .ext_rstn_4(1'b1),
        .ext_rstn_5(1'b1),
        .ext_rstn_6(1'b1),
        .ext_rstn_7(1'b1),
        .interrupt(interrupt),
        .m_axis_aclk(1'b0),
        .m_axis_aresetn(1'b1),
        .m_axis_tdata(NLW_inst_m_axis_tdata_UNCONNECTED[55:0]),
        .m_axis_tid(NLW_inst_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_inst_m_axis_tstrb_UNCONNECTED[6:0]),
        .m_axis_tvalid(NLW_inst_m_axis_tvalid_UNCONNECTED),
        .reset_event(reset_event),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awid(1'b0),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_offld_aclk(1'b0),
        .s_axi_offld_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_aresetn(1'b1),
        .s_axi_offld_arid(1'b0),
        .s_axi_offld_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_arready(NLW_inst_s_axi_offld_arready_UNCONNECTED),
        .s_axi_offld_arvalid(1'b0),
        .s_axi_offld_rdata(NLW_inst_s_axi_offld_rdata_UNCONNECTED[31:0]),
        .s_axi_offld_rid(NLW_inst_s_axi_offld_rid_UNCONNECTED[0]),
        .s_axi_offld_rlast(NLW_inst_s_axi_offld_rlast_UNCONNECTED),
        .s_axi_offld_rready(1'b0),
        .s_axi_offld_rresp(NLW_inst_s_axi_offld_rresp_UNCONNECTED[1:0]),
        .s_axi_offld_rvalid(NLW_inst_s_axi_offld_rvalid_UNCONNECTED),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_0_axi_aclk(slot_0_axi_aclk),
        .slot_0_axi_araddr(slot_0_axi_araddr),
        .slot_0_axi_arburst(slot_0_axi_arburst),
        .slot_0_axi_arcache(slot_0_axi_arcache),
        .slot_0_axi_aresetn(slot_0_axi_aresetn),
        .slot_0_axi_arid(1'b0),
        .slot_0_axi_arlen(slot_0_axi_arlen),
        .slot_0_axi_arlock(slot_0_axi_arlock),
        .slot_0_axi_arprot(slot_0_axi_arprot),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awaddr(slot_0_axi_awaddr),
        .slot_0_axi_awburst(slot_0_axi_awburst),
        .slot_0_axi_awcache(slot_0_axi_awcache),
        .slot_0_axi_awid(1'b0),
        .slot_0_axi_awlen(slot_0_axi_awlen),
        .slot_0_axi_awlock(slot_0_axi_awlock),
        .slot_0_axi_awprot(slot_0_axi_awprot),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awsize(slot_0_axi_awsize),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(1'b0),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bresp(slot_0_axi_bresp),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rdata(slot_0_axi_rdata),
        .slot_0_axi_rid(1'b0),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rresp(slot_0_axi_rresp),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wdata(slot_0_axi_wdata),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_0_axis_aclk(1'b0),
        .slot_0_axis_aresetn(1'b1),
        .slot_0_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_0_axis_tdest(1'b0),
        .slot_0_axis_tid(1'b0),
        .slot_0_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tlast(1'b0),
        .slot_0_axis_tready(1'b0),
        .slot_0_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tuser(1'b0),
        .slot_0_axis_tvalid(1'b0),
        .slot_0_ext_trig(1'b0),
        .slot_0_ext_trig_stop(1'b0),
        .slot_1_axi_aclk(slot_1_axi_aclk),
        .slot_1_axi_araddr(slot_1_axi_araddr),
        .slot_1_axi_arburst(slot_1_axi_arburst),
        .slot_1_axi_arcache(slot_1_axi_arcache),
        .slot_1_axi_aresetn(slot_1_axi_aresetn),
        .slot_1_axi_arid(1'b0),
        .slot_1_axi_arlen(slot_1_axi_arlen),
        .slot_1_axi_arlock(slot_1_axi_arlock),
        .slot_1_axi_arprot(slot_1_axi_arprot),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arsize(slot_1_axi_arsize),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awaddr(slot_1_axi_awaddr),
        .slot_1_axi_awburst(slot_1_axi_awburst),
        .slot_1_axi_awcache(slot_1_axi_awcache),
        .slot_1_axi_awid(1'b0),
        .slot_1_axi_awlen(slot_1_axi_awlen),
        .slot_1_axi_awlock(slot_1_axi_awlock),
        .slot_1_axi_awprot(slot_1_axi_awprot),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awsize(slot_1_axi_awsize),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_bid(1'b0),
        .slot_1_axi_bready(slot_1_axi_bready),
        .slot_1_axi_bresp(slot_1_axi_bresp),
        .slot_1_axi_bvalid(slot_1_axi_bvalid),
        .slot_1_axi_rdata(slot_1_axi_rdata),
        .slot_1_axi_rid(1'b0),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rresp(slot_1_axi_rresp),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .slot_1_axi_wdata(slot_1_axi_wdata),
        .slot_1_axi_wlast(slot_1_axi_wlast),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wstrb(slot_1_axi_wstrb),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .slot_1_axis_aclk(1'b0),
        .slot_1_axis_aresetn(1'b1),
        .slot_1_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axis_tdest(1'b0),
        .slot_1_axis_tid(1'b0),
        .slot_1_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tlast(1'b0),
        .slot_1_axis_tready(1'b0),
        .slot_1_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tuser(1'b0),
        .slot_1_axis_tvalid(1'b0),
        .slot_1_ext_trig(1'b0),
        .slot_1_ext_trig_stop(1'b0),
        .slot_2_axi_aclk(1'b0),
        .slot_2_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_arburst({1'b0,1'b0}),
        .slot_2_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_aresetn(1'b1),
        .slot_2_axi_arid(1'b0),
        .slot_2_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_arlock(1'b0),
        .slot_2_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_2_axi_arready(1'b0),
        .slot_2_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_2_axi_arvalid(1'b0),
        .slot_2_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awburst({1'b0,1'b0}),
        .slot_2_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awid(1'b0),
        .slot_2_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awlock(1'b0),
        .slot_2_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_2_axi_awready(1'b0),
        .slot_2_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_2_axi_awvalid(1'b0),
        .slot_2_axi_bid(1'b0),
        .slot_2_axi_bready(1'b0),
        .slot_2_axi_bresp({1'b0,1'b0}),
        .slot_2_axi_bvalid(1'b0),
        .slot_2_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_rid(1'b0),
        .slot_2_axi_rlast(1'b0),
        .slot_2_axi_rready(1'b0),
        .slot_2_axi_rresp({1'b0,1'b0}),
        .slot_2_axi_rvalid(1'b0),
        .slot_2_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_wlast(1'b0),
        .slot_2_axi_wready(1'b0),
        .slot_2_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_wvalid(1'b0),
        .slot_2_axis_aclk(1'b0),
        .slot_2_axis_aresetn(1'b1),
        .slot_2_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axis_tdest(1'b0),
        .slot_2_axis_tid(1'b0),
        .slot_2_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tlast(1'b0),
        .slot_2_axis_tready(1'b0),
        .slot_2_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tuser(1'b0),
        .slot_2_axis_tvalid(1'b0),
        .slot_2_ext_trig(1'b0),
        .slot_2_ext_trig_stop(1'b0),
        .slot_3_axi_aclk(1'b0),
        .slot_3_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arburst({1'b0,1'b0}),
        .slot_3_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_aresetn(1'b1),
        .slot_3_axi_arid(1'b0),
        .slot_3_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arlock(1'b0),
        .slot_3_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_arready(1'b0),
        .slot_3_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_arvalid(1'b0),
        .slot_3_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awburst({1'b0,1'b0}),
        .slot_3_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awid(1'b0),
        .slot_3_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awlock(1'b0),
        .slot_3_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_awready(1'b0),
        .slot_3_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_awvalid(1'b0),
        .slot_3_axi_bid(1'b0),
        .slot_3_axi_bready(1'b0),
        .slot_3_axi_bresp({1'b0,1'b0}),
        .slot_3_axi_bvalid(1'b0),
        .slot_3_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_rid(1'b0),
        .slot_3_axi_rlast(1'b0),
        .slot_3_axi_rready(1'b0),
        .slot_3_axi_rresp({1'b0,1'b0}),
        .slot_3_axi_rvalid(1'b0),
        .slot_3_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wlast(1'b0),
        .slot_3_axi_wready(1'b0),
        .slot_3_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wvalid(1'b0),
        .slot_3_axis_aclk(1'b0),
        .slot_3_axis_aresetn(1'b1),
        .slot_3_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axis_tdest(1'b0),
        .slot_3_axis_tid(1'b0),
        .slot_3_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tlast(1'b0),
        .slot_3_axis_tready(1'b0),
        .slot_3_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tuser(1'b0),
        .slot_3_axis_tvalid(1'b0),
        .slot_3_ext_trig(1'b0),
        .slot_3_ext_trig_stop(1'b0),
        .slot_4_axi_aclk(1'b0),
        .slot_4_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arburst({1'b0,1'b0}),
        .slot_4_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_aresetn(1'b1),
        .slot_4_axi_arid(1'b0),
        .slot_4_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arlock(1'b0),
        .slot_4_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_arready(1'b0),
        .slot_4_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_arvalid(1'b0),
        .slot_4_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awburst({1'b0,1'b0}),
        .slot_4_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awid(1'b0),
        .slot_4_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awlock(1'b0),
        .slot_4_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_awready(1'b0),
        .slot_4_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_awvalid(1'b0),
        .slot_4_axi_bid(1'b0),
        .slot_4_axi_bready(1'b0),
        .slot_4_axi_bresp({1'b0,1'b0}),
        .slot_4_axi_bvalid(1'b0),
        .slot_4_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_rid(1'b0),
        .slot_4_axi_rlast(1'b0),
        .slot_4_axi_rready(1'b0),
        .slot_4_axi_rresp({1'b0,1'b0}),
        .slot_4_axi_rvalid(1'b0),
        .slot_4_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wlast(1'b0),
        .slot_4_axi_wready(1'b0),
        .slot_4_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wvalid(1'b0),
        .slot_4_axis_aclk(1'b0),
        .slot_4_axis_aresetn(1'b1),
        .slot_4_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axis_tdest(1'b0),
        .slot_4_axis_tid(1'b0),
        .slot_4_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tlast(1'b0),
        .slot_4_axis_tready(1'b0),
        .slot_4_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tuser(1'b0),
        .slot_4_axis_tvalid(1'b0),
        .slot_4_ext_trig(1'b0),
        .slot_4_ext_trig_stop(1'b0),
        .slot_5_axi_aclk(1'b0),
        .slot_5_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arburst({1'b0,1'b0}),
        .slot_5_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_aresetn(1'b0),
        .slot_5_axi_arid(1'b0),
        .slot_5_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arlock(1'b0),
        .slot_5_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_arready(1'b0),
        .slot_5_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_arvalid(1'b0),
        .slot_5_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awburst({1'b0,1'b0}),
        .slot_5_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awid(1'b0),
        .slot_5_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awlock(1'b0),
        .slot_5_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_awready(1'b0),
        .slot_5_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_awvalid(1'b0),
        .slot_5_axi_bid(1'b0),
        .slot_5_axi_bready(1'b0),
        .slot_5_axi_bresp({1'b0,1'b0}),
        .slot_5_axi_bvalid(1'b0),
        .slot_5_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_rid(1'b0),
        .slot_5_axi_rlast(1'b0),
        .slot_5_axi_rready(1'b0),
        .slot_5_axi_rresp({1'b0,1'b0}),
        .slot_5_axi_rvalid(1'b0),
        .slot_5_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wlast(1'b0),
        .slot_5_axi_wready(1'b0),
        .slot_5_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wvalid(1'b0),
        .slot_5_axis_aclk(1'b0),
        .slot_5_axis_aresetn(1'b1),
        .slot_5_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axis_tdest(1'b0),
        .slot_5_axis_tid(1'b0),
        .slot_5_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tlast(1'b0),
        .slot_5_axis_tready(1'b0),
        .slot_5_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tuser(1'b0),
        .slot_5_axis_tvalid(1'b0),
        .slot_5_ext_trig(1'b0),
        .slot_5_ext_trig_stop(1'b0),
        .slot_6_axi_aclk(1'b0),
        .slot_6_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arburst({1'b0,1'b0}),
        .slot_6_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_aresetn(1'b1),
        .slot_6_axi_arid(1'b0),
        .slot_6_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arlock(1'b0),
        .slot_6_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_arready(1'b0),
        .slot_6_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_arvalid(1'b0),
        .slot_6_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awburst({1'b0,1'b0}),
        .slot_6_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awid(1'b0),
        .slot_6_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awlock(1'b0),
        .slot_6_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_awready(1'b0),
        .slot_6_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_awvalid(1'b0),
        .slot_6_axi_bid(1'b0),
        .slot_6_axi_bready(1'b0),
        .slot_6_axi_bresp({1'b0,1'b0}),
        .slot_6_axi_bvalid(1'b0),
        .slot_6_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_rid(1'b0),
        .slot_6_axi_rlast(1'b0),
        .slot_6_axi_rready(1'b0),
        .slot_6_axi_rresp({1'b0,1'b0}),
        .slot_6_axi_rvalid(1'b0),
        .slot_6_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wlast(1'b0),
        .slot_6_axi_wready(1'b0),
        .slot_6_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wvalid(1'b0),
        .slot_6_axis_aclk(1'b0),
        .slot_6_axis_aresetn(1'b1),
        .slot_6_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axis_tdest(1'b0),
        .slot_6_axis_tid(1'b0),
        .slot_6_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tlast(1'b0),
        .slot_6_axis_tready(1'b0),
        .slot_6_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tuser(1'b0),
        .slot_6_axis_tvalid(1'b0),
        .slot_6_ext_trig(1'b0),
        .slot_6_ext_trig_stop(1'b0),
        .slot_7_axi_aclk(1'b0),
        .slot_7_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arburst({1'b0,1'b0}),
        .slot_7_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_aresetn(1'b1),
        .slot_7_axi_arid(1'b0),
        .slot_7_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arlock(1'b0),
        .slot_7_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_arready(1'b0),
        .slot_7_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_arvalid(1'b0),
        .slot_7_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awburst({1'b0,1'b0}),
        .slot_7_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awid(1'b0),
        .slot_7_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awlock(1'b0),
        .slot_7_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_awready(1'b0),
        .slot_7_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_awvalid(1'b0),
        .slot_7_axi_bid(1'b0),
        .slot_7_axi_bready(1'b0),
        .slot_7_axi_bresp({1'b0,1'b0}),
        .slot_7_axi_bvalid(1'b0),
        .slot_7_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_rid(1'b0),
        .slot_7_axi_rlast(1'b0),
        .slot_7_axi_rready(1'b0),
        .slot_7_axi_rresp({1'b0,1'b0}),
        .slot_7_axi_rvalid(1'b0),
        .slot_7_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wlast(1'b0),
        .slot_7_axi_wready(1'b0),
        .slot_7_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wvalid(1'b0),
        .slot_7_axis_aclk(1'b0),
        .slot_7_axis_aresetn(1'b1),
        .slot_7_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axis_tdest(1'b0),
        .slot_7_axis_tid(1'b0),
        .slot_7_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tlast(1'b0),
        .slot_7_axis_tready(1'b0),
        .slot_7_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tuser(1'b0),
        .slot_7_axis_tvalid(1'b0),
        .slot_7_ext_trig(1'b0),
        .slot_7_ext_trig_stop(1'b0),
        .trigger_in(1'b0),
        .trigger_in_ack(NLW_inst_trigger_in_ack_UNCONNECTED));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[5] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[5] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [5]),
        .Q(\dest_graysync_ff[5] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [5]),
        .I4(\dest_graysync_ff[5] [3]),
        .I5(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [4]),
        .I4(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [5]),
        .I2(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[5] [4]),
        .I1(\dest_graysync_ff[5] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[5] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[5] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [5]),
        .Q(\dest_graysync_ff[5] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [5]),
        .I4(\dest_graysync_ff[5] [3]),
        .I5(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [4]),
        .I4(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [5]),
        .I2(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[5] [4]),
        .I1(\dest_graysync_ff[5] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[3] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .I5(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [4]),
        .I4(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(\dest_graysync_ff[3] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[3] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .I5(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [4]),
        .I4(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(\dest_graysync_ff[3] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (src_in_bin,
    count_value_i,
    DI,
    Q,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[1]_1 ,
    rd_en,
    ram_empty_i,
    rd_clk);
  output [0:0]src_in_bin;
  output [1:0]count_value_i;
  output [1:0]DI;
  input [0:0]Q;
  input \count_value_i_reg[1]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input ram_empty_i;
  input rd_clk;

  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h1210222021211121)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2220222022222222)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDBFDDDD42402222)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(\count_value_i_reg[1]_1 [1]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(src_in_bin));
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27
   (src_in_bin,
    count_value_i,
    DI,
    Q,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[1]_1 ,
    rd_en,
    ram_empty_i,
    rd_clk);
  output [0:0]src_in_bin;
  output [1:0]count_value_i;
  output [1:0]DI;
  input [0:0]Q;
  input \count_value_i_reg[1]_0 ;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input ram_empty_i;
  input rd_clk;

  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h1210222021211121)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2220222022222222)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDBFDDDD42402222)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(\count_value_i_reg[1]_1 [1]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(src_in_bin));
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (ram_empty_i0,
    Q,
    D,
    ram_rd_en_i,
    src_in_bin,
    \reg_out_i_reg[3] ,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    ram_empty_i,
    rd_en,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    count_value_i,
    DI,
    \grdc.rd_data_count_i_reg[5] ,
    S,
    \grdc.rd_data_count_i_reg[5]_0 ,
    \count_value_i_reg[5]_0 ,
    rd_clk);
  output ram_empty_i0;
  output [5:0]Q;
  output [2:0]D;
  output ram_rd_en_i;
  output [4:0]src_in_bin;
  output [4:0]\reg_out_i_reg[3] ;
  input \gen_pf_ic_rc.ram_empty_i_reg ;
  input [4:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input [1:0]count_value_i;
  input [3:0]DI;
  input [0:0]\grdc.rd_data_count_i_reg[5] ;
  input [0:0]S;
  input [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  input \count_value_i_reg[5]_0 ;
  input rd_clk;

  wire [2:0]D;
  wire [3:0]DI;
  wire [5:0]Q;
  wire [0:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg ;
  wire [4:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire \grdc.rd_data_count_i[3]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_8_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_9_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_5_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire [0:0]\grdc.rd_data_count_i_reg[5] ;
  wire [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;
  wire [4:0]\reg_out_i_reg[3] ;
  wire [4:0]src_in_bin;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\count_value_i[5]_i_2__0_n_0 ),
        .I5(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hDDDDDFDD)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(src_in_bin[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ),
        .I2(Q[3]),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hEFAAFFEF10550010)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(count_value_i[0]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h9A55AA9A)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(count_value_i[0]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(count_value_i[0]),
        .I3(Q[0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFDD4D)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(count_value_i[1]),
        .I1(Q[1]),
        .I2(count_value_i[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFF04FF0400FB)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .I2(ram_rd_en_i),
        .I3(Q[0]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h71FF0071)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(ram_rd_en_i),
        .I1(Q[0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAEAAAAAAAAEAAE)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg ),
        .I1(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I4(Q[4]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [4]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(ram_rd_en_i));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .O(\grdc.rd_data_count_i[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .O(\grdc.rd_data_count_i[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .O(\grdc.rd_data_count_i[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_9 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [0]),
        .O(\grdc.rd_data_count_i[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[5]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[5]_0 [4]),
        .O(\grdc.rd_data_count_i[5]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[3]_i_1_n_0 ,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O({\reg_out_i_reg[3] [2:0],\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\grdc.rd_data_count_i[3]_i_6_n_0 ,\grdc.rd_data_count_i[3]_i_7_n_0 ,\grdc.rd_data_count_i[3]_i_8_n_0 ,\grdc.rd_data_count_i[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[5]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED [3:1],\grdc.rd_data_count_i_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grdc.rd_data_count_i_reg[5] }),
        .O({\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED [3:2],\reg_out_i_reg[3] [4:3]}),
        .S({1'b0,1'b0,S,\grdc.rd_data_count_i[5]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28
   (ram_empty_i0,
    Q,
    D,
    ram_rd_en_i,
    src_in_bin,
    \reg_out_i_reg[3] ,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    ram_empty_i,
    rd_en,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    count_value_i,
    DI,
    \grdc.rd_data_count_i_reg[5] ,
    S,
    \grdc.rd_data_count_i_reg[5]_0 ,
    \count_value_i_reg[5]_0 ,
    rd_clk);
  output ram_empty_i0;
  output [5:0]Q;
  output [2:0]D;
  output ram_rd_en_i;
  output [4:0]src_in_bin;
  output [4:0]\reg_out_i_reg[3] ;
  input \gen_pf_ic_rc.ram_empty_i_reg ;
  input [4:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input [1:0]count_value_i;
  input [3:0]DI;
  input [0:0]\grdc.rd_data_count_i_reg[5] ;
  input [0:0]S;
  input [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  input \count_value_i_reg[5]_0 ;
  input rd_clk;

  wire [2:0]D;
  wire [3:0]DI;
  wire [5:0]Q;
  wire [0:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg ;
  wire [4:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire \grdc.rd_data_count_i[3]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_8_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_9_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_5_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire [0:0]\grdc.rd_data_count_i_reg[5] ;
  wire [4:0]\grdc.rd_data_count_i_reg[5]_0 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;
  wire [4:0]\reg_out_i_reg[3] ;
  wire [4:0]src_in_bin;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\count_value_i[5]_i_2__0_n_0 ),
        .I5(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hDDDDDFDD)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en_i),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(src_in_bin[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ),
        .I2(Q[3]),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hEFAAFFEF10550010)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(count_value_i[0]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h9A55AA9A)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(count_value_i[0]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(count_value_i[0]),
        .I3(Q[0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFFFDD4D)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(count_value_i[1]),
        .I1(Q[1]),
        .I2(count_value_i[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFF04FF0400FB)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .I2(ram_rd_en_i),
        .I3(Q[0]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h71FF0071)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(ram_rd_en_i),
        .I1(Q[0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAEAAAAAAAAEAAE)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg ),
        .I1(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I4(Q[4]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [4]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(ram_rd_en_i));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .O(\grdc.rd_data_count_i[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[5]_0 [2]),
        .O(\grdc.rd_data_count_i[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .O(\grdc.rd_data_count_i[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_9 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(\grdc.rd_data_count_i_reg[5]_0 [0]),
        .O(\grdc.rd_data_count_i[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[5]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5]_0 [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[5]_0 [4]),
        .O(\grdc.rd_data_count_i[5]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[3]_i_1_n_0 ,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O({\reg_out_i_reg[3] [2:0],\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\grdc.rd_data_count_i[3]_i_6_n_0 ,\grdc.rd_data_count_i[3]_i_7_n_0 ,\grdc.rd_data_count_i[3]_i_8_n_0 ,\grdc.rd_data_count_i[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[5]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED [3:1],\grdc.rd_data_count_i_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grdc.rd_data_count_i_reg[5] }),
        .O({\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED [3:2],\reg_out_i_reg[3] [4:3]}),
        .S({1'b0,1'b0,S,\grdc.rd_data_count_i[5]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31
   (Q,
    D,
    wr_en,
    \count_value_i_reg[5]_0 ,
    wrst_busy,
    rst_d1,
    \gwdc.wr_data_count_i_reg[5] ,
    E,
    wr_clk);
  output [5:0]Q;
  output [4:0]D;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input wrst_busy;
  input rst_d1;
  input [5:0]\gwdc.wr_data_count_i_reg[5] ;
  input [0:0]E;
  input wr_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire [5:0]\gwdc.wr_data_count_i_reg[5] ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i[5]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(wrst_busy),
        .I4(rst_d1),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[5] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[5] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[5] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[5] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[5] [5]),
        .O(\gwdc.wr_data_count_i[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[5] [4]),
        .O(\gwdc.wr_data_count_i[5]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [3:2],D[4:3]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_2_n_0 ,\gwdc.wr_data_count_i[5]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8
   (Q,
    D,
    wr_en,
    \count_value_i_reg[5]_0 ,
    wrst_busy,
    rst_d1,
    \gwdc.wr_data_count_i_reg[5] ,
    E,
    wr_clk);
  output [5:0]Q;
  output [4:0]D;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input wrst_busy;
  input rst_d1;
  input [5:0]\gwdc.wr_data_count_i_reg[5] ;
  input [0:0]E;
  input wr_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire [5:0]\gwdc.wr_data_count_i_reg[5] ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i[5]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(wrst_busy),
        .I4(rst_d1),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[5] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[5] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[5] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[5] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[5] [5]),
        .O(\gwdc.wr_data_count_i[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[5] [4]),
        .O(\gwdc.wr_data_count_i[5]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [3:2],D[4:3]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_2_n_0 ,\gwdc.wr_data_count_i[5]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (\reg_out_i_reg[0] ,
    \gen_pf_ic_rc.ram_empty_i_i_2_0 ,
    E,
    Q,
    rd_en,
    \count_value_i_reg[0]_0 ,
    rd_clk);
  output \reg_out_i_reg[0] ;
  input [4:0]\gen_pf_ic_rc.ram_empty_i_i_2_0 ;
  input [0:0]E;
  input [1:0]Q;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input rd_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire [4:0]\gen_pf_ic_rc.ram_empty_i_i_2_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0] ;

  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.ram_empty_i_i_2_0 [0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_0 [1]),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I5(E),
        .O(\reg_out_i_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pf_ic_rc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_2_0 [3]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_2_0 [2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29
   (\reg_out_i_reg[0] ,
    \gen_pf_ic_rc.ram_empty_i_i_2_0 ,
    E,
    Q,
    rd_en,
    \count_value_i_reg[0]_0 ,
    rd_clk);
  output \reg_out_i_reg[0] ;
  input [4:0]\gen_pf_ic_rc.ram_empty_i_i_2_0 ;
  input [0:0]E;
  input [1:0]Q;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input rd_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire [4:0]\gen_pf_ic_rc.ram_empty_i_i_2_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0] ;

  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.ram_empty_i_i_2_0 [0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_0 [1]),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I5(E),
        .O(\reg_out_i_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pf_ic_rc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_2_0 [3]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_2_0 [2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32
   (ram_full_i0,
    D,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    E,
    wrst_busy,
    wr_clk);
  output ram_full_i0;
  output [1:0]D;
  input [4:0]Q;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]E;
  input wrst_busy;
  input wr_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire ram_full_i0;
  wire wr_clk;
  wire [5:1]wr_pntr_plus1_pf;
  wire wrst_busy;
  wire [2:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[3]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf[3]),
        .I3(wr_pntr_plus1_pf[4]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[4]),
        .I2(wr_pntr_plus1_pf[3]),
        .I3(wr_pntr_plus1_pf[2]),
        .I4(wr_pntr_plus1_pf[5]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(Q[3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(Q[1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(Q[0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2 
       (.I0(wr_pntr_plus1_pf[5]),
        .I1(Q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(E),
        .DI(wr_pntr_plus1_pf[4:1]),
        .O({D[0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED [3:1],D[1]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(Q[3]),
        .I1(wr_pntr_plus1_pf[4]),
        .I2(Q[4]),
        .I3(wr_pntr_plus1_pf[5]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(wr_pntr_plus1_pf[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9
   (ram_full_i0,
    D,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    E,
    wrst_busy,
    wr_clk);
  output ram_full_i0;
  output [1:0]D;
  input [4:0]Q;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]E;
  input wrst_busy;
  input wr_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire ram_full_i0;
  wire wr_clk;
  wire [5:1]wr_pntr_plus1_pf;
  wire wrst_busy;
  wire [2:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[3]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf[3]),
        .I3(wr_pntr_plus1_pf[4]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[4]),
        .I2(wr_pntr_plus1_pf[3]),
        .I3(wr_pntr_plus1_pf[2]),
        .I4(wr_pntr_plus1_pf[5]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(Q[3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(Q[1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(Q[0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2 
       (.I0(wr_pntr_plus1_pf[5]),
        .I1(Q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(E),
        .DI(wr_pntr_plus1_pf[4:1]),
        .O({D[0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED [3:1],D[1]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(Q[3]),
        .I1(wr_pntr_plus1_pf[4]),
        .I2(Q[4]),
        .I3(wr_pntr_plus1_pf[5]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I5(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(wr_pntr_plus1_pf[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (\reg_out_i_reg[3] ,
    Q,
    E,
    wrst_busy,
    wr_clk);
  output \reg_out_i_reg[3] ;
  input [4:0]Q;
  input [0:0]E;
  input wrst_busy;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I5(E),
        .O(\reg_out_i_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33
   (\reg_out_i_reg[3] ,
    Q,
    E,
    wrst_busy,
    wr_clk);
  output \reg_out_i_reg[3] ;
  input [4:0]Q;
  input [0:0]E;
  input wrst_busy;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \reg_out_i_reg[3] ;
  wire wr_clk;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I5(E),
        .O(\reg_out_i_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "4" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "0" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* READ_DATA_WIDTH = "3" *) 
(* READ_MODE = "fwft" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "3" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "4" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "96" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "9" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "4" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) 
(* ORIG_REF_NAME = "xpm_fifo_async" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) 
(* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "5" *) 
(* READ_DATA_WIDTH = "3" *) (* READ_MODE = "fwft" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "3" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "4" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "96" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "9" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "4" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "96" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "27" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "27" *) (* PF_THRESH_MIN = "9" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* RD_DC_WIDTH_EXT = "6" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "5" *) 
(* READ_DATA_WIDTH = "3" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "3" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) (* WR_PNTR_WIDTH = "5" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "2" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [4:0]diff_pntr_pe;
  wire [5:4]diff_pntr_pf_q;
  wire [5:4]diff_pntr_pf_q0;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire empty_fwft_i0;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire [5:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [5:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire [4:0]rd_pntr_wr;
  wire [4:0]rd_pntr_wr_cdc;
  wire [5:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_1;
  wire rdpp1_inst_n_0;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [5:0]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [5:0]wr_pntr_ext;
  wire wr_pntr_plus1_pf_carry;
  wire [4:0]wr_pntr_rd_cdc;
  wire [5:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [2:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h69A1)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h3FF0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(src_in_bin00_out));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 \gen_cdc_pntr.wpr_gray_reg 
       (.D({diff_pntr_pe[4],diff_pntr_pe[2]}),
        .Q(rd_pntr_ext),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_0 ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 }),
        .\reg_out_i_reg[4]_1 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(wr_pntr_rd_cdc_dc),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_0 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_1 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_6 }),
        .S(\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ),
        .count_value_i(count_value_i[1]),
        .\grdc.rd_data_count_i_reg[5] ({rdp_inst_n_1,rd_pntr_ext[4:1]}),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_7 ),
        .\reg_out_i_reg[5]_0 (rd_rst_busy));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[4:0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hE0CC)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(empty),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.DI({\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "3" *) 
  (* BYTE_WRITE_WIDTH_B = "3" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "96" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "3" *) 
  (* P_MIN_WIDTH_DATA_A = "3" *) 
  (* P_MIN_WIDTH_DATA_B = "3" *) 
  (* P_MIN_WIDTH_DATA_ECC = "3" *) 
  (* P_MIN_WIDTH_DATA_LDW = "3" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "3" *) 
  (* P_WIDTH_COL_WRITE_B = "3" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "3" *) 
  (* READ_DATA_WIDTH_B = "3" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "3" *) 
  (* WRITE_DATA_WIDTH_B = "3" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "4" *) 
  (* rstb_loop_iter = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[4:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [2:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.D({diff_pntr_pe[3],diff_pntr_pe[1:0]}),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_0 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ),
        .count_value_i(count_value_i),
        .\count_value_i_reg[5]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 }),
        .\grdc.rd_data_count_i_reg[5] (\gen_cdc_pntr.wpr_gray_reg_dc_n_7 ),
        .\grdc.rd_data_count_i_reg[5]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_6 }),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] (\grdc.diff_wr_rd_pntr_rdc ),
        .src_in_bin(src_in_bin00_out[5:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.ram_empty_i_i_2_0 ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 }),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0] (rdpp1_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(diff_pntr_pf_q),
        .d_out_int_reg_0(rst_d1_inst_n_1),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (full),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\gwdc.wr_data_count_i_reg[5] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (wrpp2_inst_n_0),
        .ram_full_i0(ram_full_i0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\reg_out_i_reg[3] (wrpp2_inst_n_0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gof.overflow_i_reg (full),
        .\guf.underflow_i_reg (empty),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "4" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "96" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "27" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "27" *) (* PF_THRESH_MIN = "9" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "5" *) 
(* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "3" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "3" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) 
(* WR_PNTR_WIDTH = "5" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "2" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [4:0]diff_pntr_pe;
  wire [5:4]diff_pntr_pf_q;
  wire [5:4]diff_pntr_pf_q0;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire empty_fwft_i0;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire [5:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [5:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire [4:0]rd_pntr_wr;
  wire [4:0]rd_pntr_wr_cdc;
  wire [5:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_1;
  wire rdpp1_inst_n_0;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [5:0]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [5:0]wr_pntr_ext;
  wire wr_pntr_plus1_pf_carry;
  wire [4:0]wr_pntr_rd_cdc;
  wire [5:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [2:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h69A1)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h3FF0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(src_in_bin00_out));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 \gen_cdc_pntr.wpr_gray_reg 
       (.D({diff_pntr_pe[4],diff_pntr_pe[2]}),
        .Q(rd_pntr_ext),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_0 ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 }),
        .\reg_out_i_reg[4]_1 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(wr_pntr_rd_cdc_dc),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_0 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_1 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_6 }),
        .S(\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ),
        .count_value_i(count_value_i[1]),
        .\grdc.rd_data_count_i_reg[5] ({rdp_inst_n_1,rd_pntr_ext[4:1]}),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_7 ),
        .\reg_out_i_reg[5]_0 (rd_rst_busy));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[4:0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hE0CC)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(empty),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 \gen_fwft.rdpp1_inst 
       (.DI({\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "3" *) 
  (* BYTE_WRITE_WIDTH_B = "3" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "96" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "3" *) 
  (* P_MIN_WIDTH_DATA_A = "3" *) 
  (* P_MIN_WIDTH_DATA_B = "3" *) 
  (* P_MIN_WIDTH_DATA_ECC = "3" *) 
  (* P_MIN_WIDTH_DATA_LDW = "3" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "3" *) 
  (* P_WIDTH_COL_WRITE_B = "3" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "3" *) 
  (* READ_DATA_WIDTH_B = "3" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "3" *) 
  (* WRITE_DATA_WIDTH_B = "3" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "4" *) 
  (* rstb_loop_iter = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[4:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [2:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28 rdp_inst
       (.D({diff_pntr_pe[3],diff_pntr_pe[1:0]}),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_0 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ),
        .count_value_i(count_value_i),
        .\count_value_i_reg[5]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 }),
        .\grdc.rd_data_count_i_reg[5] (\gen_cdc_pntr.wpr_gray_reg_dc_n_7 ),
        .\grdc.rd_data_count_i_reg[5]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_6 }),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] (\grdc.diff_wr_rd_pntr_rdc ),
        .src_in_bin(src_in_bin00_out[5:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.ram_empty_i_i_2_0 ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 }),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0] (rdpp1_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 rst_d1_inst
       (.Q(diff_pntr_pf_q),
        .d_out_int_reg_0(rst_d1_inst_n_1),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (full),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\gwdc.wr_data_count_i_reg[5] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (wrpp2_inst_n_0),
        .ram_full_i0(ram_full_i0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\reg_out_i_reg[3] (wrpp2_inst_n_0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gof.overflow_i_reg (full),
        .\guf.underflow_i_reg (empty),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    d_out_int_reg_0,
    wrst_busy,
    wr_clk,
    rst,
    prog_full,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    Q);
  output rst_d1;
  output d_out_int_reg_0;
  input wrst_busy;
  input wr_clk;
  input rst;
  input prog_full;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input [1:0]Q;

  wire [1:0]Q;
  wire d_out_int_reg_0;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00C4)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(rst_d1),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .I2(rst),
        .I3(wrst_busy),
        .O(d_out_int_reg_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(prog_full),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30
   (rst_d1,
    d_out_int_reg_0,
    wrst_busy,
    wr_clk,
    rst,
    prog_full,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    Q);
  output rst_d1;
  output d_out_int_reg_0;
  input wrst_busy;
  input wr_clk;
  input rst;
  input prog_full;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input [1:0]Q;

  wire [1:0]Q;
  wire d_out_int_reg_0;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00C4)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(rst_d1),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .I2(rst),
        .I3(wrst_busy),
        .O(d_out_int_reg_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(prog_full),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [4:0]Q;
  input wrst_busy;
  input [4:0]D;
  input wr_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [4:0]Q;
  input wrst_busy;
  input [4:0]D;
  input wr_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25
   (D,
    \reg_out_i_reg[4]_0 ,
    Q,
    ram_empty_i,
    rd_en,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[4]_1 ,
    rd_clk);
  output [1:0]D;
  output [4:0]\reg_out_i_reg[4]_0 ;
  input [4:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  input \reg_out_i_reg[0]_0 ;
  input [4:0]\reg_out_i_reg[4]_1 ;
  input rd_clk;

  wire [1:0]D;
  wire [4:0]Q;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [4:0]\reg_out_i_reg[4]_0 ;
  wire [4:0]\reg_out_i_reg[4]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[4]_0 [2]),
        .I2(\reg_out_i_reg[4]_0 [1]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB2B2B2B2B2BBB2B2)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2 
       (.I0(\reg_out_i_reg[4]_0 [0]),
        .I1(Q[0]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] [1]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[4]_0 [4]),
        .I2(\reg_out_i_reg[4]_0 [3]),
        .I3(Q[3]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2 
       (.I0(\reg_out_i_reg[4]_0 [1]),
        .I1(Q[1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[4]_0 [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [0]),
        .Q(\reg_out_i_reg[4]_0 [0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [1]),
        .Q(\reg_out_i_reg[4]_0 [1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [2]),
        .Q(\reg_out_i_reg[4]_0 [2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [3]),
        .Q(\reg_out_i_reg[4]_0 [3]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [4]),
        .Q(\reg_out_i_reg[4]_0 [4]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6
   (D,
    \reg_out_i_reg[4]_0 ,
    Q,
    ram_empty_i,
    rd_en,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[4]_1 ,
    rd_clk);
  output [1:0]D;
  output [4:0]\reg_out_i_reg[4]_0 ;
  input [4:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  input \reg_out_i_reg[0]_0 ;
  input [4:0]\reg_out_i_reg[4]_1 ;
  input rd_clk;

  wire [1:0]D;
  wire [4:0]Q;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [4:0]\reg_out_i_reg[4]_0 ;
  wire [4:0]\reg_out_i_reg[4]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[4]_0 [2]),
        .I2(\reg_out_i_reg[4]_0 [1]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB2B2B2B2B2BBB2B2)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2 
       (.I0(\reg_out_i_reg[4]_0 [0]),
        .I1(Q[0]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] [1]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[4]_0 [4]),
        .I2(\reg_out_i_reg[4]_0 [3]),
        .I3(Q[3]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2 
       (.I0(\reg_out_i_reg[4]_0 [1]),
        .I1(Q[1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[4]_0 [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [0]),
        .Q(\reg_out_i_reg[4]_0 [0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [1]),
        .Q(\reg_out_i_reg[4]_0 [1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [2]),
        .Q(\reg_out_i_reg[4]_0 [2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [3]),
        .Q(\reg_out_i_reg[4]_0 [3]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [4]),
        .Q(\reg_out_i_reg[4]_0 [4]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [5:0]Q;
  input wrst_busy;
  input [5:0]D;
  input wr_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [5:0]Q;
  input wrst_busy;
  input [5:0]D;
  input wr_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26
   (DI,
    Q,
    \reg_out_i_reg[3]_0 ,
    S,
    count_value_i,
    \grdc.rd_data_count_i_reg[5] ,
    \reg_out_i_reg[5]_0 ,
    D,
    rd_clk);
  output [1:0]DI;
  output [4:0]Q;
  output [0:0]\reg_out_i_reg[3]_0 ;
  output [0:0]S;
  input [0:0]count_value_i;
  input [4:0]\grdc.rd_data_count_i_reg[5] ;
  input \reg_out_i_reg[5]_0 ;
  input [5:0]D;
  input rd_clk;

  wire [5:0]D;
  wire [1:0]DI;
  wire [4:0]Q;
  wire [0:0]S;
  wire [0:0]count_value_i;
  wire [4:0]\grdc.rd_data_count_i_reg[5] ;
  wire rd_clk;
  wire [0:0]\reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg[5]_0 ;
  wire \reg_out_i_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i),
        .I2(\grdc.rd_data_count_i_reg[5] [0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[5]_i_3 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5] [2]),
        .O(\reg_out_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \grdc.rd_data_count_i[5]_i_4 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5] [3]),
        .I2(\grdc.rd_data_count_i_reg[5] [4]),
        .I3(\reg_out_i_reg_n_0_[5] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\reg_out_i_reg_n_0_[5] ),
        .R(\reg_out_i_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7
   (DI,
    Q,
    \reg_out_i_reg[3]_0 ,
    S,
    count_value_i,
    \grdc.rd_data_count_i_reg[5] ,
    \reg_out_i_reg[5]_0 ,
    D,
    rd_clk);
  output [1:0]DI;
  output [4:0]Q;
  output [0:0]\reg_out_i_reg[3]_0 ;
  output [0:0]S;
  input [0:0]count_value_i;
  input [4:0]\grdc.rd_data_count_i_reg[5] ;
  input \reg_out_i_reg[5]_0 ;
  input [5:0]D;
  input rd_clk;

  wire [5:0]D;
  wire [1:0]DI;
  wire [4:0]Q;
  wire [0:0]S;
  wire [0:0]count_value_i;
  wire [4:0]\grdc.rd_data_count_i_reg[5] ;
  wire rd_clk;
  wire [0:0]\reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg[5]_0 ;
  wire \reg_out_i_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i),
        .I2(\grdc.rd_data_count_i_reg[5] [0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[5]_i_3 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5] [2]),
        .O(\reg_out_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \grdc.rd_data_count_i[5]_i_4 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5] [3]),
        .I2(\grdc.rd_data_count_i_reg[5] [4]),
        .I3(\reg_out_i_reg_n_0_[5] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\reg_out_i_reg_n_0_[5] ),
        .R(\reg_out_i_reg[5]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    overflow_i0,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gof.overflow_i_reg ,
    rst_d1,
    wr_en,
    Q,
    \guf.underflow_i_reg ,
    rd_en);
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output overflow_i0;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gof.overflow_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]Q;
  input \guf.underflow_i_reg ;
  input rd_en;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \gof.overflow_i_reg ;
  wire \guf.underflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h555555555555FFD5)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF800F800FF00F800)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\/i__n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .I2(\/i__n_0 ),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF80000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gof.overflow_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(\guf.underflow_i_reg ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    overflow_i0,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gof.overflow_i_reg ,
    rst_d1,
    wr_en,
    Q,
    \guf.underflow_i_reg ,
    rd_en);
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output overflow_i0;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gof.overflow_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]Q;
  input \guf.underflow_i_reg ;
  input rd_en;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \gof.overflow_i_reg ;
  wire \guf.underflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h555555555555FFD5)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF800F800FF00F800)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\/i__n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .I2(\/i__n_0 ),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF80000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gof.overflow_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(\guf.underflow_i_reg ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "3" *) (* BYTE_WRITE_WIDTH_B = "3" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "96" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "0" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "32" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "3" *) 
(* P_MIN_WIDTH_DATA_A = "3" *) (* P_MIN_WIDTH_DATA_B = "3" *) (* P_MIN_WIDTH_DATA_ECC = "3" *) 
(* P_MIN_WIDTH_DATA_LDW = "3" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) (* P_WIDTH_ADDR_READ_B = "5" *) 
(* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) (* P_WIDTH_COL_WRITE_A = "3" *) 
(* P_WIDTH_COL_WRITE_B = "3" *) (* RAM_DECOMP = "auto" *) (* READ_DATA_WIDTH_A = "3" *) 
(* READ_DATA_WIDTH_B = "3" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "3" *) (* WRITE_DATA_WIDTH_B = "3" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "4" *) 
(* rstb_loop_iter = "4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [2:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [2:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [2:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [2:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire clkb;
  wire [2:0]dina;
  wire [2:0]doutb;
  wire ena;
  wire enb;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0 ;
  wire [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg ;
  wire [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1 
       (.I0(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [0]),
        .I1(regceb),
        .I2(doutb[0]),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1 
       (.I0(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [1]),
        .I1(regceb),
        .I2(doutb[1]),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1 
       (.I0(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [2]),
        .I1(regceb),
        .I2(doutb[2]),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0 ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0 ),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [0]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [1]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [2]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[1:0]),
        .DIB({1'b0,dina[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [1:0]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED [1],\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [2]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "3" *) (* BYTE_WRITE_WIDTH_B = "3" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "96" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "0" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "3" *) (* P_MIN_WIDTH_DATA_A = "3" *) (* P_MIN_WIDTH_DATA_B = "3" *) 
(* P_MIN_WIDTH_DATA_ECC = "3" *) (* P_MIN_WIDTH_DATA_LDW = "3" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "3" *) (* P_WIDTH_COL_WRITE_B = "3" *) (* RAM_DECOMP = "auto" *) 
(* READ_DATA_WIDTH_A = "3" *) (* READ_DATA_WIDTH_B = "3" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "3" *) 
(* WRITE_DATA_WIDTH_B = "3" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
(* rsta_loop_iter = "4" *) (* rstb_loop_iter = "4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [2:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [2:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [2:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [2:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire clkb;
  wire [2:0]dina;
  wire [2:0]doutb;
  wire ena;
  wire enb;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0 ;
  wire [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg ;
  wire [2:0]\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1 
       (.I0(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [0]),
        .I1(regceb),
        .I2(doutb[0]),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1 
       (.I0(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [1]),
        .I1(regceb),
        .I2(doutb[1]),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1 
       (.I0(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [2]),
        .I1(regceb),
        .I2(doutb[2]),
        .O(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0 ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1_n_0 ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1_n_0 ),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [0]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [1]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [2]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg [2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[1:0]),
        .DIB({1'b0,dina[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [1:0]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOB_UNCONNECTED [1],\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0 [2]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_2_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
