# 7458 chip

## Problem statement

> Create a module with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an `assign` statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates. For extra practice, try it both ways.

<img src="../assets/image-20240827130658281.png" alt="image-20240827130658281" style="zoom:80%;" />

```verilog
module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );


endmodule
```

##  Solution

```verilog
module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
	assign p1y=p1a&p1b&p1c|p1d&p1e&p1f;
    assign p2y=p2a&p2b|p2c&p2d;
endmodule
```
