// Seed: 565705741
module module_0 (
    output wor id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7
);
  wire id_9 = id_1;
  assign module_1.id_10 = 0;
  logic id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    input wor id_0,
    input wire _id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    output wand id_7,
    output tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14
);
  logic [1 : id_1] id_16;
  and primCall (id_13, id_9, id_0, id_17, id_2, id_14, id_16, id_3, id_12, id_11);
  wire id_17;
  assign id_16 = 1 > 1 ? id_16 : -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_11,
      id_10,
      id_3,
      id_12,
      id_13
  );
endmodule
