INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/EndExam-12a/EndExam-12a.srcs/sources_1/new/oct_ntobin_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oct_ntobin_n
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/EndExam-12a/EndExam-12a.srcs/sim_1/new/oct_ntobin_n_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oct_ntobin_n_tb
WARNING: [VRFC 10-8497] literal value 'o721 truncated to fit in 3 bits [D:/DSD_lab/EndExam-12a/EndExam-12a.srcs/sim_1/new/oct_ntobin_n_tb.v:31]
WARNING: [VRFC 10-8497] literal value 'o152 truncated to fit in 3 bits [D:/DSD_lab/EndExam-12a/EndExam-12a.srcs/sim_1/new/oct_ntobin_n_tb.v:32]
WARNING: [VRFC 10-8497] literal value 'o52 truncated to fit in 2 bits [D:/DSD_lab/EndExam-12a/EndExam-12a.srcs/sim_1/new/oct_ntobin_n_tb.v:33]
