# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project Lab1
# Compile of Lab1.vho was successful.
# Compile of counter_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.counter_tb
# vsim -gui work.counter_tb 
# Start time: 12:49:22 on Jan 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.counter_tb(tb)
# Loading work.counter(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
add wave -position insertpoint  \
sim:/counter_tb/output \
sim:/counter_tb/data \
sim:/counter_tb/clr_n \
sim:/counter_tb/ld_n \
sim:/counter_tb/enable \
sim:/counter_tb/rco
run -all
# ** Note: SIMULATION FINISHED!
#    Time: 33260 ns  Iteration: 0  Instance: /counter_tb
quit -sim
# End time: 12:57:08 on Jan 23,2019, Elapsed time: 0:07:46
# Errors: 0, Warnings: 0
vsim -gui work.counter_tb -sdftyp /UUT=C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# vsim -gui work.counter_tb -sdftyp /UUT=C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo 
# Start time: 12:59:29 on Jan 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.counter_tb(tb)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading work.counter(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# Loading timing data from C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /counter_tb File: C:/Users/Aj/Downloads/counter_tb.vhd
add wave -position insertpoint  \
sim:/counter_tb/UUT/OUTPUT0 \
sim:/counter_tb/UUT/DATA2 \
sim:/counter_tb/UUT/DATA1 \
sim:/counter_tb/UUT/DATA0 \
sim:/counter_tb/UUT/ENABLE \
sim:/counter_tb/UUT/DATA3 \
sim:/counter_tb/UUT/CLR_N \
sim:/counter_tb/UUT/CLK \
sim:/counter_tb/UUT/LD_N \
sim:/counter_tb/UUT/OUTPUT1 \
sim:/counter_tb/UUT/OUTPUT2 \
sim:/counter_tb/UUT/OUTPUT3 \
sim:/counter_tb/UUT/OUTPUT4 \
sim:/counter_tb/UUT/DATA6 \
sim:/counter_tb/UUT/DATA5 \
sim:/counter_tb/UUT/DATA4 \
sim:/counter_tb/UUT/DATA7 \
sim:/counter_tb/UUT/OUTPUT5 \
sim:/counter_tb/UUT/OUTPUT6 \
sim:/counter_tb/UUT/OUTPUT7 \
sim:/counter_tb/UUT/RCO
run -all
# ** Note: SIMULATION FINISHED!
#    Time: 33260 ns  Iteration: 0  Instance: /counter_tb
quit -sim
# End time: 13:25:46 on Jan 23,2019, Elapsed time: 0:26:17
# Errors: 0, Warnings: 0
# Compile of Lab1.vho was successful.
# Compile of counter_tb.vhd was successful.
# Compile of fa_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -sdftyp /UUT=C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo work.fa_tb
# vsim -gui -sdftyp /UUT=C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo work.fa_tb 
# Start time: 13:33:52 on Jan 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.fa_tb(tb)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading work.fa(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# Loading timing data from C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /fa_tb File: C:/Users/Aj/Downloads/fa_tb.vhd
add wave -position end  sim:/fa_tb/input1
add wave -position end  sim:/fa_tb/input2
add wave -position end  sim:/fa_tb/carry_in
add wave -position end  sim:/fa_tb/sum
add wave -position end  sim:/fa_tb/carry_out
run -all
# ** Note: SIMLUATION FINISHED!
#    Time: 320 ns  Iteration: 0  Instance: /fa_tb
quit -sim
# End time: 13:35:45 on Jan 23,2019, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# Compile of Lab1.vho was successful.
# Compile of counter_tb.vhd was successful.
# Compile of fa_tb.vhd was successful.
# Compile of adder_tb.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -sdftyp /UUT=C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo work.adder_tb
# vsim -gui -sdftyp /UUT=C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo work.adder_tb 
# Start time: 13:54:31 on Jan 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.adder_tb(tb)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading work.adder(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# Loading instances from C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# Loading timing data from C:/intelFPGA_lite/17.1/simulation/modelsim/Lab1_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb File: C:/Users/Aj/Downloads/adder_tb.vhd
add wave -position end  sim:/adder_tb/input1
add wave -position end  sim:/adder_tb/input2
add wave -position end  sim:/adder_tb/sum
add wave -position end  sim:/adder_tb/carry_in
add wave -position end  sim:/adder_tb/carry_out
run -all
# ** Note: SIMULATION FINISHED!
#    Time: 20480 ns  Iteration: 0  Instance: /adder_tb
quit -sim
# Load canceled
# End time: 13:56:25 on Jan 23,2019, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# Load canceled
# Load canceled
# Load canceled
