Release 14.6 Drc P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 11 11:38:42 2013

drc -z cpu_memory_test.ncd cpu_memory_test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net Inst_memory_wrapper/ram_clk
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
