<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>C55XX CSL LP: DMA Symbols Defined</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">C55XX CSL LP</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">DMA Symbols Defined</div>  </div>
<div class="ingroups"><a class="el" href="group__CSL__DMA__API.html">DMA</a></div></div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga325347146e7a55c60880b672efaa828c">CSL_DMA_MIN_TX_SIZE</a>&#160;&#160;&#160;(4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gae079462068bd13021857ff9d358dddf6">CSL_DMA_CHAN_MAX</a>&#160;&#160;&#160;(16)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga1d8c39027c3ed32df438382de06060ea">CSL_DMA_CHAN_COUNT</a>&#160;&#160;&#160;(4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gac4a5728fb02c32955b8dd5dc50ffdbfb">CSL_DMA_CHANNEL_BUSY</a>&#160;&#160;&#160;(1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga945ba529552db4e72a489c984d4c4a5d">CSL_DMA_CHANNEL_FREE</a>&#160;&#160;&#160;(0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga239ba1ab24d85a3f40da8eefba7a12fc">CSL_DMA_CHANNEL_ENABLE</a>&#160;&#160;&#160;(Uint16)1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga9fc28ae9b2979eafa0be5afaf573975b">CSL_DMA_CHANNEL_DISABLE</a>&#160;&#160;&#160;(Uint16)0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga3d6e84cf203f45d125a07d102b7aa5be">CSL_DMA_DMATCR2_DMASTART_SYNC_MASK</a>&#160;&#160;&#160;(0x8004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga11228faba8da4dd4cbab4b36bc60f86a">CSL_DMA_UINT16_MASK</a>&#160;&#160;&#160;(0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga89f380e05c6f69523e4b5e3c7ca28a02">CSL_DMA_UINT16_NUMBER_BITS</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga711b536193413f7c2b17e06460031977">CSL_DMA_RESET_CLOCK_CYCLE</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga91cfa5206eeb35a1971aea4b9a8be22f">CSL_DMA_ADDR_MODE_FIXED</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gac16b4f5342f096a51f94c2c1a5f03941">CSL_DMA_ADDR_MODE_INCREMENT</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga42f276a3c51b58d207fb1e017c0f9e1b">CSL_DMA_ADDR_SHIFT</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga78638b7d3a01069368f3aa6d14eba34a">CSL_DMA_DARAM_START_ADDR</a>&#160;&#160;&#160;(0x00060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga943fa66d8fa4b9f6596ee63a50bdeb3a">CSL_DMA_DARAM_END_ADDR</a>&#160;&#160;&#160;(0x07FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga752499c402af81644c69e162f40aba15">CSL_DMA_SARAM_START_ADDR</a>&#160;&#160;&#160;(0x08000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gabf28c32774c4ec71d6fa18e043fcfcc2">CSL_DMA_SDRAM_START_ADDR</a>&#160;&#160;&#160;(0x28000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga471c45e3215c74e9846f4dda87d9d304">CSL_DMA_CS2_START_ADDR</a>&#160;&#160;&#160;(0x400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga8af1c384900290a82c5f41cec570abcb">CSL_DMA_CS3_START_ADDR</a>&#160;&#160;&#160;(0x600000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga382e84186c2cb9d3606b6d410772f352">CSL_DMA_CS4_START_ADDR</a>&#160;&#160;&#160;(0x700000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga78f1fc5e062153dde80bd8bee74df191">CSL_DMA_CS5_START_ADDR</a>&#160;&#160;&#160;(0x800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga74b486a4aa306dc78d3e403098d00a76">CSL_DMA_SARAM_END_ADDR</a>&#160;&#160;&#160;(0x27FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gac7a5bcb3b70e91493d7d831aff174e31">CSL_DMA_SDRAM_END_ADDR</a>&#160;&#160;&#160;(0x3FFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gafd115eba6ed98233c31ffdb5fcedb880">CSL_DMA_CS2_END_ADDR</a>&#160;&#160;&#160;(0x5FFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga9f407535aa69647ab2ae9ada4e90db9c">CSL_DMA_CS3_END_ADDR</a>&#160;&#160;&#160;(0x6FFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gad134e8bc0767009af596829f59ec6b50">CSL_DMA_CS4_END_ADDR</a>&#160;&#160;&#160;(0x77FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gaa2deac4f7abfc678ee2b3a78a2820143">CSL_DMA_CS5_END_ADDR</a>&#160;&#160;&#160;(0xFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gac11e5b9dbdf2f4429dba76aab25bf11a">CSL_DMA_DARAM_ADDR_OFFSET</a>&#160;&#160;&#160;(0x010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gad6119990c056e24410fcf773d02e893c">CSL_DMA_SARAM_ADDR_OFFSET</a>&#160;&#160;&#160;(0x080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga5deb9dced1e55cd4e3f6fe23bfd8238b">CSL_DMA_SDRAM_ADDR_OFFSET</a>&#160;&#160;&#160;(0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gab184570f8c1b374be0d8ab85f930ed18">CSL_DMA_CS2_ADDR_OFFSET</a>&#160;&#160;&#160;(0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#ga9bd2e60db5d5c2de697b61792dcf7749">CSL_DMA_CS3_ADDR_OFFSET</a>&#160;&#160;&#160;(0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gaee8a8dee37cbf943b708034e7f4208cb">CSL_DMA_CS4_ADDR_OFFSET</a>&#160;&#160;&#160;(0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gada73ad43589f04726fe78b0f4c7b96dc">CSL_DMA_CS5_ADDR_OFFSET</a>&#160;&#160;&#160;(0x05000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gaf4b7078cb7bdfaed2d4048f5f747bada">CSL_DMA_16BIT_MASK</a>&#160;&#160;&#160;(0xFFFFu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__DMA__SYMBOL.html#gad0a2bf62d8643e107004da6001ed3f91">CSL_DMA_16BIT_SHIFT</a>&#160;&#160;&#160;(16u)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaf4b7078cb7bdfaed2d4048f5f747bada"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_16BIT_MASK" ref="gaf4b7078cb7bdfaed2d4048f5f747bada" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_16BIT_MASK&#160;&#160;&#160;(0xFFFFu)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Macro to mask 16 bits in DMA buffer </p>

</div>
</div>
<a class="anchor" id="gad0a2bf62d8643e107004da6001ed3f91"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_16BIT_SHIFT" ref="gad0a2bf62d8643e107004da6001ed3f91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_16BIT_SHIFT&#160;&#160;&#160;(16u)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maro to shift 16 bits in DMA buffer </p>

</div>
</div>
<a class="anchor" id="ga91cfa5206eeb35a1971aea4b9a8be22f"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_ADDR_MODE_FIXED" ref="ga91cfa5206eeb35a1971aea4b9a8be22f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_ADDR_MODE_FIXED&#160;&#160;&#160;(0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value for fixed addr mode </p>

</div>
</div>
<a class="anchor" id="gac16b4f5342f096a51f94c2c1a5f03941"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_ADDR_MODE_INCREMENT" ref="gac16b4f5342f096a51f94c2c1a5f03941" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_ADDR_MODE_INCREMENT&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value for incr. addr mode </p>

</div>
</div>
<a class="anchor" id="ga42f276a3c51b58d207fb1e017c0f9e1b"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_ADDR_SHIFT" ref="ga42f276a3c51b58d207fb1e017c0f9e1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_ADDR_SHIFT&#160;&#160;&#160;(0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>shift value to change cpu addr for DMA </p>

</div>
</div>
<a class="anchor" id="ga1d8c39027c3ed32df438382de06060ea"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CHAN_COUNT" ref="ga1d8c39027c3ed32df438382de06060ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHAN_COUNT&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of channels on each DMA Engine </p>

</div>
</div>
<a class="anchor" id="gae079462068bd13021857ff9d358dddf6"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CHAN_MAX" ref="gae079462068bd13021857ff9d358dddf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHAN_MAX&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total no of channels for all DMA Engines </p>

</div>
</div>
<a class="anchor" id="gac4a5728fb02c32955b8dd5dc50ffdbfb"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CHANNEL_BUSY" ref="gac4a5728fb02c32955b8dd5dc50ffdbfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_BUSY&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>hash define value for channel busy status </p>

</div>
</div>
<a class="anchor" id="ga9fc28ae9b2979eafa0be5afaf573975b"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CHANNEL_DISABLE" ref="ga9fc28ae9b2979eafa0be5afaf573975b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_DISABLE&#160;&#160;&#160;(Uint16)0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>hash define value for channel disable bit </p>

</div>
</div>
<a class="anchor" id="ga239ba1ab24d85a3f40da8eefba7a12fc"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CHANNEL_ENABLE" ref="ga239ba1ab24d85a3f40da8eefba7a12fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_ENABLE&#160;&#160;&#160;(Uint16)1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>hash define value for channel enable bit </p>

</div>
</div>
<a class="anchor" id="ga945ba529552db4e72a489c984d4c4a5d"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CHANNEL_FREE" ref="ga945ba529552db4e72a489c984d4c4a5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CHANNEL_FREE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>hash define value for channel free status </p>

</div>
</div>
<a class="anchor" id="gab184570f8c1b374be0d8ab85f930ed18"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS2_ADDR_OFFSET" ref="gab184570f8c1b374be0d8ab85f930ed18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS2_ADDR_OFFSET&#160;&#160;&#160;(0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS2 starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="gafd115eba6ed98233c31ffdb5fcedb880"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS2_END_ADDR" ref="gafd115eba6ed98233c31ffdb5fcedb880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS2_END_ADDR&#160;&#160;&#160;(0x5FFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS2 ending address </p>

</div>
</div>
<a class="anchor" id="ga471c45e3215c74e9846f4dda87d9d304"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS2_START_ADDR" ref="ga471c45e3215c74e9846f4dda87d9d304" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS2_START_ADDR&#160;&#160;&#160;(0x400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS2 starting address </p>

</div>
</div>
<a class="anchor" id="ga9bd2e60db5d5c2de697b61792dcf7749"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS3_ADDR_OFFSET" ref="ga9bd2e60db5d5c2de697b61792dcf7749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS3_ADDR_OFFSET&#160;&#160;&#160;(0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS3 starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="ga9f407535aa69647ab2ae9ada4e90db9c"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS3_END_ADDR" ref="ga9f407535aa69647ab2ae9ada4e90db9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS3_END_ADDR&#160;&#160;&#160;(0x6FFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS3 ending address </p>

</div>
</div>
<a class="anchor" id="ga8af1c384900290a82c5f41cec570abcb"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS3_START_ADDR" ref="ga8af1c384900290a82c5f41cec570abcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS3_START_ADDR&#160;&#160;&#160;(0x600000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS3 starting address </p>

</div>
</div>
<a class="anchor" id="gaee8a8dee37cbf943b708034e7f4208cb"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS4_ADDR_OFFSET" ref="gaee8a8dee37cbf943b708034e7f4208cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS4_ADDR_OFFSET&#160;&#160;&#160;(0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS4 starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="gad134e8bc0767009af596829f59ec6b50"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS4_END_ADDR" ref="gad134e8bc0767009af596829f59ec6b50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS4_END_ADDR&#160;&#160;&#160;(0x77FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS4 ending address </p>

</div>
</div>
<a class="anchor" id="ga382e84186c2cb9d3606b6d410772f352"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS4_START_ADDR" ref="ga382e84186c2cb9d3606b6d410772f352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS4_START_ADDR&#160;&#160;&#160;(0x700000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS4 starting address </p>

</div>
</div>
<a class="anchor" id="gada73ad43589f04726fe78b0f4c7b96dc"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS5_ADDR_OFFSET" ref="gada73ad43589f04726fe78b0f4c7b96dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS5_ADDR_OFFSET&#160;&#160;&#160;(0x05000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS5 starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="gaa2deac4f7abfc678ee2b3a78a2820143"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS5_END_ADDR" ref="gaa2deac4f7abfc678ee2b3a78a2820143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS5_END_ADDR&#160;&#160;&#160;(0xFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS5 ending address </p>

</div>
</div>
<a class="anchor" id="ga78f1fc5e062153dde80bd8bee74df191"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_CS5_START_ADDR" ref="ga78f1fc5e062153dde80bd8bee74df191" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_CS5_START_ADDR&#160;&#160;&#160;(0x800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CS5 starting address </p>

</div>
</div>
<a class="anchor" id="gac11e5b9dbdf2f4429dba76aab25bf11a"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_DARAM_ADDR_OFFSET" ref="gac11e5b9dbdf2f4429dba76aab25bf11a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DARAM_ADDR_OFFSET&#160;&#160;&#160;(0x010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DARAM starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="ga943fa66d8fa4b9f6596ee63a50bdeb3a"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_DARAM_END_ADDR" ref="ga943fa66d8fa4b9f6596ee63a50bdeb3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DARAM_END_ADDR&#160;&#160;&#160;(0x07FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DARAM ending address </p>

</div>
</div>
<a class="anchor" id="ga78638b7d3a01069368f3aa6d14eba34a"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_DARAM_START_ADDR" ref="ga78638b7d3a01069368f3aa6d14eba34a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DARAM_START_ADDR&#160;&#160;&#160;(0x00060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DARAM starting address </p>

</div>
</div>
<a class="anchor" id="ga3d6e84cf203f45d125a07d102b7aa5be"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_DMATCR2_DMASTART_SYNC_MASK" ref="ga3d6e84cf203f45d125a07d102b7aa5be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_DMATCR2_DMASTART_SYNC_MASK&#160;&#160;&#160;(0x8004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>hash define value for dma start and sync bit mask value </p>

</div>
</div>
<a class="anchor" id="ga325347146e7a55c60880b672efaa828c"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_MIN_TX_SIZE" ref="ga325347146e7a55c60880b672efaa828c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_MIN_TX_SIZE&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum Number of Bytes transfered by DMA </p>

</div>
</div>
<a class="anchor" id="ga711b536193413f7c2b17e06460031977"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_RESET_CLOCK_CYCLE" ref="ga711b536193413f7c2b17e06460031977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_RESET_CLOCK_CYCLE&#160;&#160;&#160;(0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA reset clock cycle count </p>

</div>
</div>
<a class="anchor" id="gad6119990c056e24410fcf773d02e893c"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_SARAM_ADDR_OFFSET" ref="gad6119990c056e24410fcf773d02e893c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SARAM_ADDR_OFFSET&#160;&#160;&#160;(0x080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SARAM starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="ga74b486a4aa306dc78d3e403098d00a76"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_SARAM_END_ADDR" ref="ga74b486a4aa306dc78d3e403098d00a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SARAM_END_ADDR&#160;&#160;&#160;(0x27FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SARAM ending address </p>

</div>
</div>
<a class="anchor" id="ga752499c402af81644c69e162f40aba15"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_SARAM_START_ADDR" ref="ga752499c402af81644c69e162f40aba15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SARAM_START_ADDR&#160;&#160;&#160;(0x08000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SARAM starting address </p>

</div>
</div>
<a class="anchor" id="ga5deb9dced1e55cd4e3f6fe23bfd8238b"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_SDRAM_ADDR_OFFSET" ref="ga5deb9dced1e55cd4e3f6fe23bfd8238b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SDRAM_ADDR_OFFSET&#160;&#160;&#160;(0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDRAM starting address seen by DMA </p>

</div>
</div>
<a class="anchor" id="gac7a5bcb3b70e91493d7d831aff174e31"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_SDRAM_END_ADDR" ref="gac7a5bcb3b70e91493d7d831aff174e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SDRAM_END_ADDR&#160;&#160;&#160;(0x3FFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDRAM ending address </p>

</div>
</div>
<a class="anchor" id="gabf28c32774c4ec71d6fa18e043fcfcc2"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_SDRAM_START_ADDR" ref="gabf28c32774c4ec71d6fa18e043fcfcc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_SDRAM_START_ADDR&#160;&#160;&#160;(0x28000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDRAM starting address </p>

</div>
</div>
<a class="anchor" id="ga11228faba8da4dd4cbab4b36bc60f86a"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_UINT16_MASK" ref="ga11228faba8da4dd4cbab4b36bc60f86a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_UINT16_MASK&#160;&#160;&#160;(0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>mask value for 16 bit variable </p>

</div>
</div>
<a class="anchor" id="ga89f380e05c6f69523e4b5e3c7ca28a02"></a><!-- doxytag: member="csl_dma.h::CSL_DMA_UINT16_NUMBER_BITS" ref="ga89f380e05c6f69523e4b5e3c7ca28a02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_DMA_UINT16_NUMBER_BITS&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>no of bits in a Uint16 datatype variable </p>

</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Mar 27 2013 13:32:43 for C55XX CSL LP by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
