--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.092ns.
--------------------------------------------------------------------------------
Slack:     -0.092ns SYSCLK
Report:    0.092ns skew fails   0.000ns timing constraint by -0.092ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y24.CLKA                1.250  0.067
BUFGMUX_X3Y16.O              RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X3Y16.O              SLICE_X18Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X18Y64.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X21Y67.CLK                 1.270  0.087
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X23Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X31Y65.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X25Y64.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X25Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X27Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X30Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X35Y69.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X31Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X33Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X48Y61.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X48Y62.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X22Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y64.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y54.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X29Y53.CLK                 1.265  0.082
BUFGMUX_X3Y16.O              SLICE_X30Y60.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X31Y53.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X39Y50.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X40Y50.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X41Y50.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X26Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X20Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X21Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X21Y66.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X22Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y64.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X23Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X25Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X25Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X26Y69.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X27Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y68.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X28Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X28Y68.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X29Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X30Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X41Y72.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X30Y65.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X30Y66.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X30Y67.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X31Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X31Y60.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X31Y64.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X32Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X32Y66.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X33Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X34Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X35Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X49Y53.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X51Y53.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X30Y72.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X30Y73.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X21Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X30Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X34Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X38Y53.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X38Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X40Y53.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X40Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X18Y54.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X18Y55.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X18Y56.CLK                 1.261  0.078
BUFGMUX_X3Y16.O              SLICE_X18Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X18Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X18Y59.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X18Y60.CLK                 1.270  0.087
BUFGMUX_X3Y16.O              SLICE_X18Y61.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X24Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y57.CLK                 1.263  0.080
BUFGMUX_X3Y16.O              SLICE_X28Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X29Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y66.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X32Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y64.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X33Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X24Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X20Y59.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X23Y59.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X25Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X25Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X25Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X27Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X28Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X29Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.273  0.090

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.262ns.
--------------------------------------------------------------------------------
Slack:     -0.262ns hit
Report:    0.262ns skew fails   0.000ns timing constraint by -0.262ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X35Y69.AX                  1.443  0.262
BUFGMUX_X3Y6.O               SLICE_X46Y61.CLK                 1.248  0.067
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.237  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.239  0.058

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.253ns.
--------------------------------------------------------------------------------
Slack:     -0.253ns hit
Report:    0.253ns skew fails   0.000ns timing constraint by -0.253ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X41Y72.AX                  1.439  0.253
BUFGMUX_X3Y8.O               SLICE_X46Y53.CLK                 1.242  0.056
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.064
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.063

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.645ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_50 (SLICE_X30Y24.C4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 4)
  Clock Path Skew:      -2.883ns (0.100 - 2.983)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_2 to myprogrammer/_i000014/shiftregister_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CQ      Tcko                  0.408   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_2
    SLICE_X21Y14.C3      net (fanout=2)        0.456   myprogrammer/myReg1<2>
    SLICE_X21Y14.CMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X21Y14.A1      net (fanout=1)        0.992   myprogrammer/_i000014/N6
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X30Y24.C4      net (fanout=94)       1.935   myprogrammer/_i000014/Mmux__n031341
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328371
                                                       myprogrammer/_i000014/shiftregister_50
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (1.474ns logic, 4.253ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 3)
  Clock Path Skew:      -3.750ns (0.100 - 3.850)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/FSMstate_0 to myprogrammer/_i000014/shiftregister_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DMUX    Tshcko                0.455   myprogrammer/p_reset
                                                       myprogrammer/_i000014/FSMstate_0
    SLICE_X21Y14.A5      net (fanout=6)        0.759   myprogrammer/_i000014/FSMstate<0>
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X30Y24.C4      net (fanout=94)       1.935   myprogrammer/_i000014/Mmux__n031341
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328371
                                                       myprogrammer/_i000014/shiftregister_50
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (1.208ns logic, 3.564ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 4)
  Clock Path Skew:      -2.883ns (0.100 - 2.983)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_3 to myprogrammer/_i000014/shiftregister_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.DQ      Tcko                  0.408   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    SLICE_X21Y14.C5      net (fanout=3)        0.343   myprogrammer/myReg1<3>
    SLICE_X21Y14.CMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X21Y14.A1      net (fanout=1)        0.992   myprogrammer/_i000014/N6
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X30Y24.C4      net (fanout=94)       1.935   myprogrammer/_i000014/Mmux__n031341
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328371
                                                       myprogrammer/_i000014/shiftregister_50
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (1.474ns logic, 4.140ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_51 (SLICE_X30Y24.D4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 4)
  Clock Path Skew:      -2.883ns (0.100 - 2.983)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_2 to myprogrammer/_i000014/shiftregister_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CQ      Tcko                  0.408   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_2
    SLICE_X21Y14.C3      net (fanout=2)        0.456   myprogrammer/myReg1<2>
    SLICE_X21Y14.CMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X21Y14.A1      net (fanout=1)        0.992   myprogrammer/_i000014/N6
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X30Y24.D4      net (fanout=94)       1.935   myprogrammer/_i000014/Mmux__n031341
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328361
                                                       myprogrammer/_i000014/shiftregister_51
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (1.474ns logic, 4.253ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 3)
  Clock Path Skew:      -3.750ns (0.100 - 3.850)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/FSMstate_0 to myprogrammer/_i000014/shiftregister_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DMUX    Tshcko                0.455   myprogrammer/p_reset
                                                       myprogrammer/_i000014/FSMstate_0
    SLICE_X21Y14.A5      net (fanout=6)        0.759   myprogrammer/_i000014/FSMstate<0>
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X30Y24.D4      net (fanout=94)       1.935   myprogrammer/_i000014/Mmux__n031341
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328361
                                                       myprogrammer/_i000014/shiftregister_51
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (1.208ns logic, 3.564ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 4)
  Clock Path Skew:      -2.883ns (0.100 - 2.983)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_3 to myprogrammer/_i000014/shiftregister_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.DQ      Tcko                  0.408   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    SLICE_X21Y14.C5      net (fanout=3)        0.343   myprogrammer/myReg1<3>
    SLICE_X21Y14.CMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X21Y14.A1      net (fanout=1)        0.992   myprogrammer/_i000014/N6
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X30Y24.D4      net (fanout=94)       1.935   myprogrammer/_i000014/Mmux__n031341
    SLICE_X30Y24.CLK     Tas                   0.289   myprogrammer/_i000014/shiftregister<51>
                                                       myprogrammer/_i000014/Mmux__n0328361
                                                       myprogrammer/_i000014/shiftregister_51
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (1.474ns logic, 4.140ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_45 (SLICE_X27Y27.B1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_45 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 4)
  Clock Path Skew:      -2.590ns (1.055 - 3.645)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_2 to myprogrammer/_i000014/shiftregister_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CQ      Tcko                  0.408   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_2
    SLICE_X21Y14.C3      net (fanout=2)        0.456   myprogrammer/myReg1<2>
    SLICE_X21Y14.CMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X21Y14.A1      net (fanout=1)        0.992   myprogrammer/_i000014/N6
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X27Y27.B1      net (fanout=94)       2.120   myprogrammer/_i000014/Mmux__n031341
    SLICE_X27Y27.CLK     Tas                   0.322   myprogrammer/_i000014/shiftregister<47>
                                                       myprogrammer/_i000014/Mmux__n0328421
                                                       myprogrammer/_i000014/shiftregister_45
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.507ns logic, 4.438ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000014/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_45 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 3)
  Clock Path Skew:      -3.457ns (1.055 - 4.512)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000014/FSMstate_0 to myprogrammer/_i000014/shiftregister_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DMUX    Tshcko                0.455   myprogrammer/p_reset
                                                       myprogrammer/_i000014/FSMstate_0
    SLICE_X21Y14.A5      net (fanout=6)        0.759   myprogrammer/_i000014/FSMstate<0>
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X27Y27.B1      net (fanout=94)       2.120   myprogrammer/_i000014/Mmux__n031341
    SLICE_X27Y27.CLK     Tas                   0.322   myprogrammer/_i000014/shiftregister<47>
                                                       myprogrammer/_i000014/Mmux__n0328421
                                                       myprogrammer/_i000014/shiftregister_45
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (1.241ns logic, 3.749ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_45 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 4)
  Clock Path Skew:      -2.590ns (1.055 - 3.645)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_3 to myprogrammer/_i000014/shiftregister_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.DQ      Tcko                  0.408   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    SLICE_X21Y14.C5      net (fanout=3)        0.343   myprogrammer/myReg1<3>
    SLICE_X21Y14.CMUX    Tilo                  0.313   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311_SW0
    SLICE_X21Y14.A1      net (fanout=1)        0.992   myprogrammer/_i000014/N6
    SLICE_X21Y14.A       Tilo                  0.259   myprogrammer/_i000014/N2
                                                       myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B4      net (fanout=2)        0.870   myprogrammer/_i000014/Mmux__n031311
    SLICE_X16Y14.B       Tilo                  0.205   myprogrammer/_i000014/shiftregister<92>
                                                       myprogrammer/_i000014/Mmux__n0313411
    SLICE_X27Y27.B1      net (fanout=94)       2.120   myprogrammer/_i000014/Mmux__n031341
    SLICE_X27Y27.CLK     Tas                   0.322   myprogrammer/_i000014/shiftregister<47>
                                                       myprogrammer/_i000014/Mmux__n0328421
                                                       myprogrammer/_i000014/shiftregister_45
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.507ns logic, 4.325ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut (SLICE_X37Y13.A4), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 2)
  Clock Path Skew:      1.267ns (2.267 - 1.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y14.AQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    SLICE_X48Y13.A6      net (fanout=33)       0.160   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    SLICE_X48Y13.A       Tilo                  0.156   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0478_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0531_inv1
    SLICE_X37Y13.A4      net (fanout=1)        0.682   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0531_inv
    SLICE_X37Y13.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/u_i2cSlave/sdaOut
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut_rstpot
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.569ns logic, 0.842ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 2)
  Clock Path Skew:      1.267ns (2.267 - 1.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y14.CQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X48Y13.A3      net (fanout=30)       0.286   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    SLICE_X48Y13.A       Tilo                  0.156   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0478_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0531_inv1
    SLICE_X37Y13.A4      net (fanout=1)        0.682   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0531_inv
    SLICE_X37Y13.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/u_i2cSlave/sdaOut
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut_rstpot
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.569ns logic, 0.968ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Clock Path Skew:      1.067ns (2.267 - 1.200)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y13.AQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
                                                       myprogrammer/UCOMM/u_i2cSlave/sclDelayed_9
    SLICE_X48Y13.A4      net (fanout=15)       0.244   myprogrammer/UCOMM/u_i2cSlave/sclDelayed<9>
    SLICE_X48Y13.A       Tilo                  0.156   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0478_inv
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0531_inv1
    SLICE_X37Y13.A4      net (fanout=1)        0.682   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/_n0531_inv
    SLICE_X37Y13.CLK     Tah         (-Th)    -0.215   myprogrammer/UCOMM/u_i2cSlave/sdaOut
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut_rstpot
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/sdaOut
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.569ns logic, 0.926ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1 (SLICE_X38Y13.A3), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 2)
  Clock Path Skew:      1.154ns (2.154 - 1.000)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y14.CQ      Tcko                  0.234   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3
    SLICE_X38Y13.D6      net (fanout=28)       0.571   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd3
    SLICE_X38Y13.D       Tilo                  0.156   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In1
    SLICE_X38Y13.A3      net (fanout=1)        0.142   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In1
    SLICE_X38Y13.CLK     Tah         (-Th)    -0.197   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.587ns logic, 0.713ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_4 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.326ns (0.586 - 0.260)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_4 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.DQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<4>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_4
    SLICE_X38Y13.D5      net (fanout=4)        0.488   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<4>
    SLICE_X38Y13.D       Tilo                  0.156   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In1
    SLICE_X38Y13.A3      net (fanout=1)        0.142   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In1
    SLICE_X38Y13.CLK     Tah         (-Th)    -0.197   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.551ns logic, 0.630ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 2)
  Clock Path Skew:      0.292ns (0.439 - 0.147)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.AQ      Tcko                  0.198   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData_5
    SLICE_X38Y13.D3      net (fanout=4)        0.501   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/rxData<5>
    SLICE_X38Y13.D       Tilo                  0.156   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In1
    SLICE_X38Y13.A3      net (fanout=1)        0.142   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In1
    SLICE_X38Y13.CLK     Tah         (-Th)    -0.197   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1-In3
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/streamSt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.551ns logic, 0.643ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_84 (SLICE_X21Y16.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg3_0 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_84 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.606ns (1.755 - 1.149)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg3_0 to myprogrammer/_i000014/shiftregister_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.AQ      Tcko                  0.200   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg3_0
    SLICE_X21Y16.A4      net (fanout=2)        0.359   myprogrammer/myReg3<0>
    SLICE_X21Y16.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000014/shiftregister<87>
                                                       myprogrammer/_i000014/Mmux__n0328931
                                                       myprogrammer/_i000014/shiftregister_84
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.415ns logic, 0.359ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X2Y97.DX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.817ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave4/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      13.338ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (2.107 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave4/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y42.DMUX    Tshcko                0.455   slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave4/ack
    SLICE_X17Y37.C2      net (fanout=2)        1.398   slaves/ipbr[4]_ipb_ack
    SLICE_X17Y37.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X34Y41.C4      net (fanout=8)        2.277   ipb_master_in_ipb_ack
    SLICE_X34Y41.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X34Y41.D3      net (fanout=1)        0.457   ipbus/trans/sm/tx_we1
    SLICE_X34Y41.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X42Y46.B3      net (fanout=4)        1.307   ipbus/trans/tx_we
    SLICE_X42Y46.B       Tilo                  0.205   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X2Y97.DX       net (fanout=65)       6.487   ipbus/trans_out_we
    SLICE_X2Y97.CLK      Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     13.338ns (1.412ns logic, 11.926ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.565ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      13.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.175ns (2.107 - 2.282)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.DQ      Tcko                  0.447   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X17Y37.C1      net (fanout=2)        1.147   slaves/ipbr[6]_ipb_ack
    SLICE_X17Y37.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X34Y41.C4      net (fanout=8)        2.277   ipb_master_in_ipb_ack
    SLICE_X34Y41.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X34Y41.D3      net (fanout=1)        0.457   ipbus/trans/sm/tx_we1
    SLICE_X34Y41.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X42Y46.B3      net (fanout=4)        1.307   ipbus/trans/tx_we
    SLICE_X42Y46.B       Tilo                  0.205   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X2Y97.DX       net (fanout=65)       6.487   ipbus/trans_out_we
    SLICE_X2Y97.CLK      Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     13.079ns (1.404ns logic, 11.675ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.253ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      12.779ns (Levels of Logic = 5)
  Clock Path Skew:      -0.163ns (2.107 - 2.270)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.DMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X17Y37.D4      net (fanout=2)        0.456   slaves/ipbr[0]_ipb_ack
    SLICE_X17Y37.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X17Y37.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X17Y37.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X34Y41.C4      net (fanout=8)        2.277   ipb_master_in_ipb_ack
    SLICE_X34Y41.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X34Y41.D3      net (fanout=1)        0.457   ipbus/trans/sm/tx_we1
    SLICE_X34Y41.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X42Y46.B3      net (fanout=4)        1.307   ipbus/trans/tx_we
    SLICE_X42Y46.B       Tilo                  0.205   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X2Y97.DX       net (fanout=65)       6.487   ipbus/trans_out_we
    SLICE_X2Y97.CLK      Tdick                 0.086   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     12.779ns (1.677ns logic, 11.102ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X49Y41.AX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.055ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.574ns (Levels of Logic = 2)
  Clock Path Skew:      -0.170ns (2.087 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X41Y39.B6      net (fanout=1)        0.790   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X41Y39.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y46.A2      net (fanout=72)       1.932   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y46.A       Tilo                  0.205   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X49Y41.AX      net (fanout=1)        0.878   ipbus/pkt_rx
    SLICE_X49Y41.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.974ns logic, 3.600ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.919ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.087 - 2.249)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.DMUX    Tshcko                0.455   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X41Y39.B2      net (fanout=1)        0.654   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X41Y39.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y46.A2      net (fanout=72)       1.932   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y46.A       Tilo                  0.205   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X49Y41.AX      net (fanout=1)        0.878   ipbus/pkt_rx
    SLICE_X49Y41.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.982ns logic, 3.464ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.732ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.087 - 2.249)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.CQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X41Y39.B3      net (fanout=1)        0.514   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X41Y39.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X42Y46.A2      net (fanout=72)       1.932   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X42Y46.A       Tilo                  0.205   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X49Y41.AX      net (fanout=1)        0.878   ipbus/pkt_rx
    SLICE_X49Y41.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.935ns logic, 3.324ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X48Y33.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.097ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.096 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X41Y39.B6      net (fanout=1)        0.790   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X41Y39.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X40Y40.D4      net (fanout=72)       0.476   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X40Y40.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X48Y33.AX      net (fanout=10)       1.362   ipbus/pkt_tx
    SLICE_X48Y33.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.997ns logic, 2.628ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.961ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (2.096 - 2.249)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.DMUX    Tshcko                0.455   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X41Y39.B2      net (fanout=1)        0.654   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X41Y39.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X40Y40.D4      net (fanout=72)       0.476   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X40Y40.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X48Y33.AX      net (fanout=10)       1.362   ipbus/pkt_tx
    SLICE_X48Y33.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.005ns logic, 2.492ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.774ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (2.096 - 2.249)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.CQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X41Y39.B3      net (fanout=1)        0.514   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X41Y39.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X40Y40.D4      net (fanout=72)       0.476   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X40Y40.D       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X48Y33.AX      net (fanout=10)       1.362   ipbus/pkt_tx
    SLICE_X48Y33.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.958ns logic, 2.352ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X9Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.179ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.170 - 1.108)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y79.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X9Y79.AX       net (fanout=1)        0.295   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X9Y79.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.257ns logic, 0.295ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X39Y48.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.179ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.150 - 1.065)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X39Y48.AX      net (fanout=1)        0.318   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X39Y48.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.257ns logic, 0.318ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X18Y65.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.007ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      1.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.171 - 1.109)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.AQ      Tcko                  0.198   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X18Y65.BX      net (fanout=3)        1.141   ipbus/cfg<81>
    SLICE_X18Y65.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.239ns logic, 1.141ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X3Y38.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.746ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      10.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (2.120 - 2.294)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y71.BQ      Tcko                  0.447   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_9
    SLICE_X29Y49.A5      net (fanout=4)        2.788   ipbus/my_ip_addr_udp<9>
    SLICE_X29Y49.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<7>
                                                       ipbus/trans/cfg/dout<9><9>1
    SLICE_X31Y43.D2      net (fanout=1)        1.192   ipbus/trans/cfg_dout<9>
    SLICE_X31Y43.D       Tilo                  0.259   ipbus/trans/sm/rmw_result_17_BRB5
                                                       ipbus/trans/sm/mux101211
    SLICE_X45Y41.D2      net (fanout=1)        1.335   ipbus/trans/tx_data<9>
    SLICE_X45Y41.D       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata321
    RAMB16_X3Y38.DIA1    net (fanout=1)        3.368   ipbus/trans_out_wdata<9>
    RAMB16_X3Y38.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (1.578ns logic, 8.683ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y34.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.586ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      10.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.184ns (2.115 - 2.299)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y69.BQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_5
    SLICE_X27Y61.A2      net (fanout=3)        1.836   ipbus/my_ip_addr_udp<5>
    SLICE_X27Y61.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<20>
                                                       ipbus/trans/cfg/dout<5><5>1
    SLICE_X29Y48.A2      net (fanout=1)        2.364   ipbus/trans/cfg_dout<5>
    SLICE_X29Y48.A       Tilo                  0.259   ipbus/trans/tx_data<4>
                                                       ipbus/trans/sm/mux101171
    SLICE_X30Y42.D3      net (fanout=1)        1.383   ipbus/trans/tx_data<5>
    SLICE_X30Y42.D       Tilo                  0.203   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB16_X3Y34.DIA1    net (fanout=1)        3.042   ipbus/trans_out_wdata<5>
    RAMB16_X3Y34.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                     10.091ns (1.466ns logic, 8.625ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X2Y40.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.283ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_11 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Data Path Delay:      9.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.197ns (2.097 - 2.294)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_11 to ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y71.DQ      Tcko                  0.447   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_11
    SLICE_X29Y54.C2      net (fanout=4)        2.380   ipbus/my_ip_addr_udp<11>
    SLICE_X29Y54.C       Tilo                  0.259   ipbus/trans/cfg_dout<11>
                                                       ipbus/trans/cfg/dout<11><11>1
    SLICE_X35Y48.B2      net (fanout=1)        1.416   ipbus/trans/cfg_dout<11>
    SLICE_X35Y48.B       Tilo                  0.259   ipbus/trans/tx_data<11>
                                                       ipbus/trans/sm/mux1011
    SLICE_X36Y38.D4      net (fanout=1)        1.269   ipbus/trans/tx_data<11>
    SLICE_X36Y38.D       Tilo                  0.205   ipbus/trans/iface/blen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata31
    RAMB16_X2Y40.DIA1    net (fanout=1)        3.240   ipbus/trans_out_wdata<11>
    RAMB16_X2Y40.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram6
    -------------------------------------------------  ---------------------------
    Total                                      9.775ns (1.470ns logic, 8.305ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X42Y26.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.394ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.117 - 1.062)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X42Y26.DX      net (fanout=7)        0.514   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X42Y26.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.246ns logic, 0.514ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X39Y34.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.423ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.124 - 1.060)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.DQ      Tcko                  0.234   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X39Y34.BX      net (fanout=2)        0.505   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X39Y34.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.293ns logic, 0.505ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (SLICE_X42Y26.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.431ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.117 - 1.062)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_2 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.CMUX    Tshcko                0.244   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_2
    SLICE_X42Y26.CX      net (fanout=8)        0.505   ipbus/udp_if/rx_read_buffer_125<2>
    SLICE_X42Y26.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.292ns logic, 0.505ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.507ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (SLICE_X7Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.488 - 0.492)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.B4     net (fanout=14)       3.688   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X7Y122.SR      net (fanout=6)        2.613   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X7Y122.CLK     Tsrck                 0.446   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    -------------------------------------------------  ---------------------------
    Total                                      7.468ns (1.167ns logic, 6.301ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.488 - 0.492)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y111.BQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X13Y107.B3     net (fanout=60)       1.017   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X13Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X7Y122.SR      net (fanout=6)        2.613   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X7Y122.CLK     Tsrck                 0.446   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.150ns logic, 3.630ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (SLICE_X6Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.483 - 0.492)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.B4     net (fanout=14)       3.688   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X6Y120.SR      net (fanout=6)        2.424   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X6Y120.CLK     Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.146ns logic, 6.112ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.483 - 0.492)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y111.BQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X13Y107.B3     net (fanout=60)       1.017   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X13Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X6Y120.SR      net (fanout=6)        2.424   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X6Y120.CLK     Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.129ns logic, 3.441ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X23Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.188ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.B4     net (fanout=14)       3.688   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X13Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X23Y109.SR     net (fanout=6)        2.357   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X23Y109.CLK    Tsrck                 0.422   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (1.143ns logic, 6.045ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y111.BQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X13Y107.B3     net (fanout=60)       1.017   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X13Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X23Y109.SR     net (fanout=6)        2.357   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X23Y109.CLK    Tsrck                 0.422   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (1.126ns logic, 3.374ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3 (SLICE_X26Y122.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.AQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    SLICE_X27Y123.A6     net (fanout=1)        0.017   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    SLICE_X27Y123.A      Tilo                  0.156   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o1
    SLICE_X26Y122.CE     net (fanout=4)        0.122   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o
    SLICE_X26Y122.CLK    Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.246ns logic, 0.139ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.036 - 0.041)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y125.CQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    SLICE_X27Y123.A4     net (fanout=3)        0.231   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
    SLICE_X27Y123.A      Tilo                  0.156   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o1
    SLICE_X26Y122.CE     net (fanout=4)        0.122   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o
    SLICE_X26Y122.CLK    Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.282ns logic, 0.353ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2 (SLICE_X26Y122.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.AQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    SLICE_X27Y123.A6     net (fanout=1)        0.017   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    SLICE_X27Y123.A      Tilo                  0.156   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o1
    SLICE_X26Y122.CE     net (fanout=4)        0.122   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o
    SLICE_X26Y122.CLK    Tckce       (-Th)     0.104   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.250ns logic, 0.139ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.036 - 0.041)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y125.CQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    SLICE_X27Y123.A4     net (fanout=3)        0.231   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
    SLICE_X27Y123.A      Tilo                  0.156   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o1
    SLICE_X26Y122.CE     net (fanout=4)        0.122   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o
    SLICE_X26Y122.CLK    Tckce       (-Th)     0.104   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.286ns logic, 0.353ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1 (SLICE_X26Y122.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.AQ     Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    SLICE_X27Y123.A6     net (fanout=1)        0.017   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
    SLICE_X27Y123.A      Tilo                  0.156   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o1
    SLICE_X26Y122.CE     net (fanout=4)        0.122   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o
    SLICE_X26Y122.CLK    Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.252ns logic, 0.139ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.036 - 0.041)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y125.CQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
    SLICE_X27Y123.A4     net (fanout=3)        0.231   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<14>
    SLICE_X27Y123.A      Tilo                  0.156   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o1
    SLICE_X26Y122.CE     net (fanout=4)        0.122   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_404_o
    SLICE_X26Y122.CLK    Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.288ns logic, 0.353ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X44Y96.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X44Y96.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   1.140ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X46Y53.B5      net (fanout=1)        0.519   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X46Y53.CLK     Tas                   0.213   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.621ns logic, 0.519ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y53.DX      net (fanout=3)        0.382   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y53.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.597ns logic, 0.382ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y53.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X46Y53.A5      net (fanout=1)        0.330   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X46Y53.CLK     Tas                   0.213   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.621ns logic, 0.330ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X46Y53.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X46Y53.BX      net (fanout=3)        0.205   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.246ns logic, 0.205ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y53.AX      net (fanout=4)        0.216   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y53.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.246ns logic, 0.216ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   1.090ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y61.BX      net (fanout=1)        0.546   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.544ns logic, 0.546ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y61.DX      net (fanout=3)        0.382   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.597ns logic, 0.382ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y61.B5      net (fanout=3)        0.363   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y61.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.604ns logic, 0.363ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y61.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y61.A5      net (fanout=4)        0.161   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y61.CLK     Tah         (-Th)    -0.121   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.319ns logic, 0.161ns route)
                                                       (66.5% logic, 33.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.936ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X31Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X31Y60.AX      net (fanout=1)        1.482   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X31Y60.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.454ns logic, 1.482ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X49Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X49Y53.DX      net (fanout=1)        0.917   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X49Y53.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.454ns logic, 0.917ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X51Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BMUX    Tshcko                0.455   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X51Y53.BX      net (fanout=1)        0.786   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X51Y53.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.518ns logic, 0.786ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X51Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X51Y53.CX      net (fanout=1)        0.237   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X51Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.259ns logic, 0.237ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y53.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X49Y53.A5      net (fanout=1)        0.178   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X49Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.355ns logic, 0.178ns route)
                                                       (66.6% logic, 33.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y53.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.DQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y53.C4      net (fanout=1)        0.197   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.355ns logic, 0.197ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.524ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X48Y62.DX      net (fanout=1)        1.047   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.477ns logic, 1.047ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X30Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y69.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X30Y62.AX      net (fanout=1)        0.913   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X30Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.477ns logic, 0.913ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0
    SLICE_X48Y62.AX      net (fanout=1)        0.845   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<0>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.477ns logic, 0.845ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y61.AX      net (fanout=1)        0.295   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y61.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.241ns logic, 0.295ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y61.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y61.B4      net (fanout=1)        0.222   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y61.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.369ns logic, 0.222ns route)
                                                       (62.4% logic, 37.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y61.BX      net (fanout=1)        0.357   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y61.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.241ns logic, 0.357ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.988ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave3/ipbus_out_ipb_rdata_0 (SLICE_X16Y51.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave3/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/ramManager/handshakeFPGA to slaves/slave3/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.CMUX    Tshcko                0.488   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/handshakeFPGA
    SLICE_X16Y51.A3      net (fanout=4)        1.159   handshakeleds_0_OBUF
    SLICE_X16Y51.CLK     Tas                   0.341   slaves/ipbr[3]_ipb_rdata<6>
                                                       slaves/slave3/mux1101
                                                       slaves/slave3/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.829ns logic, 1.159ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave1/ipbus_out_ipb_rdata_0 (SLICE_X15Y51.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave1/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/ramManager/handshakeFPGA to slaves/slave1/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.CMUX    Tshcko                0.461   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/handshakeFPGA
    SLICE_X15Y51.A4      net (fanout=4)        1.192   handshakeleds_1_OBUF
    SLICE_X15Y51.CLK     Tas                   0.322   slaves/ipbr[1]_ipb_rdata<6>
                                                       slaves/slave1/mux1101
                                                       slaves/slave1/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.783ns logic, 1.192ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_25 (SLICE_X27Y58.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_25 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_25 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_25 to slaves/slave4/ipbus_out_ipb_rdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.BQ      Tcko                  0.447   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_25
    SLICE_X27Y58.A2      net (fanout=4)        1.261   slaves/hitcount2<25>
    SLICE_X27Y58.CLK     Tas                   0.227   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1711
                                                       slaves/slave4/ipbus_out_ipb_rdata_25
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.674ns logic, 1.261ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_2 (SLICE_X19Y54.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/slave2/ipbus_out_ipb_rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.CQ      Tcko                  0.234   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X19Y54.B4      net (fanout=4)        0.119   slaves/hitcount1<2>
    SLICE_X19Y54.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<2>
                                                       slaves/slave2/mux2211
                                                       slaves/slave2/ipbus_out_ipb_rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.449ns logic, 0.119ns route)
                                                       (79.0% logic, 21.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_5 (SLICE_X27Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_5 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_5 to slaves/slave4/ipbus_out_ipb_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.BQ      Tcko                  0.234   slaves/hitcount2<7>
                                                       slaves/TDCchannels/dc2/hitCount_5
    SLICE_X27Y57.C5      net (fanout=4)        0.185   slaves/hitcount2<5>
    SLICE_X27Y57.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux2711
                                                       slaves/slave4/ipbus_out_ipb_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.389ns logic, 0.185ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_8 (SLICE_X27Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_8 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_8 to slaves/slave4/ipbus_out_ipb_rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.AQ      Tcko                  0.234   slaves/hitcount2<11>
                                                       slaves/TDCchannels/dc2/hitCount_8
    SLICE_X27Y58.C5      net (fanout=4)        0.264   slaves/hitcount2<8>
    SLICE_X27Y58.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux3011
                                                       slaves/slave4/ipbus_out_ipb_rdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.389ns logic, 0.264ns route)
                                                       (59.6% logic, 40.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.978ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X21Y57.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.447   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X21Y57.A3      net (fanout=2)        1.209   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X21Y57.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.769ns logic, 1.209ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X26Y54.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.AQ      Tcko                  0.447   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X26Y54.A3      net (fanout=2)        0.991   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X26Y54.CLK     Tas                   0.289   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.736ns logic, 0.991ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X26Y54.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.AQ      Tcko                  0.234   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X26Y54.A3      net (fanout=2)        0.571   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X26Y54.CLK     Tah         (-Th)    -0.197   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.431ns logic, 0.571ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X21Y57.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.234   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X21Y57.A3      net (fanout=2)        0.743   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X21Y57.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.449ns logic, 0.743ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15294 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.880ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/payload/build_packet.payload_len_6 (SLICE_X54Y47.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.551 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/payload/build_packet.payload_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X48Y75.A6      net (fanout=1)        0.279   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X48Y75.A       Tilo                  0.203   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X53Y49.D4      net (fanout=297)      3.551   mac_rx_valid
    SLICE_X53Y49.D       Tilo                  0.259   ipbus/udp_if/payload/build_packet.buf_to_load_int<2>
                                                       ipbus/udp_if/payload/mac_rx_valid_low_addr_AND_66_o1
    SLICE_X50Y59.D6      net (fanout=21)       1.080   ipbus/udp_if/payload/mac_rx_valid_low_addr_AND_66_o
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.335   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (1.393ns logic, 6.288ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.551 - 0.608)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/payload/build_packet.payload_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.DQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X40Y78.A3      net (fanout=2)        0.882   mac_rx_last
    SLICE_X40Y78.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X50Y59.D3      net (fanout=42)       2.010   ipbus/udp_if/my_rx_last
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.335   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_6
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (1.192ns logic, 4.270ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/last_rx_last (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.551 - 0.609)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/last_rx_last to ipbus/udp_if/payload/build_packet.payload_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.DQ      Tcko                  0.391   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/last_rx_last
    SLICE_X40Y78.A5      net (fanout=1)        0.337   ipbus/udp_if/last_rx_last
    SLICE_X40Y78.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X50Y59.D3      net (fanout=42)       2.010   ipbus/udp_if/my_rx_last
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.335   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_6
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.136ns logic, 3.725ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/payload/build_packet.payload_len_14 (SLICE_X54Y47.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.551 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/payload/build_packet.payload_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X48Y75.A6      net (fanout=1)        0.279   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X48Y75.A       Tilo                  0.203   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X53Y49.D4      net (fanout=297)      3.551   mac_rx_valid
    SLICE_X53Y49.D       Tilo                  0.259   ipbus/udp_if/payload/build_packet.buf_to_load_int<2>
                                                       ipbus/udp_if/payload/mac_rx_valid_low_addr_AND_66_o1
    SLICE_X50Y59.D6      net (fanout=21)       1.080   ipbus/udp_if/payload/mac_rx_valid_low_addr_AND_66_o
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.318   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_14
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (1.376ns logic, 6.288ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.551 - 0.608)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/payload/build_packet.payload_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.DQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X40Y78.A3      net (fanout=2)        0.882   mac_rx_last
    SLICE_X40Y78.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X50Y59.D3      net (fanout=42)       2.010   ipbus/udp_if/my_rx_last
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.318   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_14
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.175ns logic, 4.270ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/last_rx_last (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.551 - 0.609)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/last_rx_last to ipbus/udp_if/payload/build_packet.payload_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.DQ      Tcko                  0.391   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/last_rx_last
    SLICE_X40Y78.A5      net (fanout=1)        0.337   ipbus/udp_if/last_rx_last
    SLICE_X40Y78.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X50Y59.D3      net (fanout=42)       2.010   ipbus/udp_if/my_rx_last
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.318   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_14
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.119ns logic, 3.725ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/payload/build_packet.payload_len_15 (SLICE_X54Y47.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.551 - 0.599)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/payload/build_packet.payload_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.AQ      Tcko                  0.391   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X48Y75.A6      net (fanout=1)        0.279   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X48Y75.A       Tilo                  0.203   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X53Y49.D4      net (fanout=297)      3.551   mac_rx_valid
    SLICE_X53Y49.D       Tilo                  0.259   ipbus/udp_if/payload/build_packet.buf_to_load_int<2>
                                                       ipbus/udp_if/payload/mac_rx_valid_low_addr_AND_66_o1
    SLICE_X50Y59.D6      net (fanout=21)       1.080   ipbus/udp_if/payload/mac_rx_valid_low_addr_AND_66_o
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.315   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (1.373ns logic, 6.288ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.551 - 0.608)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/payload/build_packet.payload_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.DQ      Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X40Y78.A3      net (fanout=2)        0.882   mac_rx_last
    SLICE_X40Y78.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X50Y59.D3      net (fanout=42)       2.010   ipbus/udp_if/my_rx_last
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.315   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_15
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (1.172ns logic, 4.270ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/last_rx_last (FF)
  Destination:          ipbus/udp_if/payload/build_packet.payload_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.551 - 0.609)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/last_rx_last to ipbus/udp_if/payload/build_packet.payload_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.DQ      Tcko                  0.391   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/last_rx_last
    SLICE_X40Y78.A5      net (fanout=1)        0.337   ipbus/udp_if/last_rx_last
    SLICE_X40Y78.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X50Y59.D3      net (fanout=42)       2.010   ipbus/udp_if/my_rx_last
    SLICE_X50Y59.D       Tilo                  0.205   ipbus/udp_if/payload/addr_to_set<3>
                                                       ipbus/udp_if/payload/_n0372_inv1
    SLICE_X54Y47.CE      net (fanout=2)        1.378   ipbus/udp_if/payload/_n0372_inv
    SLICE_X54Y47.CLK     Tceck                 0.315   ipbus/udp_if/payload/build_packet.payload_len<9>
                                                       ipbus/udp_if/payload/build_packet.payload_len_15
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.116ns logic, 3.725ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X3Y44.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_9 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.066 - 0.063)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_9 to ipbus/udp_if/internal_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y89.DQ      Tcko                  0.234   ipbus/udp_if/addra<9>
                                                       ipbus/udp_if/rx_ram_mux/addra_9
    RAMB16_X3Y44.ADDRA11 net (fanout=2)        0.166   ipbus/udp_if/addra<9>
    RAMB16_X3Y44.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram2
                                                       ipbus/udp_if/internal_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.168ns logic, 0.166ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_11 (SLICE_X50Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10 (FF)
  Destination:          ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10 to ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.CQ      Tcko                  0.200   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10
    SLICE_X50Y73.DX      net (fanout=1)        0.131   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<10>
    SLICE_X50Y73.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<11>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_27 (SLICE_X50Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_26 (FF)
  Destination:          ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_26 to ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.CQ      Tcko                  0.200   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<27>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_26
    SLICE_X50Y74.DX      net (fanout=1)        0.131   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<26>
    SLICE_X50Y74.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<27>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_27
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.025ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram9 (RAMB16_X3Y26.ADDRA1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram9 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.477 - 0.484)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.DMUX    Tshcko                0.461   ipbus/trans/tx_err
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB3
    SLICE_X40Y35.B1      net (fanout=1)        0.974   ipbus/trans/sm/state_FSM_FFd2_BRB3
    SLICE_X40Y35.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X35Y47.D4      net (fanout=33)       1.780   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X35Y47.D       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X41Y73.A2      net (fanout=52)       3.334   ipbus/trans/tx_hdr
    SLICE_X41Y73.A       Tilo                  0.259   ipbus/trans/iface/haddr<3>
                                                       ipbus/trans/iface/Mmux_trans_out_waddr12
    RAMB16_X3Y26.ADDRA1  net (fanout=16)       5.361   ipbus/trans_out_waddr<0>
    RAMB16_X3Y26.CLKA    Trcck_ADDRA           0.350   ipbus/udp_if/ipbus_tx_ram/Mram_ram9
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram9
    -------------------------------------------------  ---------------------------
    Total                                     12.983ns (1.534ns logic, 11.449ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram9 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.477 - 0.487)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y33.CQ      Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X40Y35.B3      net (fanout=1)        0.881   ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X40Y35.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X35Y47.D4      net (fanout=33)       1.780   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X35Y47.D       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X41Y73.A2      net (fanout=52)       3.334   ipbus/trans/tx_hdr
    SLICE_X41Y73.A       Tilo                  0.259   ipbus/trans/iface/haddr<3>
                                                       ipbus/trans/iface/Mmux_trans_out_waddr12
    RAMB16_X3Y26.ADDRA1  net (fanout=16)       5.361   ipbus/trans_out_waddr<0>
    RAMB16_X3Y26.CLKA    Trcck_ADDRA           0.350   ipbus/udp_if/ipbus_tx_ram/Mram_ram9
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram9
    -------------------------------------------------  ---------------------------
    Total                                     12.820ns (1.464ns logic, 11.356ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram9 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.477 - 0.484)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y35.DQ      Tcko                  0.447   ipbus/trans/sm/state_FSM_FFd2_BRB5
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X40Y35.B4      net (fanout=1)        0.464   ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X40Y35.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X35Y47.D4      net (fanout=33)       1.780   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X35Y47.D       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X41Y73.A2      net (fanout=52)       3.334   ipbus/trans/tx_hdr
    SLICE_X41Y73.A       Tilo                  0.259   ipbus/trans/iface/haddr<3>
                                                       ipbus/trans/iface/Mmux_trans_out_waddr12
    RAMB16_X3Y26.ADDRA1  net (fanout=16)       5.361   ipbus/trans_out_waddr<0>
    RAMB16_X3Y26.CLKA    Trcck_ADDRA           0.350   ipbus/udp_if/ipbus_tx_ram/Mram_ram9
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram9
    -------------------------------------------------  ---------------------------
    Total                                     12.459ns (1.520ns logic, 10.939ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X3Y36.DIA1), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.566 - 0.609)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X15Y44.D5      net (fanout=101)      2.759   ipb_master_out_ipb_addr<8>
    SLICE_X15Y44.D       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata12
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata121
    SLICE_X32Y47.CX      net (fanout=1)        1.656   slaves/fabric/Mmux_ipb_out_ipb_rdata12
    SLICE_X32Y47.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<1>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123
    SLICE_X30Y43.D1      net (fanout=2)        1.454   ipb_master_in_ipb_rdata<1>
    SLICE_X30Y43.D       Tilo                  0.203   ipbus/trans/sm/rmw_input<19>
                                                       ipbus/trans/sm/mux10111
    SLICE_X44Y39.C1      net (fanout=1)        1.808   ipbus/trans/tx_data<1>
    SLICE_X44Y39.C       Tilo                  0.204   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X3Y36.DIA1    net (fanout=1)        2.948   ipbus/trans_out_wdata<1>
    RAMB16_X3Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     12.201ns (1.576ns logic, 10.625ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.566 - 0.609)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X15Y44.D2      net (fanout=101)      2.561   ipb_master_out_ipb_addr<9>
    SLICE_X15Y44.D       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata12
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata121
    SLICE_X32Y47.CX      net (fanout=1)        1.656   slaves/fabric/Mmux_ipb_out_ipb_rdata12
    SLICE_X32Y47.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<1>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123
    SLICE_X30Y43.D1      net (fanout=2)        1.454   ipb_master_in_ipb_rdata<1>
    SLICE_X30Y43.D       Tilo                  0.203   ipbus/trans/sm/rmw_input<19>
                                                       ipbus/trans/sm/mux10111
    SLICE_X44Y39.C1      net (fanout=1)        1.808   ipbus/trans/tx_data<1>
    SLICE_X44Y39.C       Tilo                  0.204   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X3Y36.DIA1    net (fanout=1)        2.948   ipbus/trans_out_wdata<1>
    RAMB16_X3Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     12.003ns (1.576ns logic, 10.427ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ipbus_out_ipb_rdata_1 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.510ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.566 - 0.619)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ipbus_out_ipb_rdata_1 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y54.AMUX    Tshcko                0.461   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/ipbus_out_ipb_rdata_1
    SLICE_X15Y44.D4      net (fanout=1)        1.054   slaves/ipbr[2]_ipb_rdata<1>
    SLICE_X15Y44.D       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata12
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata121
    SLICE_X32Y47.CX      net (fanout=1)        1.656   slaves/fabric/Mmux_ipb_out_ipb_rdata12
    SLICE_X32Y47.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<1>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata123
    SLICE_X30Y43.D1      net (fanout=2)        1.454   ipb_master_in_ipb_rdata<1>
    SLICE_X30Y43.D       Tilo                  0.203   ipbus/trans/sm/rmw_input<19>
                                                       ipbus/trans/sm/mux10111
    SLICE_X44Y39.C1      net (fanout=1)        1.808   ipbus/trans/tx_data<1>
    SLICE_X44Y39.C       Tilo                  0.204   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata121
    RAMB16_X3Y36.DIA1    net (fanout=1)        2.948   ipbus/trans_out_wdata<1>
    RAMB16_X3Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                     10.510ns (1.590ns logic, 8.920ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB16_X3Y28.ADDRA1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.474 - 0.484)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.DMUX    Tshcko                0.461   ipbus/trans/tx_err
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB3
    SLICE_X40Y35.B1      net (fanout=1)        0.974   ipbus/trans/sm/state_FSM_FFd2_BRB3
    SLICE_X40Y35.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X35Y47.D4      net (fanout=33)       1.780   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X35Y47.D       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X41Y73.A2      net (fanout=52)       3.334   ipbus/trans/tx_hdr
    SLICE_X41Y73.A       Tilo                  0.259   ipbus/trans/iface/haddr<3>
                                                       ipbus/trans/iface/Mmux_trans_out_waddr12
    RAMB16_X3Y28.ADDRA1  net (fanout=16)       4.422   ipbus/trans_out_waddr<0>
    RAMB16_X3Y28.CLKA    Trcck_ADDRA           0.350   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------  ---------------------------
    Total                                     12.044ns (1.534ns logic, 10.510ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.474 - 0.487)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y33.CQ      Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X40Y35.B3      net (fanout=1)        0.881   ipbus/trans/sm/state_FSM_FFd2_BRB2
    SLICE_X40Y35.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X35Y47.D4      net (fanout=33)       1.780   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X35Y47.D       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X41Y73.A2      net (fanout=52)       3.334   ipbus/trans/tx_hdr
    SLICE_X41Y73.A       Tilo                  0.259   ipbus/trans/iface/haddr<3>
                                                       ipbus/trans/iface/Mmux_trans_out_waddr12
    RAMB16_X3Y28.ADDRA1  net (fanout=16)       4.422   ipbus/trans_out_waddr<0>
    RAMB16_X3Y28.CLKA    Trcck_ADDRA           0.350   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------  ---------------------------
    Total                                     11.881ns (1.464ns logic, 10.417ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.474 - 0.484)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y35.DQ      Tcko                  0.447   ipbus/trans/sm/state_FSM_FFd2_BRB5
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X40Y35.B4      net (fanout=1)        0.464   ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X40Y35.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X35Y47.D4      net (fanout=33)       1.780   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X35Y47.D       Tilo                  0.259   ipbus/trans/tx_hdr
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X41Y73.A2      net (fanout=52)       3.334   ipbus/trans/tx_hdr
    SLICE_X41Y73.A       Tilo                  0.259   ipbus/trans/iface/haddr<3>
                                                       ipbus/trans/iface/Mmux_trans_out_waddr12
    RAMB16_X3Y28.ADDRA1  net (fanout=16)       4.422   ipbus/trans_out_waddr<0>
    RAMB16_X3Y28.CLKA    Trcck_ADDRA           0.350   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------  ---------------------------
    Total                                     11.520ns (1.520ns logic, 10.000ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X42Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y26.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2
    SLICE_X42Y26.C5      net (fanout=1)        0.060   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>
    SLICE_X42Y26.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_1 (SLICE_X42Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 to ipbus/udp_if/clock_crossing_if/rx_read_buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y26.BQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    SLICE_X42Y26.B5      net (fanout=1)        0.070   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<1>
    SLICE_X42Y26.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<1>_rt
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X11Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y79.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0
    SLICE_X11Y79.BX      net (fanout=2)        0.136   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<0>
    SLICE_X11Y79.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.958ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.778   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.597ns logic, 0.778ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.778   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.597ns logic, 0.778ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (SLICE_X46Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.306ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y62.BX      net (fanout=3)        0.779   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.527ns logic, 0.779ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y62.B5      net (fanout=3)        0.077   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y62.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.353ns logic, 0.077ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.077   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.353ns logic, 0.077ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y62.A6      net (fanout=4)        0.034   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y62.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13612 paths analyzed, 1717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.886ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X24Y65.CX), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.509 - 0.512)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2
    SLICE_X31Y65.B2      net (fanout=6)        1.222   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    SLICE_X31Y65.B       Tilo                  0.259   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02
    SLICE_X24Y62.C5      net (fanout=1)        1.210   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02
    SLICE_X24Y62.C       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03
    SLICE_X24Y65.D3      net (fanout=2)        0.772   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X24Y65.D       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4
    SLICE_X24Y65.CX      net (fanout=1)        0.381   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o
    SLICE_X24Y65.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.196ns logic, 3.585ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.246 - 0.261)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X31Y65.B4      net (fanout=10)       1.011   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X31Y65.B       Tilo                  0.259   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02
    SLICE_X24Y62.C5      net (fanout=1)        1.210   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02
    SLICE_X24Y62.C       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03
    SLICE_X24Y65.D3      net (fanout=2)        0.772   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X24Y65.D       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4
    SLICE_X24Y65.CX      net (fanout=1)        0.381   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o
    SLICE_X24Y65.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.196ns logic, 3.374ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.246 - 0.261)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.DQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X31Y65.B3      net (fanout=10)       0.990   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X31Y65.B       Tilo                  0.259   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02
    SLICE_X24Y62.C5      net (fanout=1)        1.210   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02
    SLICE_X24Y62.C       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03
    SLICE_X24Y65.D3      net (fanout=2)        0.772   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X24Y65.D       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4
    SLICE_X24Y65.CX      net (fanout=1)        0.381   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o
    SLICE_X24Y65.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.196ns logic, 3.353ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/Result<4>_FRB (SLICE_X30Y73.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/write_buffer (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/Result<4>_FRB (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.476 - 0.533)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/write_buffer to slaves/TDCchannels/dc1/ramManager/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/write_buffer
                                                       slaves/TDCchannels/dc1/write_buffer
    SLICE_X31Y57.C5      net (fanout=7)        1.771   slaves/TDCchannels/dc1/write_buffer
    SLICE_X31Y57.CMUX    Tilo                  0.313   slaves/TDCchannels/dc1/ramManager/frameCounter<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate[1]_frameCounter[1]_AND_386_o111
    SLICE_X30Y73.CE      net (fanout=3)        1.852   slaves/TDCchannels/dc1/ramManager/FSMstate[1]_frameCounter[1]_AND_386_o1
    SLICE_X30Y73.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/ramManager/Result<7>_FRB
                                                       slaves/TDCchannels/dc1/ramManager/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.052ns logic, 3.623ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/ramManager/frameCounter_1 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/Result<4>_FRB (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.568 - 0.599)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/ramManager/frameCounter_1 to slaves/TDCchannels/dc1/ramManager/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y57.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/ramManager/frameCounter<1>
                                                       slaves/TDCchannels/dc1/ramManager/frameCounter_1
    SLICE_X31Y57.C2      net (fanout=2)        0.768   slaves/TDCchannels/dc1/ramManager/frameCounter<1>
    SLICE_X31Y57.CMUX    Tilo                  0.313   slaves/TDCchannels/dc1/ramManager/frameCounter<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate[1]_frameCounter[1]_AND_386_o111
    SLICE_X30Y73.CE      net (fanout=3)        1.852   slaves/TDCchannels/dc1/ramManager/FSMstate[1]_frameCounter[1]_AND_386_o1
    SLICE_X30Y73.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/ramManager/Result<7>_FRB
                                                       slaves/TDCchannels/dc1/ramManager/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (1.035ns logic, 2.620ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/ramManager/frameCounter_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/Result<4>_FRB (FF)
  Requirement:          5.208ns
  Data Path Delay:      3.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.568 - 0.599)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/ramManager/frameCounter_0 to slaves/TDCchannels/dc1/ramManager/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y57.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/ramManager/frameCounter<1>
                                                       slaves/TDCchannels/dc1/ramManager/frameCounter_0
    SLICE_X31Y57.C3      net (fanout=3)        0.303   slaves/TDCchannels/dc1/ramManager/frameCounter<0>
    SLICE_X31Y57.CMUX    Tilo                  0.313   slaves/TDCchannels/dc1/ramManager/frameCounter<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate[1]_frameCounter[1]_AND_386_o111
    SLICE_X30Y73.CE      net (fanout=3)        1.852   slaves/TDCchannels/dc1/ramManager/FSMstate[1]_frameCounter[1]_AND_386_o1
    SLICE_X30Y73.CLK     Tceck                 0.331   slaves/TDCchannels/dc1/ramManager/Result<7>_FRB
                                                       slaves/TDCchannels/dc1/ramManager/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (1.035ns logic, 2.155ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/hitCount1_tm1_20 (SLICE_X20Y59.CE), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_1 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_20 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.240 - 0.255)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_1 to slaves/TDCchannels/hitCount1_tm1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.BMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_1
    SLICE_X28Y59.A1      net (fanout=1)        1.546   slaves/TDCchannels/hitCount2_tm1<1>
    SLICE_X28Y59.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y61.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C3      net (fanout=2)        0.324   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X20Y59.CE      net (fanout=11)       1.011   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X20Y59.CLK     Tceck                 0.335   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_20
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.805ns logic, 2.887ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_20 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_0 to slaves/TDCchannels/hitCount1_tm1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y58.AQ      Tcko                  0.447   slaves/hitcount2<3>
                                                       slaves/TDCchannels/dc2/hitCount_0
    SLICE_X28Y59.A4      net (fanout=4)        1.492   slaves/hitcount2<0>
    SLICE_X28Y59.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y60.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y61.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y61.C3      net (fanout=2)        0.324   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X20Y59.CE      net (fanout=11)       1.011   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X20Y59.CLK     Tceck                 0.335   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_20
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.791ns logic, 2.833ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Destination:          slaves/TDCchannels/hitCount1_tm1_20 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_5 to slaves/TDCchannels/hitCount1_tm1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.BMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<3>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    SLICE_X22Y58.B4      net (fanout=1)        1.010   slaves/TDCchannels/hitCount1_tm1<5>
    SLICE_X22Y58.COUT    Topcyb                0.380   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X22Y59.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X22Y59.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X22Y60.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X22Y60.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y61.C6      net (fanout=2)        0.759   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y61.C       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1
    SLICE_X20Y59.CE      net (fanout=11)       1.011   slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv
    SLICE_X20Y59.CLK     Tceck                 0.335   slaves/TDCchannels/hitCount1_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_20
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.795ns logic, 2.786ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y24.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_14 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_14 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y50.CQ      Tcko                  0.198   slaves/ramData2<23>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_14
    RAMB16_X2Y24.DIA22   net (fanout=2)        0.129   slaves/ramData2<22>
    RAMB16_X2Y24.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.145ns logic, 0.129ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_9 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y54.BQ      Tcko                  0.200   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_9
    RAMB16_X2Y26.DIA17   net (fanout=2)        0.129   slaves/ramData1<17>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y24.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_9 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.BQ      Tcko                  0.200   slaves/ramData2<19>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_9
    RAMB16_X2Y24.DIA17   net (fanout=2)        0.129   slaves/ramData2<17>
    RAMB16_X2Y24.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  18.517ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.517ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 1)
  Clock Path Delay:     12.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp692.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      8.407   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X55Y89.CLK     net (fanout=1002)     1.214   clk125
    -------------------------------------------------  ---------------------------
    Total                                     12.316ns (1.869ns logic, 10.447ns route)
                                                       (15.2% logic, 84.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.BQ      Tcko                  0.391   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        3.138   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (2.772ns logic, 3.138ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.257ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Clock Path Delay:     12.316ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp692.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      8.407   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X55Y89.CLK     net (fanout=1002)     1.214   clk125
    -------------------------------------------------  ---------------------------
    Total                                     12.316ns (1.869ns logic, 10.447ns route)
                                                       (15.2% logic, 84.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.BMUX    Tshcko                0.461   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.808   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (2.842ns logic, 2.808ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 17.605ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 1)
  Clock Path Delay:     12.353ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp692.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      8.407   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y79.CLK     net (fanout=1002)     1.251   clk125
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (1.869ns logic, 10.484ns route)
                                                       (15.1% logic, 84.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.BQ      Tcko                  0.391   gmii_txd_4_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        2.189   gmii_txd_4_OBUF
    J13.PAD              Tioop                 2.381   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (2.772ns logic, 2.189ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.945ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Delay:     7.606ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp692.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      5.454   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y92.CLK     net (fanout=1002)     0.675   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (1.152ns logic, 6.454ns route)
                                                       (15.1% logic, 84.9% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y92.AQ      Tcko                  0.200   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.034   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.596ns logic, 1.034ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.040ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 1)
  Clock Path Delay:     7.601ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp692.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      5.454   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y90.CLK     net (fanout=1002)     0.670   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.152ns logic, 6.449ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y90.AQ      Tcko                  0.198   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.136   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (1.594ns logic, 1.136ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.064ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Delay:     7.599ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp692.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      5.454   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y89.CLK     net (fanout=1002)     0.668   clk125
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (1.152ns logic, 6.447ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.AQ      Tcko                  0.198   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.162   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (1.594ns logic, 1.162ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp692.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp699.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp692.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp692.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp699.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp692.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp692.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp699.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp692.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp692.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp699.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp692.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp692.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp699.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp692.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp692.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp699.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp692.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      8.645ns|      9.850ns|            0|            0|         6019|        92026|
| TS_clocks_clk_125_i           |      8.000ns|      7.880ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     13.025ns|          N/A|            0|            0|        30921|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.958ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      4.886ns|          N/A|            0|            0|        13612|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      7.507ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        18.257(R)|      SLOW  |        10.742(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        18.517(R)|      SLOW  |        10.914(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        17.457(R)|      SLOW  |        10.238(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        17.353(R)|      SLOW  |        10.177(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        17.515(R)|      SLOW  |        10.242(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        17.202(R)|      SLOW  |        10.064(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        17.605(R)|      SLOW  |        10.317(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        17.029(R)|      SLOW  |         9.945(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        17.155(R)|      SLOW  |        10.040(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        17.232(R)|      SLOW  |        10.081(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.507|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   13.817|         |    1.479|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.488 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       18.257|      SLOW  |       10.742|      FAST  |         1.228|
gmii_tx_er                                     |       18.517|      SLOW  |       10.914|      FAST  |         1.488|
gmii_txd<0>                                    |       17.457|      SLOW  |       10.238|      FAST  |         0.428|
gmii_txd<1>                                    |       17.353|      SLOW  |       10.177|      FAST  |         0.324|
gmii_txd<2>                                    |       17.515|      SLOW  |       10.242|      FAST  |         0.486|
gmii_txd<3>                                    |       17.202|      SLOW  |       10.064|      FAST  |         0.173|
gmii_txd<4>                                    |       17.605|      SLOW  |       10.317|      FAST  |         0.576|
gmii_txd<5>                                    |       17.029|      SLOW  |        9.945|      FAST  |         0.000|
gmii_txd<6>                                    |       17.155|      SLOW  |       10.040|      FAST  |         0.126|
gmii_txd<7>                                    |       17.232|      SLOW  |       10.081|      FAST  |         0.203|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 5  Score: 837  (Setup/Max: 837, Hold: 0)

Constraints cover 100066 paths, 3 nets, and 25199 connections

Design statistics:
   Minimum period:  13.025ns{1}   (Maximum frequency:  76.775MHz)
   Maximum path delay from/to any node:   1.988ns
   Maximum net skew:   0.262ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  18.517ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  2 17:08:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 559 MB



