

================================================================
== Synthesis Summary Report of 'yuv_filter'
================================================================
+ General Information: 
    * Date:           Mon Nov  1 17:17:32 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
    * Project:        yuv_filter.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+----------+-----------+----------+----------+------+----------+---------------+--------+-----------+-----------+-----+
    |         Modules         | Issue|      | Latency  |  Latency  | Iteration|          | Trip |          |               |        |           |           |     |
    |         & Loops         | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count| Pipelined|     BRAM      |   DSP  |     FF    |    LUT    | URAM|
    +-------------------------+------+------+----------+-----------+----------+----------+------+----------+---------------+--------+-----------+-----------+-----+
    |+ yuv_filter             |     -|  0.65|  44248325|  4.425e+08|         -|  44248326|     -|        no|  12288 (4388%)|  7 (3%)|  555 (~0%)|  1356 (2%)|    -|
    | + grp_rgb2yuv_1_fu_251  |     -|  1.03|  14749441|  1.475e+08|         -|  14749441|     -|        no|              -|  3 (1%)|  181 (~0%)|  492 (~0%)|    -|
    |  o RGB2YUV_LOOP_X       |     -|  7.30|  14749440|  1.475e+08|      7682|         -|  1920|        no|              -|       -|          -|          -|    -|
    |   o RGB2YUV_LOOP_Y      |     -|  7.30|      7680|  7.680e+04|         6|         -|  1280|        no|              -|       -|          -|          -|    -|
    | + grp_yuv2rgb_1_fu_271  |     -|  0.65|  19664641|  1.966e+08|         -|  19664641|     -|        no|              -|  4 (1%)|  160 (~0%)|  350 (~0%)|    -|
    |  o YUV2RGB_LOOP_X       |     -|  7.30|  19664640|  1.966e+08|     10242|         -|  1920|        no|              -|       -|          -|          -|    -|
    |   o YUV2RGB_LOOP_Y      |     -|  7.30|     10240|  1.024e+05|         8|         -|  1280|        no|              -|       -|          -|          -|    -|
    | o YUV_SCALE_LOOP_X      |     -|  7.30|   9834240|  9.834e+07|      5122|         -|  1920|        no|              -|       -|          -|          -|    -|
    |  o YUV_SCALE_LOOP_Y     |     -|  7.30|      5120|  5.120e+04|         4|         -|  1280|        no|              -|       -|          -|          -|    -|
    +-------------------------+------+------+----------+-----------+----------+----------+------+----------+---------------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------+----------+
| Interface                 | Bitwidth |
+---------------------------+----------+
| in_channels_ch1_address0  | 22       |
| in_channels_ch1_q0        | 8        |
| in_channels_ch2_address0  | 22       |
| in_channels_ch2_q0        | 8        |
| in_channels_ch3_address0  | 22       |
| in_channels_ch3_q0        | 8        |
| out_channels_ch1_address0 | 22       |
| out_channels_ch1_d0       | 8        |
| out_channels_ch2_address0 | 22       |
| out_channels_ch2_d0       | 8        |
| out_channels_ch3_address0 | 22       |
| out_channels_ch3_d0       | 8        |
+---------------------------+----------+

* REGISTER
+------------+---------+----------+
| Interface  | Mode    | Bitwidth |
+------------+---------+----------+
| U_scale    | ap_none | 8        |
| V_scale    | ap_none | 8        |
| Y_scale    | ap_none | 8        |
| in_height  | ap_none | 16       |
| in_width   | ap_none | 16       |
| out_height | ap_none | 16       |
| out_width  | ap_none | 16       |
+------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in       | in        | pointer       |
| out      | out       | pointer       |
| Y_scale  | in        | unsigned char |
| U_scale  | in        | unsigned char |
| V_scale  | in        | unsigned char |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------------------+---------+----------+
| Argument | HW Name                   | HW Type | HW Usage |
+----------+---------------------------+---------+----------+
| in       | in_channels_ch1_address0  | port    | offset   |
| in       | in_channels_ch1_ce0       | port    |          |
| in       | in_channels_ch1_q0        | port    |          |
| in       | in_channels_ch2_address0  | port    | offset   |
| in       | in_channels_ch2_ce0       | port    |          |
| in       | in_channels_ch2_q0        | port    |          |
| in       | in_channels_ch3_address0  | port    | offset   |
| in       | in_channels_ch3_ce0       | port    |          |
| in       | in_channels_ch3_q0        | port    |          |
| in       | in_width                  | port    |          |
| in       | in_height                 | port    |          |
| out      | out_channels_ch1_address0 | port    | offset   |
| out      | out_channels_ch1_ce0      | port    |          |
| out      | out_channels_ch1_we0      | port    |          |
| out      | out_channels_ch1_d0       | port    |          |
| out      | out_channels_ch2_address0 | port    | offset   |
| out      | out_channels_ch2_ce0      | port    |          |
| out      | out_channels_ch2_we0      | port    |          |
| out      | out_channels_ch2_d0       | port    |          |
| out      | out_channels_ch3_address0 | port    | offset   |
| out      | out_channels_ch3_ce0      | port    |          |
| out      | out_channels_ch3_we0      | port    |          |
| out      | out_channels_ch3_d0       | port    |          |
| out      | out_width                 | port    |          |
| out      | out_width_ap_vld          | port    |          |
| out      | out_height                | port    |          |
| out      | out_height_ap_vld         | port    |          |
| Y_scale  | Y_scale                   | port    |          |
| U_scale  | U_scale                   | port    |          |
| V_scale  | V_scale                   | port    |          |
+----------+---------------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

