// Seed: 4143349907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_8;
  assign id_4 = -1;
  if (-1)
    integer id_9 (
        -1,
        1,
        1,
        id_8,
        -1 - !id_1
    );
  assign id_8 = -1;
endmodule
module module_1;
  final #1 id_1 <= id_1;
  uwire id_4 = -1'd0, id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
