{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640074571563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640074571579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 11:16:11 2021 " "Processing started: Tue Dec 21 11:16:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640074571579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074571579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnc -c cnc3_v1_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnc -c cnc3_v1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074571579 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1640074572095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file main_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Found entity 1: main_pll" {  } { { "main_pll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074579499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mcu_amux_mem.sv(19) " "Verilog HDL warning at mcu_amux_mem.sv(19): extended using \"x\" or \"z\"" {  } { { "mcu_amux_mem.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/mcu_amux_mem.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640074579702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lock LOCK piso.sv(81) " "Verilog HDL Declaration information at piso.sv(81): object \"lock\" differs only in case from object \"LOCK\" in the same scope" {  } { { "piso.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl_bus.sv(110) " "Verilog HDL information at ctrl_bus.sv(110): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640074579702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HV_ENA_PRESCALE hv_ena_prescale ctrl_bus.sv(93) " "Verilog HDL Declaration information at ctrl_bus.sv(93): object \"HV_ENA_PRESCALE\" differs only in case from object \"hv_ena_prescale\" in the same scope" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HV_ENA_LENGTH hv_ena_length ctrl_bus.sv(94) " "Verilog HDL Declaration information at ctrl_bus.sv(94): object \"HV_ENA_LENGTH\" differs only in case from object \"hv_ena_length\" in the same scope" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "oi OI pls_cont.sv(8) " "Verilog HDL Declaration information at pls_cont.sv(8): object \"oi\" differs only in case from object \"OI\" in the same scope" {  } { { "pls_cont.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/pls_cont.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "run RUN pls_cont.sv(15) " "Verilog HDL Declaration information at pls_cont.sv(15): object \"run\" differs only in case from object \"RUN\" in the same scope" {  } { { "pls_cont.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/pls_cont.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sample SAMPLE adc_MCP3008.sv(21) " "Verilog HDL Declaration information at adc_MCP3008.sv(21): object \"sample\" differs only in case from object \"SAMPLE\" in the same scope" {  } { { "adc_MCP3008.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_MCP3008.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX max top.sv(142) " "Verilog HDL Declaration information at top.sv(142): object \"MAX\" differs only in case from object \"max\" in the same scope" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640074579718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 39 39 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 39 design units and 39 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_amux_mem " "Found entity 1: mcu_amux_mem" {  } { { "mcu_amux_mem.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/mcu_amux_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_div " "Found entity 2: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/clk_div.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "3 piso_reg " "Found entity 3: piso_reg" {  } { { "piso.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "4 piso_always " "Found entity 4: piso_always" {  } { { "piso.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "5 piso " "Found entity 5: piso" {  } { { "piso.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "6 sipo_reg " "Found entity 6: sipo_reg" {  } { { "sipo.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/sipo.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "7 sipo " "Found entity 7: sipo" {  } { { "sipo.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/sipo.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "8 lpf_cap " "Found entity 8: lpf_cap" {  } { { "lpf_cap.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/lpf_cap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "9 lpf_cap_full " "Found entity 9: lpf_cap_full" {  } { { "lpf_cap.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/lpf_cap.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "10 input_filter " "Found entity 10: input_filter" {  } { { "lpf_cap.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/lpf_cap.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "11 keyboard " "Found entity 11: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/keyboard.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "12 hv_enabled " "Found entity 12: hv_enabled" {  } { { "hv_enabled.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/hv_enabled.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "13 ctrl_bus " "Found entity 13: ctrl_bus" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "14 pls_gen " "Found entity 14: pls_gen" {  } { { "pls_gen.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/pls_gen.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "15 pls_cont " "Found entity 15: pls_cont" {  } { { "pls_cont.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/pls_cont.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "16 prescale_oi " "Found entity 16: prescale_oi" {  } { { "prescale.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/prescale.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "17 prescale " "Found entity 17: prescale" {  } { { "prescale.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/prescale.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "18 motor_cont " "Found entity 18: motor_cont" {  } { { "motor_cont.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_cont.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "19 step_dir " "Found entity 19: step_dir" {  } { { "step_dir.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/step_dir.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "20 motor_bus " "Found entity 20: motor_bus" {  } { { "motor_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "21 step_dir_cnt " "Found entity 21: step_dir_cnt" {  } { { "step_dir_cnt.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/step_dir_cnt.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "22 step_cnts " "Found entity 22: step_cnts" {  } { { "motor_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "23 q_rotary_enc " "Found entity 23: q_rotary_enc" {  } { { "q_rotary_enc.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/q_rotary_enc.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "24 rot_enc_zero " "Found entity 24: rot_enc_zero" {  } { { "rot_enc_zero.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/rot_enc_zero.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "25 enc_bus " "Found entity 25: enc_bus" {  } { { "enc_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/enc_bus.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "26 adc_MCP3008 " "Found entity 26: adc_MCP3008" {  } { { "adc_MCP3008.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_MCP3008.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "27 cic_decim_osr " "Found entity 27: cic_decim_osr" {  } { { "cic_decim_osr.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/cic_decim_osr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "28 delay_line " "Found entity 28: delay_line" {  } { { "delay_line.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/delay_line.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "29 delay_line_var " "Found entity 29: delay_line_var" {  } { { "delay_line.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/delay_line.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "30 accum " "Found entity 30: accum" {  } { { "accum.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/accum.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "31 accum_var " "Found entity 31: accum_var" {  } { { "accum.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/accum.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "32 adc_permit " "Found entity 32: adc_permit" {  } { { "adc_permit.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_permit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "33 adc_acc " "Found entity 33: adc_acc" {  } { { "adc_acc.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_acc.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "34 adc_bus " "Found entity 34: adc_bus" {  } { { "adc_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_bus.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "35 imit_enc " "Found entity 35: imit_enc" {  } { { "imit_enc.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/imit_enc.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "36 main " "Found entity 36: main" {  } { { "main.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "37 mcu_main " "Found entity 37: mcu_main" {  } { { "mcu_main.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/mcu_main.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "38 top " "Found entity 38: top" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""} { "Info" "ISGN_ENTITY_NAME" "39 led_flash " "Found entity 39: led_flash" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074579718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640074579718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640074579733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:pll_inst " "Elaborating entity \"main_pll\" for hierarchy \"main_pll:pll_inst\"" {  } { { "top.sv" "pll_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074579780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll main_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"main_pll:pll_inst\|altpll:altpll_component\"" {  } { { "main_pll.v" "altpll_component" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074579999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"main_pll:pll_inst\|altpll:altpll_component\"" {  } { { "main_pll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"main_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=main_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=main_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074580015 ""}  } { { "main_pll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640074580015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/main_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/main_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll_altpll " "Found entity 1: main_pll_altpll" {  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074580108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074580108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll_altpll main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated " "Elaborating entity \"main_pll_altpll\" for hierarchy \"main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_main mcu_main:mcu_inst " "Elaborating entity \"mcu_main\" for hierarchy \"mcu_main:mcu_inst\"" {  } { { "top.sv" "mcu_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_amux_mem mcu_main:mcu_inst\|mcu_amux_mem:mux_if " "Elaborating entity \"mcu_amux_mem\" for hierarchy \"mcu_main:mcu_inst\|mcu_amux_mem:mux_if\"" {  } { { "mcu_main.sv" "mux_if" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/mcu_main.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main mcu_main:mcu_inst\|main:main_inst " "Elaborating entity \"main\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\"" {  } { { "mcu_main.sv" "main_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/mcu_main.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_bus mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst " "Elaborating entity \"motor_bus\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\"" {  } { { "main.sv" "mtr_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cont mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst " "Elaborating entity \"motor_cont\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\"" {  } { { "motor_bus.sv" "cont_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pls_cont mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\|pls_cont:gen\[0\].step_inst " "Elaborating entity \"pls_cont\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\|pls_cont:gen\[0\].step_inst\"" {  } { { "motor_cont.sv" "gen\[0\].step_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_cont.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pls_gen mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\|pls_cont:gen\[0\].step_inst\|pls_gen:pls_inst " "Elaborating entity \"pls_gen\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\|pls_cont:gen\[0\].step_inst\|pls_gen:pls_inst\"" {  } { { "pls_cont.sv" "pls_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/pls_cont.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescale_oi mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\|prescale_oi:prescale_inst " "Elaborating entity \"prescale_oi\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|motor_cont:cont_inst\|prescale_oi:prescale_inst\"" {  } { { "motor_cont.sv" "prescale_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_cont.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_dir mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_dir:X_inst " "Elaborating entity \"step_dir\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_dir:X_inst\"" {  } { { "motor_bus.sv" "X_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_dir mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_dir:U_inst " "Elaborating entity \"step_dir\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_dir:U_inst\"" {  } { { "motor_bus.sv" "U_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_cnts mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_cnts:cnt_inst " "Elaborating entity \"step_cnts\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_cnts:cnt_inst\"" {  } { { "motor_bus.sv" "cnt_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_dir_cnt mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_cnts:cnt_inst\|step_dir_cnt:gen_cnt\[0\].coord_cnt " "Elaborating entity \"step_dir_cnt\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|step_cnts:cnt_inst\|step_dir_cnt:gen_cnt\[0\].coord_cnt\"" {  } { { "motor_bus.sv" "gen_cnt\[0\].coord_cnt" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescale mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|prescale:to_prescale " "Elaborating entity \"prescale\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|prescale:to_prescale\"" {  } { { "motor_bus.sv" "to_prescale" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_bus mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst " "Elaborating entity \"enc_bus\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\"" {  } { { "main.sv" "enc_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rot_enc_zero mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder " "Elaborating entity \"rot_enc_zero\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\"" {  } { { "enc_bus.sv" "encoders\[0\].encoder" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/enc_bus.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_cap mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\|lpf_cap:f0 " "Elaborating entity \"lpf_cap\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\|lpf_cap:f0\"" {  } { { "rot_enc_zero.sv" "f0" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/rot_enc_zero.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_cap_full mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\|lpf_cap:f0\|lpf_cap_full:lpf_inst " "Elaborating entity \"lpf_cap_full\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\|lpf_cap:f0\|lpf_cap_full:lpf_inst\"" {  } { { "lpf_cap.sv" "lpf_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/lpf_cap.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_rotary_enc mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\|q_rotary_enc:enc_inst " "Elaborating entity \"q_rotary_enc\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|enc_bus:enc_inst\|rot_enc_zero:encoders\[0\].encoder\|q_rotary_enc:enc_inst\"" {  } { { "rot_enc_zero.sv" "enc_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/rot_enc_zero.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_bus mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst " "Elaborating entity \"ctrl_bus\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\"" {  } { { "main.sv" "ctrl_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_always mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ind " "Elaborating entity \"piso_always\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ind\"" {  } { { "ctrl_bus.sv" "piso_ind" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ind\|piso:piso_inst " "Elaborating entity \"piso\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ind\|piso:piso_inst\"" {  } { { "piso.sv" "piso_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ind\|piso:piso_inst\|clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ind\|piso:piso_inst\|clk_div:clk_div_inst\"" {  } { { "piso.sv" "clk_div_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_always mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ctrl " "Elaborating entity \"piso_always\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ctrl\"" {  } { { "ctrl_bus.sv" "piso_ctrl" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ctrl\|piso:piso_inst " "Elaborating entity \"piso\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|piso_always:piso_ctrl\|piso:piso_inst\"" {  } { { "piso.sv" "piso_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_filter mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|input_filter:gen_limsw\[0\].flt_inst " "Elaborating entity \"input_filter\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|input_filter:gen_limsw\[0\].flt_inst\"" {  } { { "ctrl_bus.sv" "gen_limsw\[0\].flt_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_cap_full mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|input_filter:gen_limsw\[0\].flt_inst\|lpf_cap_full:lpf_inst " "Elaborating entity \"lpf_cap_full\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|input_filter:gen_limsw\[0\].flt_inst\|lpf_cap_full:lpf_inst\"" {  } { { "lpf_cap.sv" "lpf_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/lpf_cap.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hv_enabled mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|hv_enabled:hv_ena_inst " "Elaborating entity \"hv_enabled\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|hv_enabled:hv_ena_inst\"" {  } { { "ctrl_bus.sv" "hv_ena_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_bus mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst " "Elaborating entity \"adc_bus\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\"" {  } { { "main.sv" "adc_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_acc mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst " "Elaborating entity \"adc_acc\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\"" {  } { { "adc_bus.sv" "adc_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_bus.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_MCP3008 mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_MCP3008:adc_inst " "Elaborating entity \"adc_MCP3008\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_MCP3008:adc_inst\"" {  } { { "adc_acc.sv" "adc_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_acc.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_permit mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst " "Elaborating entity \"adc_permit\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\"" {  } { { "adc_acc.sv" "permit_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_acc.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_decim_osr mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|cic_decim_osr:cic " "Elaborating entity \"cic_decim_osr\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|cic_decim_osr:cic\"" {  } { { "adc_permit.sv" "cic" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_permit.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_var mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step " "Elaborating entity \"accum_var\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\"" {  } { { "adc_permit.sv" "shc_step" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_permit.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_line_var mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst " "Elaborating entity \"delay_line_var\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\"" {  } { { "accum.sv" "delay_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/accum.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_var mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time " "Elaborating entity \"accum_var\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\"" {  } { { "adc_permit.sv" "shc_time" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_permit.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_line_var mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst " "Elaborating entity \"delay_line_var\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\"" {  } { { "accum.sv" "delay_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/accum.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imit_enc mcu_main:mcu_inst\|main:main_inst\|imit_enc:imit_enc_inst0 " "Elaborating entity \"imit_enc\" for hierarchy \"mcu_main:mcu_inst\|main:main_inst\|imit_enc:imit_enc_inst0\"" {  } { { "main.sv" "imit_enc_inst0" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/main.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_flash led_flash:led_inst " "Elaborating entity \"led_flash\" for hierarchy \"led_flash:led_inst\"" {  } { { "top.sv" "led_inst" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074580874 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "19 " "Ignored 19 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "19 " "Ignored 19 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1640074582077 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1640074582077 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|ram_rtl_0 " "Inferred RAM node \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1640074586138 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|ram_rtl_0 " "Inferred RAM node \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1640074586138 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640074589856 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640074589856 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640074589856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074589981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_step\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074589981 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640074589981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7g1 " "Found entity 1: altsyncram_i7g1" {  } { { "db/altsyncram_i7g1.tdf" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/altsyncram_i7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074590028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074590028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074590090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mcu_main:mcu_inst\|main:main_inst\|adc_bus:adc_inst\|adc_acc:adc_inst\|adc_permit:permit_inst\|accum_var:shc_time\|delay_line_var:delay_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640074590090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640074590090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ocg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ocg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ocg1 " "Found entity 1: altsyncram_ocg1" {  } { { "db/altsyncram_ocg1.tdf" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/altsyncram_ocg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640074590137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074590137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 25 -1 0 } } { "adc_MCP3008.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_MCP3008.sv" 15 -1 0 } } { "motor_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 22 -1 0 } } { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 18 -1 0 } } { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 400 -1 0 } } { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 79 -1 0 } } { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 118 -1 0 } } { "adc_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_bus.sv" 38 -1 0 } } { "adc_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_bus.sv" 58 -1 0 } } { "motor_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 44 -1 0 } } { "motor_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 77 -1 0 } } { "piso.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/piso.sv" 87 -1 0 } } { "clk_div.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/clk_div.sv" 18 -1 0 } } { "lpf_cap.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/lpf_cap.sv" 38 -1 0 } } { "pls_cont.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/pls_cont.sv" 43 -1 0 } } { "enc_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/enc_bus.sv" 43 -1 0 } } { "adc_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/adc_bus.sv" 165 -1 0 } } { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 91 -1 0 } } { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 290 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640074590840 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640074590840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estop GND " "Pin \"estop\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640074593980 "|top|estop"} { "Warning" "WMLS_MLS_STUCK_PIN" "step GND " "Pin \"step\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640074593980 "|top|step"} { "Warning" "WMLS_MLS_STUCK_PIN" "dir GND " "Pin \"dir\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640074593980 "|top|dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[0\] GND " "Pin \"res\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640074593980 "|top|res[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[1\] GND " "Pin \"res\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640074593980 "|top|res[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[2\] GND " "Pin \"res\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640074593980 "|top|res[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640074593980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640074594308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640074598901 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[0\] " "Logic cell \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[0\]\"" {  } { { "motor_bus.sv" "wrreq\[0\]" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074599026 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[1\] " "Logic cell \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[1\]\"" {  } { { "motor_bus.sv" "wrreq\[1\]" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074599026 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[2\] " "Logic cell \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[2\]\"" {  } { { "motor_bus.sv" "wrreq\[2\]" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074599026 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[3\] " "Logic cell \"mcu_main:mcu_inst\|main:main_inst\|motor_bus:mtr_inst\|wrreq\[3\]\"" {  } { { "motor_bus.sv" "wrreq\[3\]" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/motor_bus.sv" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074599026 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1640074599026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/output_files/cnc3_v1_5.map.smsg " "Generated suppressed messages file C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/output_files/cnc3_v1_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074599244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640074599763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640074599763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_A\[0\] " "No output dependent on input pin \"enc_A\[0\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_A\[1\] " "No output dependent on input pin \"enc_A\[1\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_B\[0\] " "No output dependent on input pin \"enc_B\[0\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_B\[1\] " "No output dependent on input pin \"enc_B\[1\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_Z\[0\] " "No output dependent on input pin \"enc_Z\[0\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_Z[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_Z\[1\] " "No output dependent on input pin \"enc_Z\[1\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_Z[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc_Z\[2\] " "No output dependent on input pin \"enc_Z\[2\]\"" {  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640074600520 "|top|enc_Z[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640074600520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8062 " "Implemented 8062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640074600520 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640074600520 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640074600520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7965 " "Implemented 7965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640074600520 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640074600520 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640074600520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640074600520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640074600567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 11:16:40 2021 " "Processing ended: Tue Dec 21 11:16:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640074600567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640074600567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640074600567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640074600567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640074602379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640074602379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 11:16:41 2021 " "Processing started: Tue Dec 21 11:16:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640074602379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640074602379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640074602379 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640074602535 ""}
{ "Info" "0" "" "Project  = cnc" {  } {  } 0 0 "Project  = cnc" 0 0 "Fitter" 0 0 1640074602535 ""}
{ "Info" "0" "" "Revision = cnc3_v1_5" {  } {  } 0 0 "Revision = cnc3_v1_5" 0 0 "Fitter" 0 0 1640074602535 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1640074602785 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cnc3_v1_5 10M16SCE144C8G " "Selected device 10M16SCE144C8G for design \"cnc3_v1_5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640074602879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640074602910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640074602910 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640074603066 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640074603066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640074603379 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1640074603725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144C8G " "Device 10M08SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640074603741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144C8G " "Device 10M04SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640074603741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144C8G " "Device 10M25SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640074603741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640074603741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 14455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640074603788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640074603788 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640074603788 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640074603788 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640074603788 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640074603788 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640074603803 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640074604022 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 94 " "No exact pin location assignment(s) for 1 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1640074604444 ""}
{ "Info" "ISTA_SDC_FOUND" "cnc.sdc " "Reading SDC File: 'cnc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640074605933 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640074605965 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1640074605965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1640074605965 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1640074606074 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1640074606074 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640074606074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640074606074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667        gen24 " "  41.667        gen24" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640074606074 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.889 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.889 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640074606074 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640074606074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640074606761 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640074606761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|locked  " "Automatically promoted node main_pll:pll_inst\|altpll:altpll_component\|main_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640074606761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|power_on_flag~0 " "Destination node mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|power_on_flag~0" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 11058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640074606761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|mcu_flag~2 " "Destination node mcu_main:mcu_inst\|main:main_inst\|ctrl_bus:ctrl_inst\|mcu_flag~2" {  } { { "ctrl_bus.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/ctrl_bus.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 11183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640074606761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640074606761 ""}  } { { "db/main_pll_altpll.v" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/db/main_pll_altpll.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640074606761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "areset  " "Automatically promoted node areset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640074606761 ""}  } { { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 3234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640074606761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640074607933 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640074607933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640074607948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640074607964 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640074607995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640074607995 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640074608027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640074608027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640074608042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640074609245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "23 I/O Input Buffer " "Packed 23 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640074609261 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 I/O Output Buffer " "Packed 35 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640074609261 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3 " "Created 3 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1640074609261 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640074609261 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1640074609292 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1640074609292 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640074609292 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 8 0 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 10 0 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 0 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 18 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 12 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 0 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 6 1 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 17 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640074609292 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640074609292 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640074609292 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640074609636 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640074609669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640074610997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640074612684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640074612762 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640074621198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640074621198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640074622870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640074626900 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640074626900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640074627666 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1640074627666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640074627666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640074627666 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.54 " "Total time spent on timing analysis during the Fitter is 3.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640074628016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640074628079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640074630141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640074630141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640074632671 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640074634421 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640074634999 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 MAX 10 " "43 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_A\[0\] 3.3-V LVTTL 123 " "Pin enc_A\[0\] uses I/O standard 3.3-V LVTTL at 123" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_A[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_A\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_A\[1\] 3.3-V LVTTL 127 " "Pin enc_A\[1\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_A[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_A\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_B\[0\] 3.3-V LVTTL 124 " "Pin enc_B\[0\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_B[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_B\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_B\[1\] 3.3-V LVTTL 130 " "Pin enc_B\[1\] uses I/O standard 3.3-V LVTTL at 130" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_B[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_B\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_Z\[0\] 3.3-V LVTTL 126 " "Pin enc_Z\[0\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_Z[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_Z\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_Z\[1\] 3.3-V LVTTL 131 " "Pin enc_Z\[1\] uses I/O standard 3.3-V LVTTL at 131" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_Z[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_Z\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_Z\[2\] 3.3-V LVTTL 12 " "Pin enc_Z\[2\] uses I/O standard 3.3-V LVTTL at 12" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_Z[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_Z\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[0\] 3.3-V LVTTL 90 " "Pin ad\[0\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[1\] 3.3-V LVTTL 91 " "Pin ad\[1\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[2\] 3.3-V LVTTL 92 " "Pin ad\[2\] uses I/O standard 3.3-V LVTTL at 92" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[3\] 3.3-V LVTTL 93 " "Pin ad\[3\] uses I/O standard 3.3-V LVTTL at 93" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[3] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[3\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[4\] 3.3-V LVTTL 96 " "Pin ad\[4\] uses I/O standard 3.3-V LVTTL at 96" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[4] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[4\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[5\] 3.3-V LVTTL 97 " "Pin ad\[5\] uses I/O standard 3.3-V LVTTL at 97" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[5] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[5\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[6\] 3.3-V LVTTL 98 " "Pin ad\[6\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[6] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[6\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[7\] 3.3-V LVTTL 99 " "Pin ad\[7\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[7] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[7\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[8\] 3.3-V LVTTL 88 " "Pin ad\[8\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[8] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[8\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[9\] 3.3-V LVTTL 87 " "Pin ad\[9\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[9] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[9\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[10\] 3.3-V LVTTL 86 " "Pin ad\[10\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[10] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[10\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[11\] 3.3-V LVTTL 85 " "Pin ad\[11\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[11] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[11\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[12\] 3.3-V LVTTL 84 " "Pin ad\[12\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[12] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[12\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[13\] 3.3-V LVTTL 81 " "Pin ad\[13\] uses I/O standard 3.3-V LVTTL at 81" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[13] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[13\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[14\] 3.3-V LVTTL 80 " "Pin ad\[14\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[14] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[14\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad\[15\] 3.3-V LVTTL 79 " "Pin ad\[15\] uses I/O standard 3.3-V LVTTL at 79" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ad[15] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[15\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gen24 3.3-V LVCMOS 27 " "Pin gen24 uses I/O standard 3.3-V LVCMOS at 27" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { gen24 } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gen24" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ne 3.3-V LVTTL 77 " "Pin ne uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ne } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ne" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "noe 3.3-V LVTTL 76 " "Pin noe uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { noe } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "noe" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_miso 3.3-V LVTTL 132 " "Pin adc_miso uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { adc_miso } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_miso" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nwe 3.3-V LVTTL 75 " "Pin nwe uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nwe } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nwe" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nbl\[0\] 3.3-V LVTTL 100 " "Pin nbl\[0\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nbl[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nbl\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nbl\[1\] 3.3-V LVTTL 89 " "Pin nbl\[1\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nbl[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nbl\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nadv 3.3-V LVTTL 74 " "Pin nadv uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { nadv } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nadv" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[5\] 3.3-V LVTTL 26 " "Pin sig_in\[5\] uses I/O standard 3.3-V LVTTL at 26" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[5] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[5\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[1\] 3.3-V LVTTL 32 " "Pin sig_in\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[1] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[1\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[4\] 3.3-V LVTTL 28 " "Pin sig_in\[4\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[4] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[4\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[0\] 3.3-V LVTTL 33 " "Pin sig_in\[0\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[0] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[0\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[2\] 3.3-V LVTTL 30 " "Pin sig_in\[2\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[3\] 3.3-V LVTTL 29 " "Pin sig_in\[3\] uses I/O standard 3.3-V LVTTL at 29" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[3] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[3\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[6\] 3.3-V LVTTL 25 " "Pin sig_in\[6\] uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[6] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[6\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sig_in\[7\] 3.3-V LVTTL 24 " "Pin sig_in\[7\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { sig_in[7] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_in\[7\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wire_break 3.3-V LVTTL 21 " "Pin wire_break uses I/O standard 3.3-V LVTTL at 21" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { wire_break } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wire_break" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OK220 3.3-V LVTTL 22 " "Pin OK220 uses I/O standard 3.3-V LVTTL at 22" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { OK220 } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OK220" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_A\[2\] 3.3-V LVTTL 10 " "Pin enc_A\[2\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_A[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_A\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_B\[2\] 3.3-V LVTTL 11 " "Pin enc_B\[2\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { enc_B[2] } } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enc_B\[2\]" } } } } { "top.sv" "" { Text "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640074635061 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1640074635061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/output_files/cnc3_v1_5.fit.smsg " "Generated suppressed messages file C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/output_files/cnc3_v1_5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640074635592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5843 " "Peak virtual memory: 5843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640074637155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 11:17:17 2021 " "Processing ended: Tue Dec 21 11:17:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640074637155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640074637155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640074637155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640074637155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640074638623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640074638623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 11:17:18 2021 " "Processing started: Tue Dec 21 11:17:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640074638623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640074638623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640074638623 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640074640185 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640074640248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640074640841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 11:17:20 2021 " "Processing ended: Tue Dec 21 11:17:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640074640841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640074640841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640074640841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640074640841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640074641935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640074641950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 11:17:21 2021 " "Processing started: Tue Dec 21 11:17:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640074641950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1640074641950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1640074641950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1640074642450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1640074642450 ""}
{ "Info" "ISTA_SDC_FOUND" "cnc.sdc " "Reading SDC File: 'cnc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1640074643481 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640074643513 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1640074643513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1640074643513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1640074643591 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1640074643700 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1640074643716 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1640074643872 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1640074644200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1640074644325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1640074646918 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "7.142 millions of transitions / sec " "Average toggle rate for this design is 7.142 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1640074648964 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "473.18 mW " "Total thermal power estimate for the design is 473.18 mW" {  } { { "c:/intelfpga/19.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/19.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1640074649105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 1  Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640074649402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 11:17:29 2021 " "Processing ended: Tue Dec 21 11:17:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640074649402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640074649402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640074649402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1640074649402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1640074650855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640074650855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 11:17:30 2021 " "Processing started: Tue Dec 21 11:17:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640074650855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640074650855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cnc -c cnc3_v1_5 " "Command: quartus_sta cnc -c cnc3_v1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640074650855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640074650980 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1640074651354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074651386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074651386 ""}
{ "Info" "ISTA_SDC_FOUND" "cnc.sdc " "Reading SDC File: 'cnc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1640074651948 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640074651995 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640074651995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1640074651995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640074652057 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640074652057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640074652089 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1640074652151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.545 " "Worst-case setup slack is 1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.545               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074652182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.361               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074652229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640074652229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640074652229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.597 " "Worst-case minimum pulse width slack is 6.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.597               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.597               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.599               0.000 gen24  " "   20.599               0.000 gen24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074652245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074652245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640074652276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640074652323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640074655041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640074655432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.325 " "Worst-case setup slack is 2.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.325               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.325               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074655525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074655557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640074655557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640074655557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.626 " "Worst-case minimum pulse width slack is 6.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.626               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.626               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.537               0.000 gen24  " "   20.537               0.000 gen24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074655572 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640074655603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640074655932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.014 " "Worst-case setup slack is 9.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.014               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.014               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074655963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074655994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074655994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640074655994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640074656010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.647 " "Worst-case minimum pulse width slack is 6.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074656010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074656010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.647               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.647               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074656010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.143               0.000 gen24  " "   20.143               0.000 gen24 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640074656010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640074656010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640074657025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640074657025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640074657134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 11:17:37 2021 " "Processing ended: Tue Dec 21 11:17:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640074657134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640074657134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640074657134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640074657134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1640074658322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640074658322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 11:17:38 2021 " "Processing started: Tue Dec 21 11:17:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640074658322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640074658322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cnc -c cnc3_v1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640074658322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cnc3_v1_5.svo C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/simulation/modelsim/ simulation " "Generated file cnc3_v1_5.svo in folder \"C:/Work/Meatec/Main/cnc3/Quartus/cnc3 v1.5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640074660227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640074660321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 11:17:40 2021 " "Processing ended: Tue Dec 21 11:17:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640074660321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640074660321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640074660321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640074660321 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640074660962 ""}
