
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004735                       # Number of seconds simulated (Second)
simTicks                                   4734706000                       # Number of ticks simulated (Tick)
finalTick                                  4734706000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     93.35                       # Real time elapsed on the host (Second)
hostTickRate                                 50721176                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8593524                       # Number of bytes of host memory used (Byte)
simInsts                                     12961815                       # Number of instructions simulated (Count)
simOps                                       24681788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   138855                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     264407                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9469413                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        28222436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    61995                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       26953063                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  40985                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3602637                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5528323                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               33141                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9307435                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.895864                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.534788                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2805159     30.14%     30.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    816005      8.77%     38.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    786132      8.45%     47.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1054150     11.33%     58.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    854748      9.18%     67.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1061038     11.40%     79.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1061606     11.41%     90.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    640250      6.88%     97.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    228347      2.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9307435                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  846791     96.42%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     96.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    127      0.01%     96.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     96.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    990      0.11%     96.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   35      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  20483      2.33%     98.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  8959      1.02%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               620      0.07%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              238      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       127238      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      22842680     84.75%     85.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121122      0.45%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43246      0.16%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8325      0.03%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1770      0.01%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7971      0.03%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15766      0.06%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        17284      0.06%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14933      0.06%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2386      0.01%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            5      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           10      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2638386      9.79%     95.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1070858      3.97%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        24432      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16640      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       26953063                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.846329                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              878260                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.032585                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 63903756                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                31733614                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        26618640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    229050                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   153633                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           110269                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    27588643                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       115442                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          26808734                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2629131                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    144329                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3705518                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3329282                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1076387                       # Number of stores executed (Count)
system.cpu.numRate                           2.831087                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2037                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          161978                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12961815                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24681788                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.730562                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.730562                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.368809                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.368809                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   38513359                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22318669                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152301                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84326                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    18798894                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   11320450                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10624053                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      990                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2832525                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1175338                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       194658                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        55353                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3790864                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3513135                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             79828                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2117392                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2112801                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997832                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   48146                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           46163                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              37869                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8294                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1567                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         3595455                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             78828                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8810247                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.801486                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.960576                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3018237     34.26%     34.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1191044     13.52%     47.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          472863      5.37%     53.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1516209     17.21%     70.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          275361      3.13%     73.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          351617      3.99%     77.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          272702      3.10%     80.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          197062      2.24%     82.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1515152     17.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8810247                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12961815                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24681788                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3363185                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2359138                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3180784                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      94235                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24483008                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44799                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       113729      0.46%      0.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20986641     85.03%     85.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.49%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        40397      0.16%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6140      0.02%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1760      0.01%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7208      0.03%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13141      0.05%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14800      0.06%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12913      0.05%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1052      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2339966      9.48%     95.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       989082      4.01%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        19172      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14965      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24681788                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1515152                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3485378                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3485378                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3485378                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3485378                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        93498                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           93498                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        93498                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          93498                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4707124499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4707124499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4707124499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4707124499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3578876                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3578876                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3578876                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3578876                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.026125                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.026125                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.026125                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.026125                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50344.654420                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 50344.654420                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50344.654420                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 50344.654420                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        20818                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            4                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          524                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      39.729008                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            2                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        16662                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             16662                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        60346                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         60346                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        60346                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        60346                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        33152                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        33152                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        33152                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        33152                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1562149999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1562149999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1562149999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1562149999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009263                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009263                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009263                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009263                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47120.837325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47120.837325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47120.837325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47120.837325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  24959                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2499419                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2499419                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        75397                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         75397                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3858767500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3858767500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2574816                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2574816                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.029282                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.029282                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51179.324111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51179.324111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        60341                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        60341                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        15056                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        15056                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    732102500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    732102500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005847                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005847                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 48625.298884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 48625.298884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       985959                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         985959                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        18101                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        18101                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    848356999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    848356999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1004060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1004060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.018028                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.018028                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46867.963041                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46867.963041                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        18096                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        18096                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    830047499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    830047499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.018023                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.018023                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45869.114666                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45869.114666                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          7491.401301                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3518531                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              33151                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             106.136497                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  7491.401301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.914478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.914478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          157                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         5168                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         2528                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           28664159                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          28664159                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1953017                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2580886                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4345728                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                348189                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  79615                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2056793                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1509                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               29353472                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7365                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1955612                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       15990174                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3790864                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2198816                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7266231                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  162194                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  542                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3909                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1850482                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 17349                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9307435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.237147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.432915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4198544     45.11%     45.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   282581      3.04%     48.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   381477      4.10%     52.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   583162      6.27%     58.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   284792      3.06%     61.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   284989      3.06%     64.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   636226      6.84%     71.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   292271      3.14%     74.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2363393     25.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9307435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.400327                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.688613                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1845987                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1845987                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1845987                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1845987                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4495                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4495                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4495                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4495                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    218488999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    218488999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    218488999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    218488999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1850482                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1850482                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1850482                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1850482                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002429                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002429                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002429                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002429                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48607.118799                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 48607.118799                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48607.118799                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 48607.118799                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          547                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.727273                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3120                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3120                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          862                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           862                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          862                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          862                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3633                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3633                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3633                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3633                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    177413999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    177413999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    177413999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    177413999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001963                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001963                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001963                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001963                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 48834.021195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 48834.021195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 48834.021195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48834.021195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3120                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1845987                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1845987                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4495                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4495                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    218488999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    218488999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1850482                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1850482                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002429                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002429                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48607.118799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48607.118799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          862                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          862                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3633                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3633                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    177413999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    177413999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 48834.021195                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 48834.021195                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           503.988300                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1849619                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3632                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             509.256333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   503.988300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.984352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.984352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          246                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3704596                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3704596                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     79615                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1149209                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    34067                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               28284431                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4393                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2832525                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1175338                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 21434                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     16917                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    11128                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            183                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          49500                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        50717                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               100217                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 26759411                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                26728909                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  20705107                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  33950482                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.822657                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.609862                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       52336                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  473387                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  263                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 183                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 171291                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    375                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2359138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.841342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.379733                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2297921     97.41%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  921      0.04%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 5704      0.24%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  361      0.02%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  172      0.01%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  113      0.00%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  159      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  502      0.02%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1040      0.04%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2690      0.11%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6403      0.27%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              11116      0.47%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              28773      1.22%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3209      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2359138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2628525                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1076403                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3304                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2415                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1851057                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       959                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  79615                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2102511                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1368678                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          16345                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4505887                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1234399                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               28992206                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8969                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 340867                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  12996                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 770784                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             155                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            36609697                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    75336874                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 42638366                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    183312                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31135872                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  5473819                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1031                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1005                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1482087                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         35564148                       # The number of ROB reads (Count)
system.cpu.rob.writes                        57053055                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12961815                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24681788                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    985                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  10042                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     11027                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   985                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 10042                       # number of overall hits (Count)
system.l2.overallHits::total                    11027                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2643                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                23109                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25752                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2643                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               23109                       # number of overall misses (Count)
system.l2.overallMisses::total                  25752                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       161352000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1406499500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1567851500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      161352000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1406499500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1567851500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3628                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              33151                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 36779                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3628                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             33151                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                36779                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.728501                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.697083                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.700182                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.728501                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.697083                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.700182                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61048.808173                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 60863.711108                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    60882.708139                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61048.808173                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 60863.711108                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   60882.708139                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   15                       # number of writebacks (Count)
system.l2.writebacks::total                        15                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2643                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            23109                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25752                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2643                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           23109                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25752                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    134932000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1175409500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1310341500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    134932000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1175409500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1310341500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.728501                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.697083                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.700182                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.728501                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.697083                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.700182                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51052.591752                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 50863.711108                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 50883.096459                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51052.591752                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 50863.711108                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 50883.096459                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                            129                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             985                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                985                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2643                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2643                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    161352000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    161352000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3628                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3628                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.728501                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.728501                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61048.808173                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61048.808173                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2643                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2643                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    134932000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    134932000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.728501                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.728501                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51052.591752                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51052.591752                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               5890                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  5890                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12205                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12205                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    740960500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      740960500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          18095                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             18095                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.674496                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.674496                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 60709.586235                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 60709.586235                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12205                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12205                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    618910500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    618910500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.674496                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.674496                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50709.586235                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50709.586235                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           4152                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4152                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10904                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10904                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    665539000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    665539000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        15056                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         15056                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.724230                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.724230                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61036.225238                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61036.225238                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10904                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10904                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    556499000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    556499000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.724230                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.724230                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51036.225238                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51036.225238                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         3114                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3114                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3114                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3114                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        16662                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            16662                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        16662                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        16662                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 18167.922910                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        64851                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      25756                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.517899                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.026504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1805.719297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     16362.177110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.055106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.499334                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.554441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          25627                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  127                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  388                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  235                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                24877                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.782074                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     544572                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    544572                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           169088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1478976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1648064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       169088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          169088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks          960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total              960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2642                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                25751                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks             15                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                  15                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            35712460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           312369131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              348081592                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        35712460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           35712460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks           202758                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                202758                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks           202758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           35712460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          312369131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             348284350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13546                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            15                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               100                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12205                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12205                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13546                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        51617                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        51617                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51617                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1649024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1649024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1649024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27116                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27116    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27116                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            33365916                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128755000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27232                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          116                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              18688                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        16677                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3120                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             8411                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             18095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            18095                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3633                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         15056                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10380                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        91263                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 101643                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       431808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3188032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3619840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             134                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      1280                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             36914                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000704                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.026530                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   36888     99.93%     99.93% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      26      0.07%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               36914                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4734706000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           52214000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5449497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          49727000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         64864                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        28083                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              14                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
