(pcb "C:\Users\Murray\Desktop\PhysicalProjects\01 - Wordpress\EpromEmulator\EPROM_EMU\Version 2\wmu.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  350520 -171450  173990 -171450  173990 -91440  350520 -91440
            350520 -171450)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (place C18 203200 -153988 front 270 (PN 100n))
      (place C13 276352 -143764 front 90 (PN 100n))
      (place C10 303340 -137224 front 90 (PN 100n))
      (place C12 194945 -116522 front 90 (PN 100n))
      (place C5 241046 -144462 front 90 (PN 100n))
      (place C6 273812 -124714 front 270 (PN 100n))
      (place C4 241046 -158432 front 90 (PN 100n))
      (place C9 319659 -157988 front 90 (PN 100n))
      (place C11 313754 -115951 front 90 (PN 100n))
      (place C14 194945 -131762 front 90 (PN 100n))
      (place C16 240284 -101600 front 90 (PN 100n))
      (place C8 272478 -153035 front 270 (PN 100n))
      (place C7 273685 -110490 front 270 (PN 100n))
      (place C3 241236 -115697 front 90 (PN 100n))
      (place C1 200025 -144890 front 90 (PN 100n))
      (place C2 241236 -129667 front 90 (PN 100n))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U18 208280 -160338 front 90 (PN 74LS74))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U1 205740 -146304 front 90 (PN 74LS138))
    )
    (component "Connector_IDC:IDC-Header_2x17_P2.54mm_Vertical"
      (place J2 300990 -99060 front 90 (PN "EPROM CONNECTOR"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Vertical
      (place J1 233680 -96520 front 270 (PN 8085_Bus))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U7 277495 -116840 front 90 (PN 74LS157))
      (place U6 277622 -131064 front 90 (PN 74LS157))
      (place U9 323914 -158877 front 90 (PN 74LS157))
      (place U8 277686 -159385 front 90 (PN 74LS157))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U10 308420 -142304 front 90 (PN AS6C62265))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U16 245364 -102870 front 90 (PN 74AHC04))
      (place U13 280162 -145034 front 90 (PN 74LS00))
      (place U5 245491 -144780 front 90 (PN 74LS93))
      (place U4 245491 -160020 front 90 (PN 74LS93))
      (place U3 245491 -116840 front 90 (PN 74LS93))
      (place U2 245491 -130810 front 90 (PN 74LS93))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R3 182880 -134620 front 90 (PN 10k))
      (place R1 179070 -111760 front 270 (PN 10k))
      (place R4 179070 -134620 front 90 (PN 10k))
      (place R5 182880 -137160 front 270 (PN 10k))
      (place R2 182880 -111760 front 270 (PN 10k))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U14 200660 -133032 front 90 (PN 74LS273))
      (place U12 200660 -117792 front 90 (PN 74LS245))
      (place U11 318580 -116967 front 90 (PN 74LS245))
    )
  )
  (library
    (image Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x17_P2.54mm_Vertical"
      (outline (path signal 120  -3655 5600  -1115 5600))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3405 -45990  -3405 5350))
      (outline (path signal 120  5945 -45990  -3405 -45990))
      (outline (path signal 120  5945 5350  5945 -45990))
      (outline (path signal 50  -3410 5350  5950 5350))
      (outline (path signal 50  -3410 -45990  -3410 5350))
      (outline (path signal 50  5950 -45990  -3410 -45990))
      (outline (path signal 50  5950 5350  5950 -45990))
      (outline (path signal 100  -3155 -45740  -2605 -45180))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  5695 -45740  5145 -45180))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5145 -45180  -2605 -45180))
      (outline (path signal 100  5695 -45740  -3155 -45740))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  -2605 -22570  -3155 -22570))
      (outline (path signal 100  -2605 -18070  -3155 -18070))
      (outline (path signal 100  -2605 -22570  -2605 -45180))
      (outline (path signal 100  -2605 4560  -2605 -18070))
      (outline (path signal 100  -3155 5100  -3155 -45740))
      (outline (path signal 100  5145 4560  5145 -45180))
      (outline (path signal 100  5695 5100  5695 -45740))
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Vertical
      (outline (path signal 50  -4340 -50000  -4340 1800))
      (outline (path signal 50  1760 -50000  -4340 -50000))
      (outline (path signal 50  1760 1800  1760 -50000))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  -3870 -49590  1330 -49590))
      (outline (path signal 120  -3870 1330  -3870 -49590))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 100  -3810 -49530  -3810 1270))
      (outline (path signal 100  1270 -49530  -3810 -49530))
      (outline (path signal 100  1270 270  1270 -49530))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -3810 1270  270 1270))
      (pin Oval[A]Pad_1700x1700_um 40 -2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 -2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 -2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 -2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C18-1 U18-7 U1-8 J2-32 J2-31 J1-40 J1-39 U7-8 U7-15 U10-14 U16-7 C13-1
        C10-1 C12-1 C5-2 C6-2 C4-2 C9-1 C11-1 C14-1 C16-1 C8-2 C7-2 U14-10 U13-7 U12-10
        U11-10 U6-8 U6-15 U9-8 U9-15 U5-10 U4-10 U3-10 U8-8 U8-15 U2-10 C3-2 C1-2
        C2-2)
    )
    (net 5V
      (pins C18-2 U18-14 U1-16 J1-38 J1-37 U7-16 U10-28 U16-14 C13-2 C10-2 C12-2 R3-1
        C5-1 R1-1 C6-1 C4-1 R4-1 R5-1 C9-2 C11-2 C14-2 C16-2 C8-1 C7-1 R2-1 U14-20
        U14-1 U13-14 U12-20 U11-20 U6-16 U9-16 U5-5 U4-5 U3-5 U8-16 U2-5 C3-1 C1-1
        C2-1)
    )
    (net A4
      (pins U1-4 J1-33)
    )
    (net A0
      (pins U1-1 J1-29)
    )
    (net ~WR
      (pins U1-5 J1-28)
    )
    (net D6
      (pins J1-23 U12-8)
    )
    (net D7
      (pins J1-24 U12-9)
    )
    (net D4
      (pins J1-21 U14-13 U12-6)
    )
    (net D5
      (pins J1-22 U12-7)
    )
    (net D2
      (pins J1-19 U14-7 U12-4)
    )
    (net D3
      (pins J1-20 U14-8 U12-5)
    )
    (net D0
      (pins J1-17 U14-3 U12-2)
    )
    (net D1
      (pins J1-18 U14-4 U12-3)
    )
    (net SA0
      (pins J2-2 U6-3)
    )
    (net SA1
      (pins J2-4 U6-6)
    )
    (net SA2
      (pins J2-6 U6-10)
    )
    (net SA3
      (pins J2-8 U6-13)
    )
    (net SA4
      (pins J2-10 U7-3)
    )
    (net SA5
      (pins J2-12 U7-6)
    )
    (net SA6
      (pins J2-14 U7-10)
    )
    (net SA7
      (pins J2-16 U7-13)
    )
    (net SA8
      (pins J2-18 U8-3)
    )
    (net SA9
      (pins J2-20 U8-6)
    )
    (net SA10
      (pins J2-22 U8-10)
    )
    (net SA11
      (pins J2-24 U8-13)
    )
    (net SA12
      (pins J2-26 U9-3)
    )
    (net SA13
      (pins J2-28 U9-6)
    )
    (net SA14
      (pins J2-30 U9-10)
    )
    (net ~SCE
      (pins J2-27 U9-13)
    )
    (net ~SOE
      (pins J2-23 U13-5 U13-4)
    )
    (net SD7
      (pins J2-15 U11-11)
    )
    (net SD6
      (pins J2-13 U11-12)
    )
    (net SD5
      (pins J2-11 U11-13)
    )
    (net SD4
      (pins J2-9 U11-14)
    )
    (net SD3
      (pins J2-7 U11-15)
    )
    (net SD2
      (pins J2-5 U11-16)
    )
    (net SD1
      (pins J2-3 U11-17)
    )
    (net SD0
      (pins J2-1 U11-18)
    )
    (net ~Program
      (pins R1-2 U14-2 U13-10)
    )
    (net ~write
      (pins U10-27 R2-2 U14-5)
    )
    (net ~select
      (pins R3-2 U14-6 U9-14)
    )
    (net ADD_CLK
      (pins U18-3 R4-2 U14-9 U2-14)
    )
    (net RESET_E
      (pins R5-2 U14-12 U5-3 U5-2 U4-3 U4-2 U3-3 U3-2 U2-3 U2-2)
    )
    (net PGM_TGT
      (pins U1-14 U14-11)
    )
    (net EA0
      (pins U6-2 U2-12 U2-1)
    )
    (net EA3
      (pins U6-14 U3-14 U2-11)
    )
    (net EA1
      (pins U6-5 U2-9)
    )
    (net EA2
      (pins U6-11 U2-8)
    )
    (net EA4
      (pins U7-2 U3-12 U3-1)
    )
    (net EA7
      (pins U7-14 U4-14 U3-11)
    )
    (net EA5
      (pins U7-5 U3-9)
    )
    (net EA6
      (pins U7-11 U3-8)
    )
    (net EA8
      (pins U4-12 U4-1 U8-2)
    )
    (net EA11
      (pins U5-14 U4-11 U8-14)
    )
    (net EA9
      (pins U4-9 U8-5)
    )
    (net EA10
      (pins U4-8 U8-11)
    )
    (net EA12
      (pins U9-2 U5-12 U5-1)
    )
    (net EA13
      (pins U9-5 U5-9)
    )
    (net EA14
      (pins U9-11 U5-8)
    )
    (net "Net-(U10-Pad9)"
      (pins U10-9 U6-7)
    )
    (net "Net-(U10-Pad7)"
      (pins U10-7 U6-12)
    )
    (net "Net-(U10-Pad10)"
      (pins U10-10 U6-4)
    )
    (net "Net-(U10-Pad8)"
      (pins U10-8 U6-9)
    )
    (net "Net-(U10-Pad5)"
      (pins U7-7 U10-5)
    )
    (net "Net-(U10-Pad3)"
      (pins U7-12 U10-3)
    )
    (net "Net-(U10-Pad6)"
      (pins U7-4 U10-6)
    )
    (net "Net-(U10-Pad4)"
      (pins U7-9 U10-4)
    )
    (net "Net-(U10-Pad24)"
      (pins U10-24 U8-7)
    )
    (net "Net-(U10-Pad23)"
      (pins U10-23 U8-12)
    )
    (net "Net-(U10-Pad25)"
      (pins U10-25 U8-4)
    )
    (net "Net-(U10-Pad21)"
      (pins U10-21 U8-9)
    )
    (net "Net-(U10-Pad26)"
      (pins U10-26 U9-7)
    )
    (net "Net-(U10-Pad20)"
      (pins U10-20 U9-12)
    )
    (net "Net-(U10-Pad2)"
      (pins U10-2 U9-4)
    )
    (net "Net-(U10-Pad1)"
      (pins U10-1 U9-9)
    )
    (net "Net-(U10-Pad19)"
      (pins U10-19 U12-11 U11-9)
    )
    (net "Net-(U10-Pad18)"
      (pins U10-18 U12-12 U11-8)
    )
    (net "Net-(U10-Pad17)"
      (pins U10-17 U12-13 U11-7)
    )
    (net "Net-(U13-Pad2)"
      (pins U13-6 U13-2)
    )
    (net IO~MEM
      (pins J1-25 U16-1)
    )
    (net A1
      (pins U1-2 J1-30)
    )
    (net ~DATA_PORT
      (pins U1-15 U13-9)
    )
    (net "Net-(U12-Pad1)"
      (pins U18-5 U7-1 U13-1 U12-19 U12-1 U6-1 U9-1 U8-1)
    )
    (net "Net-(U13-Pad12)"
      (pins U13-13 U13-12 U13-8)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U16-2)
    )
    (net "Net-(U10-Pad13)"
      (pins U10-13 U12-16 U11-4)
    )
    (net "Net-(U10-Pad12)"
      (pins U10-12 U12-17 U11-3)
    )
    (net "Net-(U10-Pad11)"
      (pins U10-11 U12-18 U11-2)
    )
    (net "Net-(U10-Pad22)"
      (pins U10-22 U13-3 U11-19 U11-1)
    )
    (net "Net-(U10-Pad16)"
      (pins U10-16 U12-14 U11-6)
    )
    (net "Net-(U10-Pad15)"
      (pins U10-15 U12-15 U11-5)
    )
    (net "Net-(U13-Pad11)"
      (pins U18-2 U13-11)
    )
    (class kicad_default "" 5V A0 A1 A4 ADD_CLK D0 D1 D2 D3 D4 D5 D6 D7 EA0
      EA1 EA10 EA11 EA12 EA13 EA14 EA2 EA3 EA4 EA5 EA6 EA7 EA8 EA9 GND IO~MEM
      "Net-(J1-Pad1)" "Net-(J1-Pad10)" "Net-(J1-Pad11)" "Net-(J1-Pad12)" "Net-(J1-Pad13)"
      "Net-(J1-Pad14)" "Net-(J1-Pad15)" "Net-(J1-Pad16)" "Net-(J1-Pad2)" "Net-(J1-Pad26)"
      "Net-(J1-Pad27)" "Net-(J1-Pad3)" "Net-(J1-Pad31)" "Net-(J1-Pad32)" "Net-(J1-Pad34)"
      "Net-(J1-Pad35)" "Net-(J1-Pad36)" "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)"
      "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)" "Net-(J2-Pad17)" "Net-(J2-Pad19)"
      "Net-(J2-Pad21)" "Net-(J2-Pad25)" "Net-(J2-Pad29)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)" "Net-(U1-Pad3)" "Net-(U1-Pad6)"
      "Net-(U1-Pad7)" "Net-(U1-Pad9)" "Net-(U10-Pad1)" "Net-(U10-Pad10)" "Net-(U10-Pad11)"
      "Net-(U10-Pad12)" "Net-(U10-Pad13)" "Net-(U10-Pad15)" "Net-(U10-Pad16)"
      "Net-(U10-Pad17)" "Net-(U10-Pad18)" "Net-(U10-Pad19)" "Net-(U10-Pad2)"
      "Net-(U10-Pad20)" "Net-(U10-Pad21)" "Net-(U10-Pad22)" "Net-(U10-Pad23)"
      "Net-(U10-Pad24)" "Net-(U10-Pad25)" "Net-(U10-Pad26)" "Net-(U10-Pad3)"
      "Net-(U10-Pad4)" "Net-(U10-Pad5)" "Net-(U10-Pad6)" "Net-(U10-Pad7)"
      "Net-(U10-Pad8)" "Net-(U10-Pad9)" "Net-(U12-Pad1)" "Net-(U13-Pad11)"
      "Net-(U13-Pad12)" "Net-(U13-Pad2)" "Net-(U14-Pad14)" "Net-(U14-Pad15)"
      "Net-(U14-Pad16)" "Net-(U14-Pad17)" "Net-(U14-Pad18)" "Net-(U14-Pad19)"
      "Net-(U18-Pad1)" "Net-(U18-Pad4)" "Net-(U18-Pad6)" "Net-(U5-Pad11)"
      PGM_TGT RESET_E SA0 SA1 SA10 SA11 SA12 SA13 SA14 SA2 SA3 SA4 SA5 SA6
      SA7 SA8 SA9 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 ~DATA_PORT ~Program ~SCE
      ~SOE ~WR ~select ~write
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
