0.7
2020.2
Nov  8 2024
22:36:55
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/execute.sv,1757192666,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/fetch.sv,,adder_E;alu_E;execute;mux_E;sl2_E,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/fetch.sv,1756914203,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/imem.sv,,adder_F;fetch;flopr_F;mux2,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/imem.sv,1757177136,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/maindec.sv,,imem,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/maindec.sv,1757023621,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/memory.sv,,maindec,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/regfile.sv,1756913166,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/signext.sv,,regfile,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/signext.sv,1756913138,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/writeback.sv,,signext,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/aludec.sv,1757191726,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/controller.sv,,aludec,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/controller.sv,1757192530,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/datapath.sv,,controller,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/datapath.sv,1757192198,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/decode.sv,,datapath,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/decode.sv,1757191717,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/execute.sv,,decode,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/dmem.vhd,1757024663,vhdl,,,,dmem,,,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/memory.sv,1756476256,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/processor_arm.sv,,memory,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/processor_arm.sv,1756476256,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/regfile.sv,,processor_arm,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/writeback.sv,1756476256,systemVerilog,,/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/tb/processor_tb.sv,,writeback,,uvm,,,,,,
/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/tb/processor_tb.sv,1757176957,systemVerilog,,,,processor_tb,,uvm,,,,,,
