=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob109_fsm1/Prob109_fsm1_sample01 results\phi4_14b_0shot_temp0.0\Prob109_fsm1/Prob109_fsm1_sample01.sv dataset_code-complete-iccad2023/Prob109_fsm1_test.sv dataset_code-complete-iccad2023/Prob109_fsm1_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob109_fsm1/Prob109_fsm1_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset doesn't seem to be working.
Hint: Output 'out' has 228 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 228 out of 228 samples

Simulation finished at 1141 ps
Mismatches: 228 in 228 samples


--- stderr ---
