// Seed: 421720758
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2 = 1'b0;
  initial begin
    if (1) id_0 <= 1'h0;
  end
  logic id_3, id_4, id_5, id_6, id_7;
  assign id_3 = id_4;
  type_1 id_8 (
      .id_0(1),
      .id_1(id_2 * id_7)
  );
endmodule
