#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 25 14:46:55 2020
# Process ID: 4448
# Current directory: C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1
# Command line: vivado.exe -log dkong_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dkong_wrapper.tcl -notrace
# Log file: C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper.vdi
# Journal file: C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source dkong_wrapper.tcl -notrace
Command: link_design -top dkong_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0.dcp' for cell 'dkong_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_dkong_system_wrapper_0_0/dkong_dkong_system_wrapper_0_0.dcp' for cell 'dkong_i/dkong_system_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_framedoubler_slow_0_0/dkong_framedoubler_slow_0_0.dcp' for cell 'dkong_i/framedoubler_slow_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_mux4_0_0/dkong_mux4_0_0.dcp' for cell 'dkong_i/mux4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_0_0/dkong_proc_sys_reset_0_0.dcp' for cell 'dkong_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_1_0/dkong_proc_sys_reset_1_0.dcp' for cell 'dkong_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_processing_system7_0_0/dkong_processing_system7_0_0.dcp' for cell 'dkong_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dkong_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dkong_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_processing_system7_0_0/dkong_processing_system7_0_0.xdc] for cell 'dkong_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_processing_system7_0_0/dkong_processing_system7_0_0.xdc] for cell 'dkong_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_0_0/dkong_proc_sys_reset_0_0_board.xdc] for cell 'dkong_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_0_0/dkong_proc_sys_reset_0_0_board.xdc] for cell 'dkong_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_0_0/dkong_proc_sys_reset_0_0.xdc] for cell 'dkong_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_0_0/dkong_proc_sys_reset_0_0.xdc] for cell 'dkong_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0_board.xdc] for cell 'dkong_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0_board.xdc] for cell 'dkong_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0.xdc] for cell 'dkong_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1272.324 ; gain = 575.523
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_clk_wiz_0_0/dkong_clk_wiz_0_0.xdc] for cell 'dkong_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_1_0/dkong_proc_sys_reset_1_0_board.xdc] for cell 'dkong_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_1_0/dkong_proc_sys_reset_1_0_board.xdc] for cell 'dkong_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_1_0/dkong_proc_sys_reset_1_0.xdc] for cell 'dkong_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_proc_sys_reset_1_0/dkong_proc_sys_reset_1_0.xdc] for cell 'dkong_i/proc_sys_reset_1/U0'
Parsing XDC File [C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/constrs_1/imports/vga_tutorial_students/zedboard_master.xdc]
Finished Parsing XDC File [C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/constrs_1/imports/vga_tutorial_students/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1272.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1272.324 ; gain = 981.426
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1272.324 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a0213968

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1289.258 ; gain = 16.934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ce18c69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1420.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d82b4c6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1420.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 182da9c3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1420.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 110 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 182da9c3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 1420.512 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 182da9c3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.455 . Memory (MB): peak = 1420.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1595668e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1420.512 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              36  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |             110  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1420.512 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ba078524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1420.512 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-1.395 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 28 newly gated: 4 Total Ports: 78
Ending PowerOpt Patch Enables Task | Checksum: 1b1b8a5d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1662.082 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b1b8a5d8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 241.570

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d27f5c0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1662.082 ; gain = 0.000
Ending Final Cleanup Task | Checksum: d27f5c0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.082 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1662.082 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d27f5c0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.082 ; gain = 389.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dkong_wrapper_drc_opted.rpt -pb dkong_wrapper_drc_opted.pb -rpx dkong_wrapper_drc_opted.rpx
Command: report_drc -file dkong_wrapper_drc_opted.rpt -pb dkong_wrapper_drc_opted.pb -rpx dkong_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[8]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[9]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[13] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[10]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[14] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[11]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[3] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[0]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[4] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[1]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[5] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[2]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[6] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[3]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[8]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[9]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[13] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[10]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[14] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[11]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/addr[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/flip_ena_reg[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/flip_ena_reg[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[13] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/flip_ena_reg[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c77b9dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1662.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12033f211

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.894 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15849079f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15849079f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15849079f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eb4ee32a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1662.082 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 155286a80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: dbeb3bb7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 2 Global Placement | Checksum: dbeb3bb7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ddedaebc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120652649

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 82c19254

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5be0071e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c7add0cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15be6fe2e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b509755c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18e2bfe82

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11bbb2731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11bbb2731

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14036cf9d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14036cf9d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.271. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22f24f973

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22f24f973

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22f24f973

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22f24f973

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a4314b1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4314b1d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000
Ending Placer Task | Checksum: fb2bdaed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dkong_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dkong_wrapper_utilization_placed.rpt -pb dkong_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dkong_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1662.082 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f4300105 ConstDB: 0 ShapeSum: 6fbd9e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7b02f2b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1662.082 ; gain = 0.000
Post Restoration Checksum: NetGraph: 21c3c1a5 NumContArr: 593f310f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7b02f2b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7b02f2b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7b02f2b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1662.082 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 100882a0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.317 | TNS=-1.317 | WHS=-0.390 | THS=-11.178|

Phase 2 Router Initialization | Checksum: 1507f2473

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1662.082 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0121156 %
  Global Horizontal Routing Utilization  = 0.043188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2278
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2277
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 129ae170a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| coreclk_dkong_clk_wiz_0_0 | vgaclk_dkong_clk_wiz_0_0 |                                          dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.547 | TNS=-2.547 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17f658cac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.548 | TNS=-2.548 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15071f436

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 15071f436

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9b5056b1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.547 | TNS=-2.547 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9b5056b1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9b5056b1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 9b5056b1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 159807882

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.547 | TNS=-2.547 | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 159807882

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 159807882

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.575075 %
  Global Horizontal Routing Utilization  = 0.888523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: bc64169d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bc64169d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9883054f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1662.082 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.547 | TNS=-2.547 | WHS=0.057  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9883054f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1662.082 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1662.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1662.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dkong_wrapper_drc_routed.rpt -pb dkong_wrapper_drc_routed.pb -rpx dkong_wrapper_drc_routed.rpx
Command: report_drc -file dkong_wrapper_drc_routed.rpt -pb dkong_wrapper_drc_routed.pb -rpx dkong_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dkong_wrapper_methodology_drc_routed.rpt -pb dkong_wrapper_methodology_drc_routed.pb -rpx dkong_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dkong_wrapper_methodology_drc_routed.rpt -pb dkong_wrapper_methodology_drc_routed.pb -rpx dkong_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/dkong_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dkong_wrapper_power_routed.rpt -pb dkong_wrapper_power_summary_routed.pb -rpx dkong_wrapper_power_routed.rpx
Command: report_power -file dkong_wrapper_power_routed.rpt -pb dkong_wrapper_power_summary_routed.pb -rpx dkong_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dkong_wrapper_route_status.rpt -pb dkong_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dkong_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dkong_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dkong_wrapper_bus_skew_routed.rpt -pb dkong_wrapper_bus_skew_routed.pb -rpx dkong_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force dkong_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[8]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[9]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[13] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[10]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[14] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[11]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[3] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[0]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[4] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[1]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[5] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[2]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[6] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[3]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRARDADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[8]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[9]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[13] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[10]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[14] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[11]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/ADDRBWRADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/ADDRBWRADDR[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2n/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[10] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/addr[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[11] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/flip_ena_reg[5]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[12] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/flip_ena_reg[6]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg has an input control pin dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/mem_reg/ADDRARDADDR[13] (net: dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/flip_ena_reg[7]) which is driven by a register (dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dkong_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb 25 14:48:22 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2109.676 ; gain = 447.594
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 14:48:22 2020...
