Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 16 22:13:24 2018
| Host         : DESKTOP-RG1BP8Q running 64-bit major release  (build 9200)
| Command      : report_methodology -file example_top_methodology_drc_routed.rpt -pb example_top_methodology_drc_routed.pb -rpx example_top_methodology_drc_routed.rpx
| Design       : example_top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 100
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 28         |
| TIMING-18 | Warning  | Missing input or output delay                          | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 27         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 2          |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten      | 24         |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 2          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                      | 16         |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X63Y149 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X62Y147 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X62Y149 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X63Y147 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X59Y148 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X60Y148 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X61Y148 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X56Y145 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X56Y144 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X56Y146 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X63Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X63Y142 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X54Y147 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X54Y148 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X58Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X59Y150 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X116Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X114Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X114Y76 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X117Y76 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X117Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X116Y76 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X115Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X113Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X112Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X116Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X114Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X117Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_M_DdrCtrl/u_M_DdrCtrl_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sys_rst relative to clock(s) sys_clk_p
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '70' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 80)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '71' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 81)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '72' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 82)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '59' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '64' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 77)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '57' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 60)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '68' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 78)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '22' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 10)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '58' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 61)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '69' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 79)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '62' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '63' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '24' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 16)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '61' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '23' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 15)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '60' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 5)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '51' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '19' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 344)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '81' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 399)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 399)
Related violations: <none>

XDCB-5#25 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 5)
Related violations: <none>

XDCB-5#26 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '51' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#27 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK"}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '83' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.runs/impl_1/.Xil/Vivado-10100-DESKTOP-RG1BP8Q/dbg_hub_CV.0/out/xsdbm.xdc (Line: 5)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 29))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 29))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 29))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 29))
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property LOC on u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 365)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 315)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property LOC on u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 351)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 301)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property LOC on u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 364)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 314)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property LOC on u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 350)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 300)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property LOC on u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 375)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 324)
Related violations: <none>

XDCC-2#6 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property LOC on u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 372)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 321)
Related violations: <none>

XDCC-2#7 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dm[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 292)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 250)
Related violations: <none>

XDCC-2#8 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dm[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 298)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 255)
Related violations: <none>

XDCC-2#9 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 46)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 45)
Related violations: <none>

XDCC-2#10 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[10] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 106)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 95)
Related violations: <none>

XDCC-2#11 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[11] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 112)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 100)
Related violations: <none>

XDCC-2#12 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[12] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 118)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 105)
Related violations: <none>

XDCC-2#13 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[13] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 124)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 110)
Related violations: <none>

XDCC-2#14 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[14] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 130)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 115)
Related violations: <none>

XDCC-2#15 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[15] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 136)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 120)
Related violations: <none>

XDCC-2#16 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 52)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 50)
Related violations: <none>

XDCC-2#17 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 58)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 55)
Related violations: <none>

XDCC-2#18 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 64)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 60)
Related violations: <none>

XDCC-2#19 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 70)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 65)
Related violations: <none>

XDCC-2#20 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[5] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 76)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 70)
Related violations: <none>

XDCC-2#21 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[6] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 82)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 75)
Related violations: <none>

XDCC-2#22 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[7] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 88)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 80)
Related violations: <none>

XDCC-2#23 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[8] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 94)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 85)
Related violations: <none>

XDCC-2#24 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on ddr3_dq[9] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 100)
Previous Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 90)
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: D:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 29))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 29))
Related violations: <none>

XDCC-7#2 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 [get_ports sys_clk_p] (Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl_3.xdc (Line: 29))
Previous: create_clock -period 5.000 [get_ports sys_clk_p] (Source: d:/Project_MySelf/1_LcdDis/Vivado/M_Ddr_4/M_Ddr.srcs/sources_1/ip/M_DdrCtrl/M_DdrCtrl/user_design/constraints/M_DdrCtrl.xdc (Line: 29))
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
u_M_DdrCtrl/u_M_DdrCtrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


