<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='127' type='4'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1864' u='r' c='_ZNK4llvm18TargetLoweringBase31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='126'>// if an operation is not supported in target HW.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='127'>// Split this float into two of half the size.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='311' c='_ZN4llvm16DAGTypeLegalizer21PromoteIntRes_BITCASTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='267' c='_ZN4llvm16DAGTypeLegalizer3runEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp' l='323' c='_ZN4llvm16DAGTypeLegalizer3runEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='67' c='_ZN4llvm16DAGTypeLegalizer17ExpandRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1050' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3436' c='_ZN4llvm16DAGTypeLegalizer19WidenVecRes_BITCASTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1176' u='r' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
