#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 15 12:19:52 2019
# Process ID: 1984
# Current directory: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6140 C:\Users\Leonardo\Documents\Arquivos Leonardo\UnB\9 Semestre\Projeto de Circuitos Reconfiguraveis\PCR\Listas_de_Exercicios\PCR2019_Ping_Pong\PCR2019_Ping_Pong.xpr
# Log file: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/vivado.log
# Journal file: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 683.281 ; gain = 98.504
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed May 15 12:28:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.runs/synth_1/runme.log
[Wed May 15 12:28:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 15 12:37:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.runs/impl_1/runme.log
open_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_ping_pong
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 852.141 ; gain = 19.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ping_pong' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_ping_pong.vhd:45]
INFO: [Synth 8-3491] module 'clk_10_hz' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/10_hz_clk.vhd:34' bound to instance 'G1' of component 'clk_10_hz' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_ping_pong.vhd:88]
INFO: [Synth 8-638] synthesizing module 'clk_10_hz' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/10_hz_clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'clk_10_hz' (1#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/10_hz_clk.vhd:39]
INFO: [Synth 8-3491] module 'top_level_ping_pong' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_level_ping_pong.vhd:34' bound to instance 'G2' of component 'top_level_ping_pong' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_ping_pong.vhd:93]
INFO: [Synth 8-638] synthesizing module 'top_level_ping_pong' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_level_ping_pong.vhd:46]
INFO: [Synth 8-3491] module 'op_block' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:34' bound to instance 'G1' of component 'op_block' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_level_ping_pong.vhd:110]
INFO: [Synth 8-638] synthesizing module 'op_block' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:55]
INFO: [Synth 8-3491] module 'reg_score_p1' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p1.vhd:34' bound to instance 'G1' of component 'reg_score_p1' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:152]
INFO: [Synth 8-638] synthesizing module 'reg_score_p1' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p1.vhd:42]
WARNING: [Synth 8-614] signal 'ld_reg_score_p1' is read in the process but is not in the sensitivity list [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_score_p1' (2#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p1.vhd:42]
INFO: [Synth 8-3491] module 'reg_score_p2' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p2.vhd:34' bound to instance 'G2' of component 'reg_score_p2' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:160]
INFO: [Synth 8-638] synthesizing module 'reg_score_p2' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p2.vhd:42]
WARNING: [Synth 8-614] signal 'ld_reg_score_p2' is read in the process but is not in the sensitivity list [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_score_p2' (3#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_score_p2.vhd:42]
INFO: [Synth 8-3491] module 'reg_leds' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_leds.vhd:34' bound to instance 'G3' of component 'reg_leds' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:168]
INFO: [Synth 8-638] synthesizing module 'reg_leds' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_leds.vhd:43]
WARNING: [Synth 8-614] signal 'ld_reg_led' is read in the process but is not in the sensitivity list [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_leds.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'reg_leds' (4#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/reg_leds.vhd:43]
INFO: [Synth 8-3491] module 'mux_2x1_4bits' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_4bits.vhd:34' bound to instance 'G4' of component 'mux_2x1_4bits' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:177]
INFO: [Synth 8-638] synthesizing module 'mux_2x1_4bits' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_4bits.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_4bits.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux_2x1_4bits' (5#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_4bits.vhd:41]
INFO: [Synth 8-3491] module 'mux_2x1_4bits' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_4bits.vhd:34' bound to instance 'G5' of component 'mux_2x1_4bits' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:184]
INFO: [Synth 8-3491] module 'mux_2x1_8bits' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_8bits.vhd:34' bound to instance 'G6' of component 'mux_2x1_8bits' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_2x1_8bits' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_8bits.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_8bits.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux_2x1_8bits' (6#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_2x1_8bits.vhd:41]
INFO: [Synth 8-3491] module 'comparator_led_eq_1' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comparator_led_eq_1.vhd:34' bound to instance 'G7' of component 'comparator_led_eq_1' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:198]
INFO: [Synth 8-638] synthesizing module 'comparator_led_eq_1' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comparator_led_eq_1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'comparator_led_eq_1' (7#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comparator_led_eq_1.vhd:39]
INFO: [Synth 8-3491] module 'comparator_led_eq_128' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comparator_led_eq_256.vhd:34' bound to instance 'G8' of component 'comparator_led_eq_128' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:202]
INFO: [Synth 8-638] synthesizing module 'comparator_led_eq_128' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comparator_led_eq_256.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'comparator_led_eq_128' (8#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comparator_led_eq_256.vhd:39]
INFO: [Synth 8-3491] module 'comp_score_eq_10' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comp_score_eq_10.vhd:34' bound to instance 'G9' of component 'comp_score_eq_10' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:206]
INFO: [Synth 8-638] synthesizing module 'comp_score_eq_10' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comp_score_eq_10.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'comp_score_eq_10' (9#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comp_score_eq_10.vhd:39]
INFO: [Synth 8-3491] module 'comp_score_eq_10' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/comp_score_eq_10.vhd:34' bound to instance 'G10' of component 'comp_score_eq_10' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:210]
INFO: [Synth 8-3491] module 'inc' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/inc.vhd:34' bound to instance 'G11' of component 'inc' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:215]
INFO: [Synth 8-638] synthesizing module 'inc' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/inc.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inc' (10#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/inc.vhd:39]
INFO: [Synth 8-3491] module 'dec' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/dec.vhd:34' bound to instance 'G12' of component 'dec' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:220]
INFO: [Synth 8-638] synthesizing module 'dec' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/dec.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'dec' (11#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/dec.vhd:39]
INFO: [Synth 8-3491] module 'inc' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/inc.vhd:34' bound to instance 'G13' of component 'inc' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:225]
INFO: [Synth 8-3491] module 'dec' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/dec.vhd:34' bound to instance 'G14' of component 'dec' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:230]
INFO: [Synth 8-3491] module 'left_shift' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/left_shift.vhd:34' bound to instance 'G15' of component 'left_shift' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:235]
INFO: [Synth 8-638] synthesizing module 'left_shift' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/left_shift.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'left_shift' (12#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/left_shift.vhd:39]
INFO: [Synth 8-3491] module 'shift_right' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/shift_right.vhd:34' bound to instance 'G16' of component 'shift_right' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:240]
INFO: [Synth 8-638] synthesizing module 'shift_right' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/shift_right.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'shift_right' (13#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/shift_right.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'op_block' (14#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/op_block.vhd:55]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/fsm.vhd:34' bound to instance 'G2' of component 'fsm' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_level_ping_pong.vhd:130]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/fsm.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'fsm' (15#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/fsm.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_level_ping_pong' (16#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_level_ping_pong.vhd:46]
INFO: [Synth 8-3491] module 'display_decoder' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:34' bound to instance 'G3' of component 'display_decoder' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_ping_pong.vhd:104]
INFO: [Synth 8-638] synthesizing module 'display_decoder' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:45]
INFO: [Synth 8-3491] module 'mux_disp' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_disp.vhd:34' bound to instance 'G1' of component 'mux_disp' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux_disp' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_disp.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_disp.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'mux_disp' (17#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/mux_disp.vhd:45]
INFO: [Synth 8-3491] module 'deco' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/deco.vhd:34' bound to instance 'G2' of component 'deco' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:89]
INFO: [Synth 8-638] synthesizing module 'deco' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/deco.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/deco.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'deco' (18#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/deco.vhd:39]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/clk_div.vhd:34' bound to instance 'G3' of component 'clk_div' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/clk_div.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (19#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/clk_div.vhd:39]
INFO: [Synth 8-3491] module 'cnt_deco' declared at 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/cnt_deco.vhd:34' bound to instance 'G4' of component 'cnt_deco' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:99]
INFO: [Synth 8-638] synthesizing module 'cnt_deco' [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/cnt_deco.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'cnt_deco' (20#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/cnt_deco.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_decoder' (21#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/display_decoder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top_ping_pong' (22#1) [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/PCR2019_Ping_Pong/PCR2019_Ping_Pong.srcs/sources_1/new/top_ping_pong.vhd:45]
WARNING: [Synth 8-3331] design shift_right has unconnected port in_shift[0]
WARNING: [Synth 8-3331] design left_shift has unconnected port in_shift[15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 892.723 ; gain = 60.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 892.801 ; gain = 60.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 892.801 ; gain = 60.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/basys3_master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/basys3_master/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1260.211 ; gain = 427.539
77 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1260.211 ; gain = 427.539
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/basys3_master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/basys3_master/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.707 ; gain = 111.891
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1689.797 ; gain = 20.988
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2035.855 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2035.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2035.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.598 ; gain = 112.324
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 15 13:51:09 2019...
