ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 13, 2022 at 17:00:13 CST
ncverilog
	/home/caid023/Verilog_pratice/HW5/sim/testfixture.v
	/home/caid023/Verilog_pratice/HW5/syn/LBP_syn.v
	-v
	/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
	+nc64bit
	+access+r
	+define+FSDB_FILE="LBP.fsdb"
	+define+SDF
	+define+SDFFILE="/home/caid023/Verilog_pratice/HW5/syn/LBP_syn.sdf"
file: /home/caid023/Verilog_pratice/HW5/sim/testfixture.v
`define SDFFILE    "./SYN/LBP_syn.sdf"	  // Modify your sdf file name
                                      	                              |
ncvlog: *W,MACNDF (/home/caid023/Verilog_pratice/HW5/sim/testfixture.v,3|69): The text macro 'SDFFILE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.testfixture:v
		errors: 0, warnings: 0
	module worklib.lbp_mem:v
		errors: 0, warnings: 0
file: /home/caid023/Verilog_pratice/HW5/syn/LBP_syn.v
	module worklib.LBP:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 a_reg_2_ ( .D(n190), .CK(clk), .RN(n816), .Q(a[2]) );
                |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,86|16): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_0_ ( .D(n214), .CK(clk), .RN(n816), .Q(temp[0]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,113|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_1_ ( .D(n213), .CK(clk), .RN(n816), .Q(temp[1]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,114|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_2_ ( .D(n212), .CK(clk), .RN(n816), .Q(temp[2]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,115|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_3_ ( .D(n211), .CK(clk), .RN(n816), .Q(temp[3]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,116|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_4_ ( .D(n210), .CK(clk), .RN(n816), .Q(temp[4]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,117|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_5_ ( .D(n209), .CK(clk), .RN(n816), .Q(temp[5]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,118|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 temp_reg_7_ ( .D(n207), .CK(clk), .RN(n816), .Q(temp[7]) );
                   |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,121|19): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 lbp_addr_reg_6_ ( .D(n200), .CK(clk), .RN(n816), .QN(n324) );
                       |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,246|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 lbp_addr_reg_1_ ( .D(n206), .CK(clk), .RN(n816), .QN(n322) );
                       |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,247|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 lbp_addr_reg_12_ ( .D(n194), .CK(clk), .RN(n816), .QN(n321) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,248|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 lbp_addr_reg_11_ ( .D(n195), .CK(clk), .RN(n816), .QN(n323) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,249|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 lbp_addr_reg_8_ ( .D(n198), .CK(clk), .RN(n816), .QN(n325) );
                       |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,250|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 gray_addr_reg_2_ ( .D(n171), .CK(clk), .RN(n816), .QN(n775) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,251|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 gray_addr_reg_1_ ( .D(n170), .CK(clk), .RN(n816), .QN(n776) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,252|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 gray_addr_reg_7_ ( .D(n176), .CK(clk), .RN(n816), .QN(n792) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,253|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 gray_addr_reg_8_ ( .D(n177), .CK(clk), .RN(n816), .QN(n774) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,254|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 gray_addr_reg_6_ ( .D(n175), .CK(clk), .RN(n816), .QN(n773) );
                        |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,255|24): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 gray_addr_reg_10_ ( .D(n179), .CK(clk), .RN(n816), .QN(n782) );
                         |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,260|25): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFX1 threshold_reg_2__2__0_ ( .D(n306), .CK(clk), .QN(n738) );
                             |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,900|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,17873): Q

  DFFX1 threshold_reg_0__1__6_ ( .D(n244), .CK(clk), .Q(threshold[61]) );
                             |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,901|29): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,17873): QN

  DFFRX1 finish_reg ( .D(n169), .CK(clk), .RN(n816), .QN(n807) );
                  |
ncelab: *W,CUVWSP (../syn/LBP_syn.v,902|18): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

	Reading SDF file from location "/home/caid023/Verilog_pratice/HW5/syn/LBP_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     LBP_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.LBP
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U806 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2922>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U806 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2923>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U806 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2926>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U806 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2927>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U804 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2949>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U804 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2950>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U804 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2953>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U804 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2954>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U802 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2976>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U802 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2977>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U802 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2980>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U802 of module XNOR2X1 <../syn/LBP_syn.sdf, line 2981>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U781 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3211>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U781 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3212>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U781 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3215>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U781 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3216>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U731 of module ADDHXL <../syn/LBP_syn.sdf, line 3773>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U731 of module ADDHXL <../syn/LBP_syn.sdf, line 3774>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U731 of module ADDHXL <../syn/LBP_syn.sdf, line 3777>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U731 of module ADDHXL <../syn/LBP_syn.sdf, line 3778>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U730 of module ADDHXL <../syn/LBP_syn.sdf, line 3791>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U730 of module ADDHXL <../syn/LBP_syn.sdf, line 3792>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U730 of module ADDHXL <../syn/LBP_syn.sdf, line 3795>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U730 of module ADDHXL <../syn/LBP_syn.sdf, line 3796>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U729 of module ADDHXL <../syn/LBP_syn.sdf, line 3809>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U729 of module ADDHXL <../syn/LBP_syn.sdf, line 3810>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U729 of module ADDHXL <../syn/LBP_syn.sdf, line 3813>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U729 of module ADDHXL <../syn/LBP_syn.sdf, line 3814>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U728 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3825>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U728 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3826>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U728 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3829>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U728 of module XNOR2X1 <../syn/LBP_syn.sdf, line 3830>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge S0) Y) of instance testfixture.LBP.U727 of module MXI2X1 <../syn/LBP_syn.sdf, line 3843>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge S0) Y) of instance testfixture.LBP.U727 of module MXI2X1 <../syn/LBP_syn.sdf, line 3844>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U708 of module XOR2X1 <../syn/LBP_syn.sdf, line 4049>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U708 of module XOR2X1 <../syn/LBP_syn.sdf, line 4050>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U708 of module XOR2X1 <../syn/LBP_syn.sdf, line 4053>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U708 of module XOR2X1 <../syn/LBP_syn.sdf, line 4054>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U706 of module XOR2X1 <../syn/LBP_syn.sdf, line 4076>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U706 of module XOR2X1 <../syn/LBP_syn.sdf, line 4077>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U706 of module XOR2X1 <../syn/LBP_syn.sdf, line 4080>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U706 of module XOR2X1 <../syn/LBP_syn.sdf, line 4081>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U701 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4138>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U701 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4139>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U701 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4142>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U701 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4143>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U699 of module ADDHXL <../syn/LBP_syn.sdf, line 4168>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U699 of module ADDHXL <../syn/LBP_syn.sdf, line 4169>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U699 of module ADDHXL <../syn/LBP_syn.sdf, line 4172>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U699 of module ADDHXL <../syn/LBP_syn.sdf, line 4173>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U697 of module XOR2X1 <../syn/LBP_syn.sdf, line 4195>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U697 of module XOR2X1 <../syn/LBP_syn.sdf, line 4196>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U697 of module XOR2X1 <../syn/LBP_syn.sdf, line 4199>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U697 of module XOR2X1 <../syn/LBP_syn.sdf, line 4200>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U694 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4231>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U694 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4232>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U694 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4235>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U694 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4236>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U690 of module ADDHXL <../syn/LBP_syn.sdf, line 4272>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U690 of module ADDHXL <../syn/LBP_syn.sdf, line 4273>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U690 of module ADDHXL <../syn/LBP_syn.sdf, line 4276>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U690 of module ADDHXL <../syn/LBP_syn.sdf, line 4277>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U687 of module XOR2X1 <../syn/LBP_syn.sdf, line 4310>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U687 of module XOR2X1 <../syn/LBP_syn.sdf, line 4311>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U687 of module XOR2X1 <../syn/LBP_syn.sdf, line 4314>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U687 of module XOR2X1 <../syn/LBP_syn.sdf, line 4315>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U675 of module ADDHXL <../syn/LBP_syn.sdf, line 4460>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U675 of module ADDHXL <../syn/LBP_syn.sdf, line 4461>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U675 of module ADDHXL <../syn/LBP_syn.sdf, line 4464>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U675 of module ADDHXL <../syn/LBP_syn.sdf, line 4465>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U673 of module ADDHXL <../syn/LBP_syn.sdf, line 4490>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U673 of module ADDHXL <../syn/LBP_syn.sdf, line 4491>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U673 of module ADDHXL <../syn/LBP_syn.sdf, line 4494>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U673 of module ADDHXL <../syn/LBP_syn.sdf, line 4495>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U671 of module ADDHXL <../syn/LBP_syn.sdf, line 4520>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U671 of module ADDHXL <../syn/LBP_syn.sdf, line 4521>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U671 of module ADDHXL <../syn/LBP_syn.sdf, line 4524>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U671 of module ADDHXL <../syn/LBP_syn.sdf, line 4525>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U669 of module ADDHXL <../syn/LBP_syn.sdf, line 4550>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U669 of module ADDHXL <../syn/LBP_syn.sdf, line 4551>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U669 of module ADDHXL <../syn/LBP_syn.sdf, line 4554>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U669 of module ADDHXL <../syn/LBP_syn.sdf, line 4555>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U667 of module XOR2X1 <../syn/LBP_syn.sdf, line 4577>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U667 of module XOR2X1 <../syn/LBP_syn.sdf, line 4578>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U667 of module XOR2X1 <../syn/LBP_syn.sdf, line 4581>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U667 of module XOR2X1 <../syn/LBP_syn.sdf, line 4582>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U663 of module XOR2X1 <../syn/LBP_syn.sdf, line 4625>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U663 of module XOR2X1 <../syn/LBP_syn.sdf, line 4626>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U663 of module XOR2X1 <../syn/LBP_syn.sdf, line 4629>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U663 of module XOR2X1 <../syn/LBP_syn.sdf, line 4630>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U658 of module ADDHXL <../syn/LBP_syn.sdf, line 4685>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U658 of module ADDHXL <../syn/LBP_syn.sdf, line 4686>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U658 of module ADDHXL <../syn/LBP_syn.sdf, line 4689>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U658 of module ADDHXL <../syn/LBP_syn.sdf, line 4690>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U657 of module XOR2X1 <../syn/LBP_syn.sdf, line 4701>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U657 of module XOR2X1 <../syn/LBP_syn.sdf, line 4702>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U657 of module XOR2X1 <../syn/LBP_syn.sdf, line 4705>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U657 of module XOR2X1 <../syn/LBP_syn.sdf, line 4706>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U644 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4818>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U644 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4819>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U644 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4822>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U644 of module XNOR2X1 <../syn/LBP_syn.sdf, line 4823>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U614 of module XOR2X2 <../syn/LBP_syn.sdf, line 5127>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U614 of module XOR2X2 <../syn/LBP_syn.sdf, line 5128>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U614 of module XOR2X2 <../syn/LBP_syn.sdf, line 5131>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U614 of module XOR2X2 <../syn/LBP_syn.sdf, line 5132>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge S0) Y) of instance testfixture.LBP.U598 of module MX2X1 <../syn/LBP_syn.sdf, line 5299>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge S0) Y) of instance testfixture.LBP.U598 of module MX2X1 <../syn/LBP_syn.sdf, line 5300>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge S0) Y) of instance testfixture.LBP.U597 of module MX2X1 <../syn/LBP_syn.sdf, line 5313>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge S0) Y) of instance testfixture.LBP.U597 of module MX2X1 <../syn/LBP_syn.sdf, line 5314>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U584 of module XOR2X1 <../syn/LBP_syn.sdf, line 5448>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U584 of module XOR2X1 <../syn/LBP_syn.sdf, line 5449>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U584 of module XOR2X1 <../syn/LBP_syn.sdf, line 5452>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U584 of module XOR2X1 <../syn/LBP_syn.sdf, line 5453>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge S0) Y) of instance testfixture.LBP.U527 of module MX2X1 <../syn/LBP_syn.sdf, line 6007>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge S0) Y) of instance testfixture.LBP.U527 of module MX2X1 <../syn/LBP_syn.sdf, line 6008>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) Y) of instance testfixture.LBP.U523 of module XNOR2X1 <../syn/LBP_syn.sdf, line 6050>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance testfixture.LBP.U523 of module XNOR2X1 <../syn/LBP_syn.sdf, line 6051>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance testfixture.LBP.U523 of module XNOR2X1 <../syn/LBP_syn.sdf, line 6054>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance testfixture.LBP.U523 of module XNOR2X1 <../syn/LBP_syn.sdf, line 6055>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U455 of module ADDHXL <../syn/LBP_syn.sdf, line 6725>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U455 of module ADDHXL <../syn/LBP_syn.sdf, line 6726>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U455 of module ADDHXL <../syn/LBP_syn.sdf, line 6729>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U455 of module ADDHXL <../syn/LBP_syn.sdf, line 6730>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge A) S) of instance testfixture.LBP.U454 of module ADDHXL <../syn/LBP_syn.sdf, line 6743>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) S) of instance testfixture.LBP.U454 of module ADDHXL <../syn/LBP_syn.sdf, line 6744>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) S) of instance testfixture.LBP.U454 of module ADDHXL <../syn/LBP_syn.sdf, line 6747>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) S) of instance testfixture.LBP.U454 of module ADDHXL <../syn/LBP_syn.sdf, line 6748>.
	Annotation completed with 0 Errors and 128 Warnings
	SDF statistics: No. of Pathdelays = 1906  Annotated = 100.00% -- No. of Tchecks = 732  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	        1906	        1906	      100.00
		      $width	         366	         366	      100.00
		  $setuphold	         366	         366	      100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.lbp_mem:v <0x6d84e9d5>
			streams:   3, words:  1678
		worklib.testfixture:v <0x5af879fe>
			streams:  18, words: 20852
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  713      83
		UDPs:                     150       2
		Primitives:              1529       8
		Timing outputs:           797      22
		Registers:                162      22
		Scalar wires:             948       -
		Expanded wires:             8       1
		Always blocks:              2       2
		Initial blocks:            17      17
		Pseudo assignments:         1       1
		Timing checks:           1098     155
		Interconnect:            1816       -
		Delayed tcheck signals:   366     148
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LBP.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):3028 NS, posedge D:3027718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 3028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):3212 NS, posedge D:3211769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 3212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):3364 NS, posedge D:3363769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 3364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):3772 NS, posedge D:3771759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 3772 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):3788 NS, posedge D:3787718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 3788 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):4076 NS, posedge D:4075759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 4076 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):4580 NS, posedge D:4579769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 4580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):11524 NS, posedge D:11523759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 11524 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):11828 NS, posedge D:11827759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 11828 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):16740 NS, posedge D:16739769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 16740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):17300 NS, posedge D:17299759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 17300 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):18532 NS, posedge D:18531718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 18532 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):21860 NS, posedge D:21859759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 21860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):27500 NS, posedge D:27499767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 27500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):28108 NS, posedge D:28107767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 28108 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):30828 NS, posedge D:30827759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 30828 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):31284 NS, posedge D:31283759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 31284 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):36604 NS, posedge D:36603759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 36604 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):37228 NS, posedge D:37227718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 37228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):37820 NS, posedge D:37819759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 37820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):37988 NS, posedge D:37987718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 37988 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):41620 NS, posedge D:41619759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 41620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):42092 NS, posedge D:42091718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 42092 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):42244 NS, posedge D:42243718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 42244 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):43596 NS, posedge D:43595759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 43596 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):43764 NS, posedge D:43763718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 43764 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):48780 NS, posedge D:48779767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 48780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):56364 NS, posedge D:56363759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 56364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):56684 NS, posedge D:56683718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 56684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):57276 NS, posedge D:57275759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 57276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):61076 NS, posedge D:61075759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 61076 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):61988 NS, posedge D:61987759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 61988 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):63052 NS, posedge D:63051759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 63052 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):70044 NS, posedge D:70043759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 70044 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):75516 NS, posedge D:75515759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 75516 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):81748 NS, posedge D:81747759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 81748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):82252 NS, posedge D:82251769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 82252 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):88452 NS, posedge D:88451718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 88452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):89396 NS, posedge D:89395769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 89396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):89804 NS, posedge D:89803759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 89804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):90004 NS, posedge D:90003769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 90004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):94668 NS, posedge D:94667759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 94668 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):95276 NS, posedge D:95275759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 95276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):95292 NS, posedge D:95291718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 95292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):95444 NS, posedge D:95443718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 95444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):99988 NS, posedge D:99987759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 99988 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):100916 NS, posedge D:100915718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 100916 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):101204 NS, posedge D:101203759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 101204 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):105324 NS, posedge D:105323718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 105324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):106084 NS, posedge D:106083718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 106084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):106236 NS, posedge D:106235718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 106236 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):106996 NS, posedge D:106995767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 106996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):108500 NS, posedge D:108499759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 108500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):108516 NS, posedge D:108515718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 108516 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):108956 NS, posedge D:108955759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 108956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):117028 NS, posedge D:117027767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 117028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):117180 NS, posedge D:117179767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 117180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):118988 NS, posedge D:118987759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 118988 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):119596 NS, posedge D:119595759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 119596 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):121420 NS, posedge D:121419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 121420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):127804 NS, posedge D:127803759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 127804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):138444 NS, posedge D:138443759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 138444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):138900 NS, posedge D:138899759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 138900 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):140268 NS, posedge D:140267759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 140268 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):140572 NS, posedge D:140571759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 140572 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):141028 NS, posedge D:141027759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 141028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):141956 NS, posedge D:141955718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 141956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):142260 NS, posedge D:142259767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 142260 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):144220 NS, posedge D:144219759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 144220 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):144388 NS, posedge D:144387718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 144388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):146956 NS, posedge D:146955759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 146956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):147276 NS, posedge D:147275718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 147276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):147716 NS, posedge D:147715759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 147716 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):157900 NS, posedge D:157899759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 157900 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):158356 NS, posedge D:158355759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 158356 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):159116 NS, posedge D:159115759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 159116 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):159572 NS, posedge D:159571759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 159572 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):160804 NS, posedge D:160803718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 160804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):163388 NS, posedge D:163387718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 163388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):163844 NS, posedge D:163843718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 163844 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):164740 NS, posedge D:164739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 164740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):165820 NS, posedge D:165819718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 165820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):166868 NS, posedge D:166867759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 166868 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):167172 NS, posedge D:167171759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 167172 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):167644 NS, posedge D:167643718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 167644 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):168084 NS, posedge D:168083759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 168084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):174772 NS, posedge D:174771759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 174772 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):177812 NS, posedge D:177811759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 177812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):178740 NS, posedge D:178739718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 178740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):179028 NS, posedge D:179027759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 179028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):180852 NS, posedge D:180851759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 180852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):184060 NS, posedge D:184059718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 184060 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):185276 NS, posedge D:185275718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 185276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):194396 NS, posedge D:194395718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 194396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):199700 NS, posedge D:199699759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 199700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):199868 NS, posedge D:199867718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 199868 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):201692 NS, posedge D:201691718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 201692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):205476 NS, posedge D:205475759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 205476 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):205796 NS, posedge D:205795718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 205796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):206692 NS, posedge D:206691759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 206692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):213684 NS, posedge D:213683759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 213684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):217180 NS, posedge D:217179759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 217180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):218548 NS, posedge D:218547759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 218548 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):226164 NS, posedge D:226163718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 226164 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):236180 NS, posedge D:236179759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 236180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):236788 NS, posedge D:236787759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 236788 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):236804 NS, posedge D:236803718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 236804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):236956 NS, posedge D:236955718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 236956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):238004 NS, posedge D:238003759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 238004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):238020 NS, posedge D:238019718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 238020 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):238308 NS, posedge D:238307759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 238308 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):244100 NS, posedge D:244099718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 244100 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):244388 NS, posedge D:244387759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 244388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):245620 NS, posedge D:245619718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 245620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):245908 NS, posedge D:245907759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 245908 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):247748 NS, posedge D:247747767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 247748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):252596 NS, posedge D:252595759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 252596 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):252764 NS, posedge D:252763718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 252764 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):256444 NS, posedge D:256443769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 256444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):256700 NS, posedge D:256699759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 256700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):257308 NS, posedge D:257307759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 257308 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):258540 NS, posedge D:258539718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 258540 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):259132 NS, posedge D:259131759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 259132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):264316 NS, posedge D:264315718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 264316 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):264908 NS, posedge D:264907759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 264908 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):265212 NS, posedge D:265211759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 265212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):271004 NS, posedge D:271003718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 271004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):271444 NS, posedge D:271443759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 271444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):272052 NS, posedge D:272051759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 272052 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):274684 NS, posedge D:274683769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 274684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):275396 NS, posedge D:275395759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 275396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):276156 NS, posedge D:276155759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 276156 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):276916 NS, posedge D:276915759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 276916 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):277084 NS, posedge D:277083718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 277084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):277676 NS, posedge D:277675759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 277676 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):277996 NS, posedge D:277995718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 277996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):278148 NS, posedge D:278147718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 278148 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):283012 NS, posedge D:283011718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 283012 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):284212 NS, posedge D:284211759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 284212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):288484 NS, posedge D:288483767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 288484 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):289836 NS, posedge D:289835759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 289836 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):294700 NS, posedge D:294699759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 294700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):295460 NS, posedge D:295459759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 295460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):296980 NS, posedge D:296979759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 296980 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):296996 NS, posedge D:296995718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 296996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):297180 NS, posedge D:297179769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 297180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):298212 NS, posedge D:298211718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 298212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):303380 NS, posedge D:303379718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 303380 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):303836 NS, posedge D:303835718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 303836 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):309748 NS, posedge D:309747759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 309748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):309764 NS, posedge D:309763718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 309764 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):310524 NS, posedge D:310523718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 310524 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):312180 NS, posedge D:312179759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 312180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):313852 NS, posedge D:313851759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 313852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):314916 NS, posedge D:314915759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 314916 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):315220 NS, posedge D:315219759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 315220 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):323580 NS, posedge D:323579759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 323580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):328644 NS, posedge D:328643769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 328644 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):329524 NS, posedge D:329523718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 329524 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):333156 NS, posedge D:333155759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 333156 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):333324 NS, posedge D:333323718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 333324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):334084 NS, posedge D:334083718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 334084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):335436 NS, posedge D:335435759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 335436 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):336348 NS, posedge D:336347759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 336348 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):349132 NS, posedge D:349131718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 349132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):349316 NS, posedge D:349315769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 349316 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):354132 NS, posedge D:354131759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 354132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):354740 NS, posedge D:354739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 354740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):355348 NS, posedge D:355347759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 355348 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):355516 NS, posedge D:355515718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 355516 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):362796 NS, posedge D:362795759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 362796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):367812 NS, posedge D:367811759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 367812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):368132 NS, posedge D:368131718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 368132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):368420 NS, posedge D:368419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 368420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):371324 NS, posedge D:371323767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 371324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):372828 NS, posedge D:372827759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 372828 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):373284 NS, posedge D:373283759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 373284 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):374804 NS, posedge D:374803759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 374804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):374820 NS, posedge D:374819718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 374820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):375580 NS, posedge D:375579718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 375580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):376036 NS, posedge D:376035718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 376036 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):376492 NS, posedge D:376491718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 376492 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):380140 NS, posedge D:380139767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 380140 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):381660 NS, posedge D:381659718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 381660 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):387420 NS, posedge D:387419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 387420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):388044 NS, posedge D:388043718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 388044 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):390004 NS, posedge D:390003759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 390004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):393500 NS, posedge D:393499759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 393500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):393516 NS, posedge D:393515718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 393516 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):394564 NS, posedge D:394563759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 394564 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):395324 NS, posedge D:395323759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 395324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):406436 NS, posedge D:406435718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 406436 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):409204 NS, posedge D:409203769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 409204 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):409460 NS, posedge D:409459759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 409460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):411284 NS, posedge D:411283759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 411284 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):411908 NS, posedge D:411907718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 411908 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):412060 NS, posedge D:412059718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 412060 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):413428 NS, posedge D:413427718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 413428 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):413716 NS, posedge D:413715759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 413716 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):413732 NS, posedge D:413731718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 413732 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):414644 NS, posedge D:414643718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 414644 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):415388 NS, posedge D:415387759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 415388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):421012 NS, posedge D:421011759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 421012 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):422580 NS, posedge D:422579769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 422580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):425724 NS, posedge D:425723759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 425724 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):425740 NS, posedge D:425739718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 425740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):425892 NS, posedge D:425891718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 425892 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):432004 NS, posedge D:432003769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 432004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):433220 NS, posedge D:433219769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 433220 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):433932 NS, posedge D:433931759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 433932 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):444724 NS, posedge D:444723759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 444724 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):445028 NS, posedge D:445027759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 445028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):447612 NS, posedge D:447611759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 447612 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):448220 NS, posedge D:448219759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 448220 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):450348 NS, posedge D:450347759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 450348 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):450820 NS, posedge D:450819718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 450820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):451564 NS, posedge D:451563759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 451564 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):452172 NS, posedge D:452171759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 452172 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):460076 NS, posedge D:460075759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 460076 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):469196 NS, posedge D:469195759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 469196 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):470732 NS, posedge D:470731718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 470732 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):471020 NS, posedge D:471019759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 471020 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):471372 NS, posedge D:471371769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 471372 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):471628 NS, posedge D:471627759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 471628 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):486572 NS, posedge D:486571769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 486572 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):489260 NS, posedge D:489259759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 489260 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):490932 NS, posedge D:490931759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 490932 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):492300 NS, posedge D:492299759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 492300 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):503396 NS, posedge D:503395759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 503396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):503412 NS, posedge D:503411718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 503412 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):508260 NS, posedge D:508259759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 508260 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):511756 NS, posedge D:511755759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 511756 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):522548 NS, posedge D:522547759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 522548 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):525740 NS, posedge D:525739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 525740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):528780 NS, posedge D:528779759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 528780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):529388 NS, posedge D:529387759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 529388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):539268 NS, posedge D:539267759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 539268 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):539588 NS, posedge D:539587718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 539588 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):541852 NS, posedge D:541851759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 541852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):542356 NS, posedge D:542355769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 542356 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):544892 NS, posedge D:544891759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 544892 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):545364 NS, posedge D:545363718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 545364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):547340 NS, posedge D:547339718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 547340 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):550564 NS, posedge D:550563769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 550564 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):567996 NS, posedge D:567995759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 567996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):568300 NS, posedge D:568299759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 568300 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):569364 NS, posedge D:569363759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 569364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):569412 NS, posedge D:569411769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 569412 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):580308 NS, posedge D:580307759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 580308 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):580964 NS, posedge D:580963769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 580964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):581388 NS, posedge D:581387718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 581388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):581692 NS, posedge D:581691718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 581692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):583364 NS, posedge D:583363767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 583364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):584276 NS, posedge D:584275718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 584276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):586860 NS, posedge D:586859718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 586860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):587044 NS, posedge D:587043769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 587044 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):587196 NS, posedge D:587195769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 587196 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):587348 NS, posedge D:587347769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 587348 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):589292 NS, posedge D:589291718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 589292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):606148 NS, posedge D:606147759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 606148 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):608292 NS, posedge D:608291718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 608292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):619996 NS, posedge D:619995718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 619996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):625044 NS, posedge D:625043769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 625044 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):625924 NS, posedge D:625923718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 625924 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):626972 NS, posedge D:626971759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 626972 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):628356 NS, posedge D:628355718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 628356 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):641884 NS, posedge D:641883767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 641884 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):642340 NS, posedge D:642339718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 642340 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):642796 NS, posedge D:642795718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 642796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):645564 NS, posedge D:645563769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 645564 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):651004 NS, posedge D:651003767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 651004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):661796 NS, posedge D:661795718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 661796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):664364 NS, posedge D:664363759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 664364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):666812 NS, posedge D:666811718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 666812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):667876 NS, posedge D:667875718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 667876 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):683260 NS, posedge D:683259769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 683260 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):683364 NS, posedge D:683363759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 683364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):684444 NS, posedge D:684443718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 684444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):700844 NS, posedge D:700843759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 700844 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):700860 NS, posedge D:700859718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 700860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):703732 NS, posedge D:703731759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 703732 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):704052 NS, posedge D:704051718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 704052 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):704340 NS, posedge D:704339759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 704340 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):706012 NS, posedge D:706011759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 706012 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):719996 NS, posedge D:719995759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 719996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):722732 NS, posedge D:722731759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 722732 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):723188 NS, posedge D:723187759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 723188 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):725484 NS, posedge D:725483718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 725484 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):739300 NS, posedge D:739299759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 739300 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):742948 NS, posedge D:742947759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 742948 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):759076 NS, posedge D:759075718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 759076 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):759228 NS, posedge D:759227718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 759228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):759516 NS, posedge D:759515759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 759516 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):761188 NS, posedge D:761187759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 761188 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):762100 NS, posedge D:762099759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 762100 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):762420 NS, posedge D:762419718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 762420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):780948 NS, posedge D:780947759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 780948 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):781252 NS, posedge D:781251759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 781252 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):792212 NS, posedge D:792211767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 792212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):794324 NS, posedge D:794323759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 794324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):801332 NS, posedge D:801331718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 801332 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):801620 NS, posedge D:801619759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 801620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):801636 NS, posedge D:801635718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 801636 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):801788 NS, posedge D:801787718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 801788 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):813324 NS, posedge D:813323759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 813324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):817276 NS, posedge D:817275759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 817276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):817292 NS, posedge D:817291718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 817292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):817444 NS, posedge D:817443718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 817444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):820332 NS, posedge D:820331718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 820332 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):820620 NS, posedge D:820619759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 820620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):832780 NS, posedge D:832779759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 832780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):832980 NS, posedge D:832979769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 832980 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):836748 NS, posedge D:836747718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 836748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):837036 NS, posedge D:837035759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 837036 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):839620 NS, posedge D:839619759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 839620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):840396 NS, posedge D:840395718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 840396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):840548 NS, posedge D:840547718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 840548 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):840700 NS, posedge D:840699718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 840700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):853468 NS, posedge D:853467767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 853468 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):856948 NS, posedge D:856947759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 856948 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):858772 NS, posedge D:858771759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 858772 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):859124 NS, posedge D:859123769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 859124 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):859228 NS, posedge D:859227759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 859228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):859396 NS, posedge D:859395718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 859396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):859684 NS, posedge D:859683759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 859684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):871860 NS, posedge D:871859718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 871860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):874748 NS, posedge D:874747767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 874748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):878684 NS, posedge D:878683759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 878684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):878852 NS, posedge D:878851718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 878852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):884916 NS, posedge D:884915759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 884916 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):885084 NS, posedge D:885083718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 885084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):893444 NS, posedge D:893443767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 893444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):894204 NS, posedge D:894203767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 894204 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):898140 NS, posedge D:898139759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 898140 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):898308 NS, posedge D:898307718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 898308 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):898596 NS, posedge D:898595759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 898596 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):898900 NS, posedge D:898899759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 898900 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):898916 NS, posedge D:898915718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 898916 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):899068 NS, posedge D:899067718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 899068 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):910348 NS, posedge D:910347769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 910348 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):913964 NS, posedge D:913963767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 913964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):914572 NS, posedge D:914571718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 914572 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):914604 NS, posedge D:914603769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 914604 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):916836 NS, posedge D:916835759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 916836 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):917596 NS, posedge D:917595759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 917596 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):934484 NS, posedge D:934483718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 934484 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):937052 NS, posedge D:937051759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 937052 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):937828 NS, posedge D:937827718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 937828 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):943452 NS, posedge D:943451718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 943452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):949364 NS, posedge D:949363759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 949364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):953772 NS, posedge D:953771759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 953772 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):956964 NS, posedge D:956963759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 956964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):960460 NS, posedge D:960459759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 960460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):962452 NS, posedge D:962451718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 962452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):969292 NS, posedge D:969291718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 969292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):975812 NS, posedge D:975811759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 975812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):976132 NS, posedge D:976131718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 976132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):978396 NS, posedge D:978395759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 978396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):979460 NS, posedge D:979459759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 979460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):982364 NS, posedge D:982363718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 982364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):982820 NS, posedge D:982819718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 982820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):992684 NS, posedge D:992683759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 992684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):992700 NS, posedge D:992699718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 992700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1012036 NS, posedge D:1012035769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1012036 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1014268 NS, posedge D:1014267759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1014268 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1014572 NS, posedge D:1014571759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1014572 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1015180 NS, posedge D:1015179759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1015180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1015636 NS, posedge D:1015635759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1015636 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1017780 NS, posedge D:1017779718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1017780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1019940 NS, posedge D:1019939769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1019940 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1026124 NS, posedge D:1026123759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1026124 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1026748 NS, posedge D:1026747718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1026748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1027036 NS, posedge D:1027035759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1027036 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1031140 NS, posedge D:1031139759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1031140 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1031596 NS, posedge D:1031595759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1031596 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1033420 NS, posedge D:1033419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1033420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1034332 NS, posedge D:1034331759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1034332 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1034532 NS, posedge D:1034531769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1034532 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1046660 NS, posedge D:1046659718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1046660 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1053180 NS, posedge D:1053179759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1053180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1054444 NS, posedge D:1054443769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1054444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1073900 NS, posedge D:1073899769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1073900 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1074628 NS, posedge D:1074627718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1074628 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1076756 NS, posedge D:1076755718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1076756 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1090012 NS, posedge D:1090011769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1090012 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1096364 NS, posedge D:1096363718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1096364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1096956 NS, posedge D:1096955759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1096956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1103812 NS, posedge D:1103811718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1103812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1103964 NS, posedge D:1103963718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1103964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1105028 NS, posedge D:1105027718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1105028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1108964 NS, posedge D:1108963759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1108964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1111396 NS, posedge D:1111395759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1111396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1128588 NS, posedge D:1128587718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1128588 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1132068 NS, posedge D:1132067759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1132068 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1132236 NS, posedge D:1132235718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1132236 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1143940 NS, posedge D:1143939718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1143940 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1148076 NS, posedge D:1148075769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1148076 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1148500 NS, posedge D:1148499718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1148500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1148788 NS, posedge D:1148787759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1148788 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1161404 NS, posedge D:1161403759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1161404 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1162468 NS, posedge D:1162467759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1162468 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1164308 NS, posedge D:1164307767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1164308 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1166740 NS, posedge D:1166739767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1166740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1168244 NS, posedge D:1168243759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1168244 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1170828 NS, posedge D:1170827759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1170828 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1171740 NS, posedge D:1171739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1171740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1180708 NS, posedge D:1180707759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1180708 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1182532 NS, posedge D:1182531759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1182532 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1186956 NS, posedge D:1186955718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1186956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1187108 NS, posedge D:1187107718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1187108 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1190132 NS, posedge D:1190131759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1190132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1190452 NS, posedge D:1190451718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1190452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1190740 NS, posedge D:1190739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1190740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1206292 NS, posedge D:1206291769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1206292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1209452 NS, posedge D:1209451718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1209452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1209740 NS, posedge D:1209739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1209740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1221140 NS, posedge D:1221139759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1221140 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1221460 NS, posedge D:1221459718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1221460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1225852 NS, posedge D:1225851759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1225852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1226324 NS, posedge D:1226323718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1226324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1244108 NS, posedge D:1244107767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1244108 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1255052 NS, posedge D:1255051718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1255052 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1260052 NS, posedge D:1260051759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1260052 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1267972 NS, posedge D:1267971718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1267972 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1284388 NS, posedge D:1284387718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1284388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1284996 NS, posedge D:1284995718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1284996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1287428 NS, posedge D:1287427718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1287428 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1295028 NS, posedge D:1295027718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1295028 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1297308 NS, posedge D:1297307718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1297308 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1299116 NS, posedge D:1299115759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1299116 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1304452 NS, posedge D:1304451718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1304452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1308996 NS, posedge D:1308995759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1308996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1321932 NS, posedge D:1321931767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1321932 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1325564 NS, posedge D:1325563759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1325564 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1329668 NS, posedge D:1329667759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1329668 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1337268 NS, posedge D:1337267759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1337268 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1342436 NS, posedge D:1342435759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1342436 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1343044 NS, posedge D:1343043759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1343044 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1344868 NS, posedge D:1344867759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1344868 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1345476 NS, posedge D:1345475759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1345476 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1358716 NS, posedge D:1358715767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1358716 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1362516 NS, posedge D:1362515718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1362516 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1364324 NS, posedge D:1364323759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1364324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1364932 NS, posedge D:1364931759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1364932 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1367412 NS, posedge D:1367411769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1367412 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1378476 NS, posedge D:1378475767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1378476 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1383780 NS, posedge D:1383779759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1383780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1398540 NS, posedge D:1398539767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1398540 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1407812 NS, posedge D:1407811718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1407812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1407964 NS, posedge D:1407963718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1407964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1414500 NS, posedge D:1414499718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1414500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1423908 NS, posedge D:1423907759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1423908 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1426236 NS, posedge D:1426235769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1426236 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1435004 NS, posedge D:1435003759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1435004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1440036 NS, posedge D:1440035718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1440036 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1443684 NS, posedge D:1443683718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1443684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1470420 NS, posedge D:1470419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1470420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1472868 NS, posedge D:1472867718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1472868 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1478796 NS, posedge D:1478795718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1478796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1479084 NS, posedge D:1479083759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1479084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1479692 NS, posedge D:1479691759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1479692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1493068 NS, posedge D:1493067759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1493068 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1498556 NS, posedge D:1498555718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1498556 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1501428 NS, posedge D:1501427759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1501428 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1509484 NS, posedge D:1509483759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1509484 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1542212 NS, posedge D:1542211769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1542212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1545812 NS, posedge D:1545811759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1545812 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1556756 NS, posedge D:1556755759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1556756 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1559492 NS, posedge D:1559491759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1559492 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1564860 NS, posedge D:1564859769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1564860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1565268 NS, posedge D:1565267759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1565268 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1565316 NS, posedge D:1565315769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1565316 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1574860 NS, posedge D:1574859767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1574860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1576060 NS, posedge D:1576059759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1576060 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1578388 NS, posedge D:1578387769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1578388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1578644 NS, posedge D:1578643759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1578644 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1597948 NS, posedge D:1597947759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1597948 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1603132 NS, posedge D:1603131718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1603132 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1608484 NS, posedge D:1608483769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1608484 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1614988 NS, posedge D:1614987718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1614988 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1627588 NS, posedge D:1627587759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1627588 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1634780 NS, posedge D:1634779769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1634780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1640356 NS, posedge D:1640355759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1640356 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1643092 NS, posedge D:1643091759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1643092 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1656316 NS, posedge D:1656315759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1656316 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1657396 NS, posedge D:1657395718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1657396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1657852 NS, posedge D:1657851718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1657852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1675180 NS, posedge D:1675179767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1675180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1676380 NS, posedge D:1676379759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1676380 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1692996 NS, posedge D:1692995769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1692996 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1699636 NS, posedge D:1699635759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1699636 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1699956 NS, posedge D:1699955718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1699956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1706188 NS, posedge D:1706187718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1706188 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1712252 NS, posedge D:1712251759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1712252 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1722604 NS, posedge D:1722603718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1722604 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1725020 NS, posedge D:1725019759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1725020 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1732212 NS, posedge D:1732211769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1732212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1742212 NS, posedge D:1742211718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1742212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1746620 NS, posedge D:1746619767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1746620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1749964 NS, posedge D:1749963767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1749964 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1751180 NS, posedge D:1751179718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1751180 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1766684 NS, posedge D:1766683767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1766684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1775788 NS, posedge D:1775787759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1775788 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1776748 NS, posedge D:1776747769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1776748 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1777204 NS, posedge D:1777203769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 1777204 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1777780 NS, posedge D:1777779718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1777780 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1782796 NS, posedge D:1782795718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1782796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1790228 NS, posedge D:1790227759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1790228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1802084 NS, posedge D:1802083759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1802084 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1802692 NS, posedge D:1802691759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1802692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1828988 NS, posedge D:1828987759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1828988 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1835372 NS, posedge D:1835371759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1835372 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1837212 NS, posedge D:1837211718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1837212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1841012 NS, posedge D:1841011718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1841012 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1842380 NS, posedge D:1842379718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1842380 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1848444 NS, posedge D:1848443759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1848444 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1852396 NS, posedge D:1852395759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1852396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1854540 NS, posedge D:1854539718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1854540 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1862276 NS, posedge D:1862275759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1862276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1871852 NS, posedge D:1871851759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1871852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1871868 NS, posedge D:1871867718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1871868 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1872460 NS, posedge D:1872459759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1872460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1874436 NS, posedge D:1874435759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1874436 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1875500 NS, posedge D:1875499759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1875500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1876124 NS, posedge D:1876123718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1876124 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1880212 NS, posedge D:1880211759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1880212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1880228 NS, posedge D:1880227718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1880228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1880820 NS, posedge D:1880819759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1880820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1881124 NS, posedge D:1881123759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1881124 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1881292 NS, posedge D:1881291718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1881292 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1884620 NS, posedge D:1884619759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1884620 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1895868 NS, posedge D:1895867759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1895868 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1896036 NS, posedge D:1896035718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1896036 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1900580 NS, posedge D:1900579759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1900580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1902420 NS, posedge D:1902419718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1902420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1908500 NS, posedge D:1908499767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1908500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1912436 NS, posedge D:1912435759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1912436 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1914124 NS, posedge D:1914123718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1914124 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1914564 NS, posedge D:1914563759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1914564 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1915172 NS, posedge D:1915171759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1915172 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1929172 NS, posedge D:1929171718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1929172 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1931604 NS, posedge D:1931603718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1931604 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1932804 NS, posedge D:1932803759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1932804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1933580 NS, posedge D:1933579718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1933580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1945420 NS, posedge D:1945419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1945420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1954540 NS, posedge D:1954539759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1954540 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1955316 NS, posedge D:1955315718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1955316 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1968236 NS, posedge D:1968235718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1968236 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1973844 NS, posedge D:1973843759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1973844 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1983740 NS, posedge D:1983739718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 1983740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):1985548 NS, posedge D:1985547759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 1985548 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2003484 NS, posedge D:2003483759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2003484 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2017788 NS, posedge D:2017787718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2017788 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2020220 NS, posedge D:2020219718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2020220 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2026436 NS, posedge D:2026435759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2026436 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2042700 NS, posedge D:2042699759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2042700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2042716 NS, posedge D:2042715718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2042716 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2046060 NS, posedge D:2046059718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2046060 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2050300 NS, posedge D:2050299759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2050300 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2061412 NS, posedge D:2061411718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2061412 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2061700 NS, posedge D:2061699759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2061700 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2062004 NS, posedge D:2062003759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2062004 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2070212 NS, posedge D:2070211759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2070212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2086628 NS, posedge D:2086627759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2086628 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2089380 NS, posedge D:2089379718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2089380 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2100460 NS, posedge D:2100459759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2100460 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2104260 NS, posedge D:2104259759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2104260 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2104276 NS, posedge D:2104275718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2104276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2108380 NS, posedge D:2108379718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2108380 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2109884 NS, posedge D:2109883759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2109884 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2117804 NS, posedge D:2117803767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2117804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2121740 NS, posedge D:2121739759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2121740 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2123732 NS, posedge D:2123731718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2123732 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2125404 NS, posedge D:2125403718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2125404 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2140284 NS, posedge D:2140283759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2140284 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2141196 NS, posedge D:2141195759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2141196 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2147900 NS, posedge D:2147899718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2147900 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2148644 NS, posedge D:2148643759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2148644 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2161580 NS, posedge D:2161579767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2161580 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2166900 NS, posedge D:2166899718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2166900 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2198500 NS, posedge D:2198499759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2198500 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2198668 NS, posedge D:2198667718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2198668 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2201692 NS, posedge D:2201691759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2201692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2202468 NS, posedge D:2202467718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2202468 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2205388 NS, posedge D:2205387769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 2205388 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2217956 NS, posedge D:2217955759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2217956 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2218260 NS, posedge D:2218259759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2218260 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2221756 NS, posedge D:2221755759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2221756 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2224948 NS, posedge D:2224947759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2224948 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2241212 NS, posedge D:2241211759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2241212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2245636 NS, posedge D:2245635718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2245636 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2271324 NS, posedge D:2271323718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2271324 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2279212 NS, posedge D:2279211759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2279212 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2285916 NS, posedge D:2285915767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2285916 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2294764 NS, posedge D:2294763769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 2294764 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2295628 NS, posedge D:2295627759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2295628 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2316452 NS, posedge D:2316451759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2316452 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2321772 NS, posedge D:2321771759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2321772 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2324980 NS, posedge D:2324979767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2324980 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2335908 NS, posedge D:2335907759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2335908 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2339860 NS, posedge D:2339859759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2339860 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2341228 NS, posedge D:2341227759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2341228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2341396 NS, posedge D:2341395718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2341396 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2345348 NS, posedge D:2345347767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2345348 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2349148 NS, posedge D:2349147718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2349148 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2351884 NS, posedge D:2351883718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2351884 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2355364 NS, posedge D:2355363759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2355364 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2358148 NS, posedge D:2358147769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 2358148 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2360852 NS, posedge D:2360851718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2360852 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2372692 NS, posedge D:2372691759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2372692 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2374820 NS, posedge D:2374819759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2374820 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2376356 NS, posedge D:2376355718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2376356 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2376660 NS, posedge D:2376659718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2376660 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2376844 NS, posedge D:2376843769 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_6_
            Time: 2376844 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2378468 NS, posedge D:2378467759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2378468 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2380612 NS, posedge D:2380611718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2380612 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2391556 NS, posedge D:2391555718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2391556 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2396572 NS, posedge D:2396571718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2396572 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2404476 NS, posedge D:2404475767 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2404476 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2407804 NS, posedge D:2407803759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2407804 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2408276 NS, posedge D:2408275718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2408276 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2412684 NS, posedge D:2412683718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2412684 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2417228 NS, posedge D:2417227759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2417228 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2428796 NS, posedge D:2428795718 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_3_
            Time: 2428796 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2439420 NS, posedge D:2439419759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2439420 NS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& (flag == 1):2448692 NS, posedge D:2448691759 PS,  0.298 : 298 PS,  -0.170 : -170 PS );
            File: /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v, line = 18347
           Scope: testfixture.LBP.temp_reg_1_
            Time: 2448692 NS

Output pixel: 0 ~           0 are correct!

Output pixel         134 are wrong!
Output pixel         137 are wrong!
Output pixel         139 are wrong!
Output pixel         148 are wrong!
Output pixel         149 are wrong!
Output pixel         150 are wrong!
Output pixel         153 are wrong!
Output pixel         155 are wrong!
Output pixel         158 are wrong!
Output pixel         160 are wrong!
Find the wrong pixel reached a total of more than 10 !, Please check the code .....

Output Pixel: 0 ~        1000 are wrong ! The wrong pixel reached a total of         193 or more ! 

Output Pixel: 0 ~        2000 are wrong ! The wrong pixel reached a total of         358 or more ! 

Output Pixel: 0 ~        3000 are wrong ! The wrong pixel reached a total of         489 or more ! 

Output Pixel: 0 ~        4000 are wrong ! The wrong pixel reached a total of         610 or more ! 

Output Pixel: 0 ~        5000 are wrong ! The wrong pixel reached a total of         707 or more ! 

Output Pixel: 0 ~        6000 are wrong ! The wrong pixel reached a total of         823 or more ! 

Output Pixel: 0 ~        7000 are wrong ! The wrong pixel reached a total of         944 or more ! 

Output Pixel: 0 ~        8000 are wrong ! The wrong pixel reached a total of        1037 or more ! 

Output Pixel: 0 ~        9000 are wrong ! The wrong pixel reached a total of        1122 or more ! 

Output Pixel: 0 ~       10000 are wrong ! The wrong pixel reached a total of        1215 or more ! 

Output Pixel: 0 ~       11000 are wrong ! The wrong pixel reached a total of        1323 or more ! 

Output Pixel: 0 ~       12000 are wrong ! The wrong pixel reached a total of        1421 or more ! 

Output Pixel: 0 ~       13000 are wrong ! The wrong pixel reached a total of        1512 or more ! 

Output Pixel: 0 ~       14000 are wrong ! The wrong pixel reached a total of        1599 or more ! 

Output Pixel: 0 ~       15000 are wrong ! The wrong pixel reached a total of        1689 or more ! 

Output Pixel: 0 ~       16000 are wrong ! The wrong pixel reached a total of        1781 or more ! 

Output Pixel: 0 ~       16383 are wrong ! The wrong pixel reached a total of        1802 or more ! 

-----------------------------------------------------

There are        1802 errors!

-----------------------------------------------------

Simulation complete via $finish(1) at time 2451216 NS + 0
../sim/testfixture.v:128       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 13, 2022 at 17:00:23 CST  (total: 00:00:10)
