strict digraph "" {
	node [label="\N"];
	"25:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fea18fe1b90>",
		clk_sens=False,
		fillcolor=gold,
		label="25:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fea18fe1d50>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"Leaf_25:AL"	[def_var="['next_state']",
		label="Leaf_25:AL"];
	"42:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fea18af3350>",
		fillcolor=lightcyan,
		label="42:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"43:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fea18af33d0>",
		fillcolor=turquoise,
		label="43:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"42:CA" -> "43:BL"	[cond="[]",
		lineno=None];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fea18fe1fd0>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3190>",
		fillcolor=cadetblue,
		label="38:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3190>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:IF" -> "38:BS"	[cond="['x']",
		label="(~x)",
		lineno=37];
	"40:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3050>",
		fillcolor=cadetblue,
		label="40:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3050>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:IF" -> "40:BS"	[cond="['x']",
		label="!((~x))",
		lineno=37];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18fe1810>",
		fillcolor=cadetblue,
		label="33:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18fe1810>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"38:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fea18fe1ed0>",
		fillcolor=turquoise,
		label="29:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fea18fe1490>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fea18fe1d90>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:BL" -> "27:CS"	[cond="[]",
		lineno=None];
	"27:CS" -> "42:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fea18fe1e50>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"49:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fea18af3710>",
		fillcolor=lightcyan,
		label="49:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "49:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"35:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fea18fe1f10>",
		fillcolor=lightcyan,
		label="35:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "35:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA" -> "29:BL"	[cond="[]",
		lineno=None];
	"50:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fea18af3790>",
		fillcolor=turquoise,
		label="50:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af37d0>]",
		style=filled,
		typ=Block];
	"49:CA" -> "50:BL"	[cond="[]",
		lineno=None];
	"44:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fea18af3410>",
		fillcolor=springgreen,
		label="44:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"47:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3450>",
		fillcolor=cadetblue,
		label="47:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3450>]",
		style=filled,
		typ=BlockingSubstitution];
	"44:IF" -> "47:BS"	[cond="['x']",
		label="!(x)",
		lineno=44];
	"45:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3590>",
		fillcolor=cadetblue,
		label="45:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18af3590>]",
		style=filled,
		typ=BlockingSubstitution];
	"44:IF" -> "45:BS"	[cond="['x']",
		label=x,
		lineno=44];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fea18fe1f90>",
		fillcolor=turquoise,
		label="36:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:BL" -> "37:IF"	[cond="[]",
		lineno=None];
	"47:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"50:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18fe19d0>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fea18fe19d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"35:CA" -> "36:BL"	[cond="[]",
		lineno=None];
	"43:BL" -> "44:IF"	[cond="[]",
		lineno=None];
	"30:IF" -> "33:BS"	[cond="['x']",
		label="!(x)",
		lineno=30];
	"30:IF" -> "31:BS"	[cond="['x']",
		label=x,
		lineno=30];
	"40:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"45:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
}
