
---------- Begin Simulation Statistics ----------
final_tick                               1760731985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 745523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1378946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   804.80                       # Real time elapsed on the host
host_tick_rate                             2187776986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   600000000                       # Number of instructions simulated
sim_ops                                    1109781328                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.760732                       # Number of seconds simulated
sim_ticks                                1760731985500                       # Number of ticks simulated
system.cpu.Branches                         117584604                       # Number of branches fetched
system.cpu.committedInsts                   600000000                       # Number of instructions committed
system.cpu.committedOps                    1109781328                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3521463971                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3521463971                       # Number of busy cycles
system.cpu.num_cc_register_reads            569287659                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           380041809                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     97480894                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67077225                       # Number of float alu accesses
system.cpu.num_fp_insts                      67077225                       # number of float instructions
system.cpu.num_fp_register_reads             66624089                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              526638                       # number of times the floating registers were written
system.cpu.num_func_calls                     9614146                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1107878541                       # Number of integer alu accesses
system.cpu.num_int_insts                   1107878541                       # number of integer instructions
system.cpu.num_int_register_reads          2085499689                       # number of times the integer registers were read
system.cpu.num_int_register_writes          876773284                       # number of times the integer registers were written
system.cpu.num_load_insts                   121295461                       # Number of load instructions
system.cpu.num_mem_refs                     239676284                       # number of memory refs
system.cpu.num_store_insts                  118380823                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1708828      0.15%      0.15% # Class of executed instruction
system.cpu.op_class::IntAlu                 866132619     78.04%     78.20% # Class of executed instruction
system.cpu.op_class::IntMult                    45435      0.00%     78.20% # Class of executed instruction
system.cpu.op_class::IntDiv                   2228535      0.20%     78.40% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1751      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdAlu                     8280      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdCvt                     7810      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                   13916      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  36      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   6      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.40% # Class of executed instruction
system.cpu.op_class::MemRead                120803435     10.88%     89.29% # Class of executed instruction
system.cpu.op_class::MemWrite                51834416      4.67%     93.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead              492026      0.04%     94.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66546407      6.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1109825563                       # Class of executed instruction
system.cpu.workload.numSyscalls                   197                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8409643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16852345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11126887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22254797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1381                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    230015795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        230015795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    230015795                       # number of overall hits
system.cpu.dcache.overall_hits::total       230015795                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9616700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9616700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9616700                       # number of overall misses
system.cpu.dcache.overall_misses::total       9616700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 711419317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 711419317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 711419317000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 711419317000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    239632495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    239632495                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    239632495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    239632495                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040131                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73977.488848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73977.488848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73977.488848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73977.488848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9173693                       # number of writebacks
system.cpu.dcache.writebacks::total           9173693                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      9616700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9616700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      9616700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9616700                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 701802617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 701802617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 701802617000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 701802617000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72977.488848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72977.488848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72977.488848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72977.488848                       # average overall mshr miss latency
system.cpu.dcache.replacements                9616188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120447970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120447970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       847668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        847668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22131362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22131362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    121295638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    121295638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26108.525980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26108.525980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       847668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       847668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21283694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21283694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25108.525980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25108.525980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109567825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      109567825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8769032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8769032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 689287955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 689287955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    118336857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    118336857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.074102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78604.794121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78604.794121                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8769032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8769032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 680518923000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 680518923000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.074102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.074102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77604.794121                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77604.794121                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.982669                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           239632495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9616700                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.918371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.982669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         488881690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        488881690                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   121295689                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   118380844                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        303429                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        232219                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    799474949                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        799474949                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    799474949                       # number of overall hits
system.cpu.icache.overall_hits::total       799474949                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1511210                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1511210                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1511210                       # number of overall misses
system.cpu.icache.overall_misses::total       1511210                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19822356500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19822356500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19822356500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19822356500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    800986159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    800986159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    800986159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    800986159                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001887                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001887                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001887                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001887                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13116.877535                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13116.877535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13116.877535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13116.877535                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1510699                       # number of writebacks
system.cpu.icache.writebacks::total           1510699                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1511210                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1511210                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1511210                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1511210                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18311146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18311146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18311146500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18311146500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001887                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001887                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12116.877535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12116.877535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12116.877535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12116.877535                       # average overall mshr miss latency
system.cpu.icache.replacements                1510699                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    799474949                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       799474949                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1511210                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1511210                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19822356500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19822356500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    800986159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    800986159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001887                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001887                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13116.877535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13116.877535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1511210                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1511210                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18311146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18311146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12116.877535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12116.877535                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.367900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           800986159                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1511210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            530.029684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.367900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1603483528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1603483528                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   800986213                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1760731985500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1509011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1176197                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2685208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1509011                       # number of overall hits
system.l2.overall_hits::.cpu.data             1176197                       # number of overall hits
system.l2.overall_hits::total                 2685208                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8440503                       # number of demand (read+write) misses
system.l2.demand_misses::total                8442702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2199                       # number of overall misses
system.l2.overall_misses::.cpu.data           8440503                       # number of overall misses
system.l2.overall_misses::total               8442702                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    177868500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 674992436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     675170304500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    177868500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 674992436000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    675170304500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1511210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          9616700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11127910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1511210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         9616700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11127910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.877692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758696                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.877692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758696                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80886.084584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79970.641086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79970.879524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80886.084584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79970.641086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79970.879524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8386922                       # number of writebacks
system.l2.writebacks::total                   8386922                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8440503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8442702                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8440503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8442702                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    155878500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 590587406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 590743284500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    155878500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 590587406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 590743284500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.877692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.758696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.877692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.758696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70886.084584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69970.641086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69970.879524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70886.084584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69970.641086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69970.879524                       # average overall mshr miss latency
system.l2.replacements                        8411022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9173693                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9173693                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9173693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9173693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1510699                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1510699                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1510699                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1510699                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            469616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                469616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8299416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8299416                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662430039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662430039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8769032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8769032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.946446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.946446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79816.464074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79816.464074                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8299416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8299416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579435879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579435879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.946446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.946446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69816.464074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69816.464074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1509011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1509011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    177868500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    177868500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1511210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1511210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80886.084584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80886.084584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    155878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    155878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70886.084584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70886.084584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        706581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            706581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       141087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  12562397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12562397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       847668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        847668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.166441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89040.074564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89040.074564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       141087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       141087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11151527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11151527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.166441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.166441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79040.074564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79040.074564                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32711.296707                       # Cycle average of tags in use
system.l2.tags.total_refs                    22254794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8443790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.635640                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.540925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       201.296127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32387.459656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998270                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186482158                       # Number of tag accesses
system.l2.tags.data_accesses                186482158                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8386922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8440491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005550990500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       523339                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       523339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25193967                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7878088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8442702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8386922                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8442702                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8386922                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8442702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8386922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8442689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 523363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 523356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 523348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 523345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 523348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 523362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 523349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 526035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 523355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 523343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 523341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 523339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 523339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 523342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 523339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       523339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.132327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.637815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       523336    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        523339                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       523339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.025740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.024247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.227635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516678     98.73%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.01%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6456      1.23%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        523339                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               540332928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            536763008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    306.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1760725464500                       # Total gap between requests
system.mem_ctrls.avgGap                     104620.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       140736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    540191424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    536761280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 79930.393244963285                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 306799347.344508111477                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 304851212.121062457561                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2199                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8440503                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8386922                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     65838250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 246532794750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 42371345065250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29940.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29208.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5052073.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       140736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    540192192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     540332928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       140736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       140736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    536763008                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    536763008                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2199                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8440503                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8442702                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8386922                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8386922                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        79930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    306799784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        306879714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        79930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        79930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    304852194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       304852194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    304852194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        79930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    306799784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       611731907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8442690                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8386895                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       527229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       527224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       527847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       527640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       527622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       527997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       527966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       527685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       527898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       528165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       527752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       527754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       527733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       527494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       527583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       527101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       523749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       523858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       524176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       524055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       524065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       524435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       524487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       524305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       524631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       524648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       524227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       524320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       524228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       524013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       523984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       523714                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             88298195500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42213450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       246598633000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10458.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29208.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7654854                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673838                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.67                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1500893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   717.635061                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   479.068232                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   407.750566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       325531     21.69%     21.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        40392      2.69%     24.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48407      3.23%     27.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47312      3.15%     30.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34430      2.29%     33.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55463      3.70%     36.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      2.10%     38.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71816      4.78%     43.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     56.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1500893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             540332160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          536761280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              306.879278                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              304.851212                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5363082480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2850545940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30139439400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21888138600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 138990387120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 304971785970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 419302736640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  923506116150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.501244                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1082929413500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  58794580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 619007992000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5353293540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2845342995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30141367200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21891453300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 138990387120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 304300808190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 419867770560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  923390422905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.435536                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1084407832250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  58794580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 617529573250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             143286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8386922                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22721                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8299416                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8299416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        143286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25295047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25295047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25295047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1077095936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1077095936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1077095936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8442702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8442702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8442702                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50413088500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44415592750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2358878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17560615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1510699                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          466595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8769032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8769032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1511210                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       847668                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4533119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28849588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              33382707                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    193402176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1202585152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1395987328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8411022                       # Total snoops (count)
system.tol2bus.snoopTraffic                 536763008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19538932                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008410                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19537550     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1382      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19538932                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1760731985500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21811790500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2266815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14425050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
