// Seed: 986295303
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  uwire   id_0,
    input  logic   id_1,
    input  supply0 id_2,
    output logic   id_3
);
  initial
    id_5 : begin
      id_5 <= id_1;
    end
  int id_6;
  always @(posedge id_0) begin
    id_3 <= #1 1;
  end
  always @(posedge id_2 == (1)) id_3 = 1;
  module_0(
      id_6, id_6, id_6
  );
  wire id_7;
  always @(posedge 1);
endmodule
