
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v
# synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 119492 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v:4]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v:5]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 37.395 ; free physical = 223722 ; free virtual = 292565
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v:18]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.176 ; gain = 77.535 ; free physical = 223726 ; free virtual = 292570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.176 ; gain = 77.535 ; free physical = 223724 ; free virtual = 292567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.172 ; gain = 85.531 ; free physical = 223723 ; free virtual = 292566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.172 ; gain = 95.531 ; free physical = 223659 ; free virtual = 292503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              320 Bit    Registers := 20    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    320 Bit        Muxes := 40    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              320 Bit    Registers := 20    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    320 Bit        Muxes := 40    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.898 ; gain = 281.258 ; free physical = 223478 ; free virtual = 292327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.902 ; gain = 281.262 ; free physical = 223477 ; free virtual = 292326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1767.766 ; gain = 294.125 ; free physical = 223464 ; free virtual = 292314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 223467 ; free virtual = 292316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 223463 ; free virtual = 292312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 223457 ; free virtual = 292306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 223455 ; free virtual = 292305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 222992 ; free virtual = 291842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 222989 ; free virtual = 291839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    18|
|2     |LUT1   |     1|
|3     |LUT2   |    54|
|4     |LUT3   |     8|
|5     |LUT4   |  6404|
|6     |LUT5   |     7|
|7     |LUT6   |     9|
|8     |FDRE   |  6442|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 12943|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 222989 ; free virtual = 291839
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1767.770 ; gain = 294.129 ; free physical = 222988 ; free virtual = 291838
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1767.773 ; gain = 294.129 ; free physical = 222998 ; free virtual = 291848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'output_logic' is not ideal for floorplanning, since the cellview 'output_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.914 ; gain = 0.000 ; free physical = 222902 ; free virtual = 291751
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 1821.914 ; gain = 348.371 ; free physical = 222959 ; free virtual = 291808
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.594 ; gain = 612.680 ; free physical = 222457 ; free virtual = 291307
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.594 ; gain = 0.000 ; free physical = 222455 ; free virtual = 291304
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.605 ; gain = 0.000 ; free physical = 222442 ; free virtual = 291298
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222359 ; free virtual = 291209

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 117bab74f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222359 ; free virtual = 291208

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 117bab74f

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222359 ; free virtual = 291208
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 117bab74f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222366 ; free virtual = 291216
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13a92e8d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222357 ; free virtual = 291206
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13a92e8d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222353 ; free virtual = 291203
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a308b358

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222356 ; free virtual = 291205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a308b358

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222350 ; free virtual = 291200
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222347 ; free virtual = 291197
Ending Logic Optimization Task | Checksum: 1a308b358

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222361 ; free virtual = 291211

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a308b358

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222353 ; free virtual = 291203

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a308b358

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222352 ; free virtual = 291202

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222352 ; free virtual = 291202
Ending Netlist Obfuscation Task | Checksum: 1a308b358

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222352 ; free virtual = 291201
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2570.668 ; gain = 0.000 ; free physical = 222350 ; free virtual = 291200
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1a308b358
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_logic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2586.660 ; gain = 0.000 ; free physical = 222270 ; free virtual = 291119
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2588.648 ; gain = 1.988 ; free physical = 222240 ; free virtual = 291090
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.906 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2591.648 ; gain = 4.988 ; free physical = 222236 ; free virtual = 291086
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.836 ; gain = 231.188 ; free physical = 222209 ; free virtual = 291059
Power optimization passes: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.836 ; gain = 233.176 ; free physical = 222209 ; free virtual = 291058

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222263 ; free virtual = 291113


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_logic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 6442
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1a308b358

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222261 ; free virtual = 291110
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1a308b358
Power optimization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.836 ; gain = 249.168 ; free physical = 222279 ; free virtual = 291128
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26911216 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a308b358

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222316 ; free virtual = 291166
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1a308b358

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222312 ; free virtual = 291162
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1a308b358

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222324 ; free virtual = 291174
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1a308b358

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222323 ; free virtual = 291173
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a308b358

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222323 ; free virtual = 291173

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222323 ; free virtual = 291173
Ending Netlist Obfuscation Task | Checksum: 1a308b358

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222323 ; free virtual = 291173
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222317 ; free virtual = 291167
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: da1c8e80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222317 ; free virtual = 291167
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222315 ; free virtual = 291164

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90dd981f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222302 ; free virtual = 291152

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f917a310

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222297 ; free virtual = 291146

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f917a310

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222297 ; free virtual = 291146
Phase 1 Placer Initialization | Checksum: f917a310

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222297 ; free virtual = 291146

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f3c2102d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222285 ; free virtual = 291135

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222230 ; free virtual = 291080

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10110a698

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222226 ; free virtual = 291075
Phase 2 Global Placement | Checksum: e98b7cac

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222228 ; free virtual = 291077

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e98b7cac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222221 ; free virtual = 291070

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f59559e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222219 ; free virtual = 291069

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1482ea4ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222227 ; free virtual = 291076

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1482ea4ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222224 ; free virtual = 291074

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14769bac2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222207 ; free virtual = 291056

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1443bf9d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222191 ; free virtual = 291041

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1443bf9d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222200 ; free virtual = 291049
Phase 3 Detail Placement | Checksum: 1443bf9d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222190 ; free virtual = 291040

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17312d54c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net c_data_out[319]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net c_data_out_19, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17312d54c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222200 ; free virtual = 291050
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.803. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15563a31c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222200 ; free virtual = 291049
Phase 4.1 Post Commit Optimization | Checksum: 15563a31c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222200 ; free virtual = 291049

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15563a31c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222199 ; free virtual = 291049

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15563a31c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222199 ; free virtual = 291049

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222199 ; free virtual = 291049
Phase 4.4 Final Placement Cleanup | Checksum: 19ea2997d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222199 ; free virtual = 291049
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19ea2997d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222199 ; free virtual = 291049
Ending Placer Task | Checksum: 13bff0e2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222217 ; free virtual = 291066
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222217 ; free virtual = 291066
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222187 ; free virtual = 291036
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222179 ; free virtual = 291031
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 222161 ; free virtual = 291022
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 61e27faa ConstDB: 0 ShapeSum: da1c8e80 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "matrixC0_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "done_mat_mul" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "done_mat_mul". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "matrixC0_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_9[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_9[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_12[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_12[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_8[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_8[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC9_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC9_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC9_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC9_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC9_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC9_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC9_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC9_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_9[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_9[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_8[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_8[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_12[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_12[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_12[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_12[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_16[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_16[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_19[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_19[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_9[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_9[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_8[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_8[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC10_18[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC10_18[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_12[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_12[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC19_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC19_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC19_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC19_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC19_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC19_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC19_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC19_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_9[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_9[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_8[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_8[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC6_12[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC6_12[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_8[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_8[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC8_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC8_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC11_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC11_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC11_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC11_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC11_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC11_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC11_10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC11_10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC13_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC13_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC2_19[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC2_19[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_19[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_19[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_18[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_18[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_17[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_17[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC0_16[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC0_16[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1596de889

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221847 ; free virtual = 290696
Post Restoration Checksum: NetGraph: 7d3fcd2e NumContArr: dc2e1b5b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1596de889

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221853 ; free virtual = 290703

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1596de889

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221813 ; free virtual = 290663

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1596de889

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221813 ; free virtual = 290663
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dc27fe19

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221817 ; free virtual = 290667
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.985  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a1f9e9d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221813 ; free virtual = 290663

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 176f28908

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221798 ; free virtual = 290648

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 744
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.660  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d6fbf90a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290636
Phase 4 Rip-up And Reroute | Checksum: 1d6fbf90a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290636

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d6fbf90a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290636

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d6fbf90a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290636
Phase 5 Delay and Skew Optimization | Checksum: 1d6fbf90a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290636

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16fb0a332

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.660  | TNS=0.000  | WHS=0.122  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16fb0a332

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290637
Phase 6 Post Hold Fix | Checksum: 16fb0a332

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290637

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.475665 %
  Global Horizontal Routing Utilization  = 0.58308 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1132767ff

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221788 ; free virtual = 290638

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1132767ff

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221787 ; free virtual = 290637

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13bcb3cd7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221785 ; free virtual = 290635

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.660  | TNS=0.000  | WHS=0.122  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13bcb3cd7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221785 ; free virtual = 290635
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221821 ; free virtual = 290671

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221821 ; free virtual = 290671
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221821 ; free virtual = 290671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221813 ; free virtual = 290666
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2819.836 ; gain = 0.000 ; free physical = 221801 ; free virtual = 290664
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2930.559 ; gain = 0.000 ; free physical = 221693 ; free virtual = 290543
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 01:57:20 2022...
