From dba5405d9c9701e06d547e1c4f5aa9402f97f82c Mon Sep 17 00:00:00 2001
From: "Radu Pirea (NXP OSS)" <radu-nicolae.pirea@oss.nxp.com>
Date: Mon, 16 May 2022 12:51:08 +0300
Subject: [PATCH 03/30] arm: s32-cc: remove cmu header

Issue: ALB-8491

Upstream-Status: Pending 

Signed-off-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/mach-s32/s32-cc/include/cmu.h | 141 -------------------------
 1 file changed, 141 deletions(-)
 delete mode 100644 arch/arm/mach-s32/s32-cc/include/cmu.h

diff --git a/arch/arm/mach-s32/s32-cc/include/cmu.h b/arch/arm/mach-s32/s32-cc/include/cmu.h
deleted file mode 100644
index 5b07d75ba2..0000000000
--- a/arch/arm/mach-s32/s32-cc/include/cmu.h
+++ /dev/null
@@ -1,141 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0+ */
-/*
- * Copyright 2021-2022 NXP
- */
-
-#ifndef __S32_CMU_H
-#define __S32_CMU_H
-
-#include <common.h>
-
-#ifndef __STR
-#define __STR(x) #x
-#endif
-#ifndef STR
-#define STR(x) __STR(x)
-#endif
-
-#define FIRC_VARIATION			6.0f
-#define FXOSC_VARIATION			0.5f
-#define PERIPH_VARIATION		0.5f
-
-#define FIRC_FREQ			((double)48)
-#define FXOSC_FREQ			((double)40)
-#define SIRC_FREQ			((double)0.032)
-
-#define	CMU_BASE_ADDR			(0x4005C000)
-
-#define CMU(ID, REF_CLK, MON_CLK, REF_FRQ, EXP_FRQ, REF_VAR, MON_VAR, FC) \
-{\
-	.addr = CMU_BASE_ADDR + 0x20 * (ID),\
-	.ref_clk = (REF_CLK),\
-	.mon_clk = (MON_CLK),\
-	.ref_name = STR(REF_CLK),\
-	.mon_name = STR(MON_CLK),\
-	.ref_freq = (REF_FRQ),\
-	.has_exp_range = false,\
-	.exp_freq = (EXP_FRQ),\
-	.ref_var = (REF_VAR),\
-	.mon_var = (MON_VAR),\
-	.fc = (FC),\
-}
-
-#define CMU_EXP_RANGE(ID, REF_CLK, MON_CLK, REF_FRQ, EXP_MIN, EXP_MAX,\
-		      REF_VAR, MON_VAR, FC) \
-{\
-	.addr = CMU_BASE_ADDR + 0x20 * (ID),\
-	.ref_clk = (REF_CLK),\
-	.mon_clk = (MON_CLK),\
-	.ref_name = STR(REF_CLK),\
-	.mon_name = STR(MON_CLK),\
-	.ref_freq = (REF_FRQ),\
-	.has_exp_range = true,\
-	.exp_range = { .min = (EXP_MIN), .max = (EXP_MAX) },\
-	.ref_var = (REF_VAR),\
-	.mon_var = (MON_VAR),\
-	.fc = (FC),\
-}
-
-#define FXOSC_PERIPH_CMU_FC(ID, MON, MON_FRQ) \
-	CMU(ID, FXOSC, MON, FXOSC_FREQ, MON_FRQ, \
-			FXOSC_VARIATION, PERIPH_VARIATION, true)
-
-#define FXOSC_PERIPH_CMU_FC_RANGE(ID, MON, MIN_FRQ, MAX_FRQ) \
-	CMU_EXP_RANGE(ID, FXOSC, MON, FXOSC_FREQ, MIN_FRQ, MAX_FRQ, \
-			FXOSC_VARIATION, PERIPH_VARIATION, true)
-
-#define FIRC_PERIPH_CMU_FC(ID, MON, MON_FRQ) \
-	CMU(ID, FIRC, MON, FIRC_FREQ, MON_FRQ, \
-			FIRC_VARIATION, PERIPH_VARIATION, true)
-
-#define FXOSC_PERIPH_CMU_FM(ID, MON, MON_FRQ) \
-	CMU(ID, FXOSC, MON, FXOSC_FREQ, MON_FRQ, \
-			0, 0, false)
-
-#define FIRC_PERIPH_CMU_FM(ID, MON, MON_FRQ) \
-	CMU(ID, FIRC, MON, FIRC_FREQ, MON_FRQ, \
-			0, 0, false)
-
-enum cmu_fc_clk {
-	FIRC,
-	FXOSC,
-	SIRC,
-	XBAR_M7_0,
-	XBAR_M7_1,
-	XBAR_M7_2,
-	XBAR_M7_3,
-	XBAR_DIV3,
-	SERDES_REF,
-	PER,
-	CAN_PE,
-	LIN,
-	QSPI_1X,
-	SDHC,
-	DDR,
-	SPI,
-	A53_CORE,
-	ACCEL3,
-	ACCEL4_0,
-	ACCEL4_1,
-	MIPICSI2_0,
-	MIPICSI2_2,
-	GMAC_TS,
-	GMAC_0_TX,
-	GMAC_0_RX,
-	GMAC_1_TX,
-	GMAC_1_RX,
-	PFE_SYS,
-	PFE_MAC_0_TX,
-	PFE_MAC_0_RX,
-	PFE_MAC_1_TX,
-	PFE_MAC_1_RX,
-	PFE_MAC_2_TX,
-	PFE_MAC_2_RX,
-	FTM_0_REF,
-	FTM_1_REF,
-	FLEXRAY_PE,
-};
-
-struct cmu {
-	uintptr_t addr;
-	enum cmu_fc_clk ref_clk;
-	enum cmu_fc_clk mon_clk;
-	const char *ref_name;
-	const char *mon_name;
-	double ref_freq;
-	bool has_exp_range;
-	union {
-		double exp_freq;
-		struct {
-			double min;
-			double max;
-		} exp_range;
-	};
-	double ref_var;
-	double mon_var;
-	bool fc;
-};
-
-struct cmu *get_cmu_block(int index);
-int get_cmu_blocks_number(void);
-#endif
-- 
2.17.1

