INFO:sim:172 - Generating IP...
WARNING:sim:830 - The working directory for this project is located on a
   UNC-mounted drive.  To ensure generation completes successfully, you should
   locate your working directory on a drive which is identified by a drive
   letter.  You can change this path in the Project Options dialog.
ERROR:sim - The Memory Initialization vector can contain between 1 to Write
Resolving generics for 'ROM16X8'...
Applying external generics to 'ROM16X8'...
Delivering associated files for 'ROM16X8'...
Delivering EJava files for 'ROM16X8'...
Generating implementation netlist for 'ROM16X8'...
INFO:sim - Pre-processing HDL files for 'ROM16X8'...
Running synthesis for 'ROM16X8'
Running ngcbuild...
Writing VHO instantiation template for 'ROM16X8'...
Writing VHDL behavioral simulation model for 'ROM16X8'...
WARNING:sim - Overwriting existing file
   //VBOXSVR/vhdl/practica_video_imagen/ROM_XILINIX/ipcore_dir/tmp/_cg/ROM16X8/d
   oc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
//VBOXSVR/vhdl/practica_video_imagen/ROM_XILINIX/ipcore_dir/tmp/_cg/ROM16X8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM16X8'...
Generating metadata file...
Generating ISE project file for 'ROM16X8'...
Generating ISE project...
XCO file found: ROM16X8.xco
XMDF file found: ROM16X8_xmdf.tcl
Adding ROM16X8.asy -view all -origin_type imported
Adding ROM16X8.ngc -view all -origin_type created
Checking file "./ROM16X8.ngc" for project device match ...
File "./ROM16X8.ngc" device information matches project device.
Adding ROM16X8.sym -view all -origin_type imported
Adding ROM16X8.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "//VBOXSVR/vhdl/practica_video_imagen/ROM_XILINIX/ipcore_dir/tmp/_cg/ROM16X8.
   vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding ROM16X8.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM16X8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM16X8'.
