# Compile of adder_4bit.v was successful.
# Compile of adder_16bit_tb.sv was successful.
# Compile of addsub_4bit_sat.v was successful.
# Compile of addsub_4bit_tb.sv was successful.
# Compile of addsub_16bit.v was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of Control.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of dmemory.v was successful.
# Compile of FA.v was successful.
# Compile of ForwardingUnit.v was successful.
# Compile of hazard.v was successful.
# Compile of imemory.v was successful.
# Compile of LW_SW_tb.sv was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v was successful.
# Compile of PC_control_tb.sv was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of project-phase2-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Shifter.v was successful.
# Compile of Shifter_tb.sv was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 30 compiles, 0 failed with no errors.
vsim -gui work.cpu_ptb
# vsim -gui work.cpu_ptb 
# Start time: 20:07:40 on Apr 06,2024
# Loading work.cpu_ptb
# Loading work.cpu
# Loading work.imemory1c
# Loading work.addsub_16bit
# Loading work.adder_4bit
# Loading work.PC_control
# Loading work.hazard
# Loading work.Control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.WriteDecoder_4_16
# Loading work.dff
# Loading work.ALU
# Loading work.Shifter
# Loading work.RED
# Loading work.PADDSB
# Loading work.adder_4bit_sat
# Loading work.ForwardingUnit
# Loading work.dmemory1c
# Loading work.Register
# Loading work.BitCell
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_ptb/DUT/clk \
sim:/cpu_ptb/DUT/rst_n \
sim:/cpu_ptb/DUT/hlt \
sim:/cpu_ptb/DUT/pc \
sim:/cpu_ptb/DUT/RegWrite \
sim:/cpu_ptb/DUT/MemRead \
sim:/cpu_ptb/DUT/MemWrite \
sim:/cpu_ptb/DUT/Branch \
sim:/cpu_ptb/DUT/MemtoReg \
sim:/cpu_ptb/DUT/ALUSrc \
sim:/cpu_ptb/DUT/pcs_select \
sim:/cpu_ptb/DUT/hlt_select \
sim:/cpu_ptb/DUT/ALUSrc8bit \
sim:/cpu_ptb/DUT/LoadByte \
sim:/cpu_ptb/DUT/BranchReg \
sim:/cpu_ptb/DUT/IF_pc_out \
sim:/cpu_ptb/DUT/IF_instruction \
sim:/cpu_ptb/DUT/IF_pc_increment \
sim:/cpu_ptb/DUT/IF_pc_choose \
sim:/cpu_ptb/DUT/ID_instruction \
sim:/cpu_ptb/DUT/ID_instruction_or_nop \
sim:/cpu_ptb/DUT/ID_pc_increment \
sim:/cpu_ptb/DUT/ID_pc_branch \
sim:/cpu_ptb/DUT/ID_reg_datain \
sim:/cpu_ptb/DUT/ID_dataout1 \
sim:/cpu_ptb/DUT/ID_dataout2 \
sim:/cpu_ptb/DUT/Opcode \
sim:/cpu_ptb/DUT/ID_rs \
sim:/cpu_ptb/DUT/ID_rd \
sim:/cpu_ptb/DUT/ID_rt \
sim:/cpu_ptb/DUT/imm8bit \
sim:/cpu_ptb/DUT/imm9bit \
sim:/cpu_ptb/DUT/sextimm \
sim:/cpu_ptb/DUT/ccc \
sim:/cpu_ptb/DUT/reg1 \
sim:/cpu_ptb/DUT/reg2 \
sim:/cpu_ptb/DUT/Stall \
sim:/cpu_ptb/DUT/RegWrite_NOP \
sim:/cpu_ptb/DUT/MemtoReg_NOP \
sim:/cpu_ptb/DUT/pcs_select_NOP \
sim:/cpu_ptb/DUT/MemRead_NOP \
sim:/cpu_ptb/DUT/MemWrite_NOP \
sim:/cpu_ptb/DUT/ALUSrc_NOP \
sim:/cpu_ptb/DUT/ALUSrc8bit_NOP \
sim:/cpu_ptb/DUT/hlt_select_NOP \
sim:/cpu_ptb/DUT/ID_dataout1_NOP \
sim:/cpu_ptb/DUT/ID_dataout2_NOP \
sim:/cpu_ptb/DUT/sextimm_NOP \
sim:/cpu_ptb/DUT/ID_rs_NOP \
sim:/cpu_ptb/DUT/ID_rt_NOP \
sim:/cpu_ptb/DUT/ID_rd_NOP \
sim:/cpu_ptb/DUT/Opcode_NOP \
sim:/cpu_ptb/DUT/EX_dataout1 \
sim:/cpu_ptb/DUT/EX_dataout2 \
sim:/cpu_ptb/DUT/EX_sextimm \
sim:/cpu_ptb/DUT/EX_rs \
sim:/cpu_ptb/DUT/EX_rd \
sim:/cpu_ptb/DUT/EX_rt \
sim:/cpu_ptb/DUT/EX_ALUop \
sim:/cpu_ptb/DUT/EX_ALUSrc \
sim:/cpu_ptb/DUT/EX_ALUSrc8bit \
sim:/cpu_ptb/DUT/EX_MemRead \
sim:/cpu_ptb/DUT/EX_MemWrite \
sim:/cpu_ptb/DUT/EX_pcs_select \
sim:/cpu_ptb/DUT/EX_MemtoReg \
sim:/cpu_ptb/DUT/EX_RegWrite \
sim:/cpu_ptb/DUT/EX_hlt_select \
sim:/cpu_ptb/DUT/Flags \
sim:/cpu_ptb/DUT/aluin2 \
sim:/cpu_ptb/DUT/EX_aluout \
sim:/cpu_ptb/DUT/ALUFwdIn1 \
sim:/cpu_ptb/DUT/ALUFwdIn2 \
sim:/cpu_ptb/DUT/destReg \
sim:/cpu_ptb/DUT/ALUFwd1 \
sim:/cpu_ptb/DUT/ALUFwd2 \
sim:/cpu_ptb/DUT/MEM_aluout \
sim:/cpu_ptb/DUT/MEM_dmem_in \
sim:/cpu_ptb/DUT/MEM_destReg \
sim:/cpu_ptb/DUT/MEM_mem_out \
sim:/cpu_ptb/DUT/MEMFwdIn \
sim:/cpu_ptb/DUT/MEM_MemRead \
sim:/cpu_ptb/DUT/MEM_MemWrite \
sim:/cpu_ptb/DUT/MEM_pcs_select \
sim:/cpu_ptb/DUT/MEM_MemtoReg \
sim:/cpu_ptb/DUT/MEM_RegWrite \
sim:/cpu_ptb/DUT/MEM_hlt_select \
sim:/cpu_ptb/DUT/MEMFwd \
sim:/cpu_ptb/DUT/WB_mem_out \
sim:/cpu_ptb/DUT/WB_aluout \
sim:/cpu_ptb/DUT/WB_destReg \
sim:/cpu_ptb/DUT/WB_pcs_select \
sim:/cpu_ptb/DUT/WB_MemtoReg \
sim:/cpu_ptb/DUT/WB_RegWrite \
sim:/cpu_ptb/DUT/WB_hlt_select \
sim:/cpu_ptb/DUT/error \
sim:/cpu_ptb/DUT/Flush
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pokem  Hostname: PC-SHAWN  ProcessID: 111232
#           Attempting to use alternate WLF file "./wlft7d0j1q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7d0j1q
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase2-testbench.v(123)
#    Time: 1705 ps  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at C:/Users/pokem/ece552-group-project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase2-testbench.v(123)
#    Time: 1705 ps  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at C:/Users/pokem/ece552-group-project/project-phase2-testbench.v line 123
add wave -position insertpoint sim:/cpu_ptb/DUT/regfile/*
restart
# Closing VCD file "dump.vcd"
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase2-testbench.v(123)
#    Time: 1705 ps  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at C:/Users/pokem/ece552-group-project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase2-testbench.v(123)
#    Time: 1705 ps  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at C:/Users/pokem/ece552-group-project/project-phase2-testbench.v line 123
# Compile of project-phase2-testbench.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_ptb
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase2-testbench.v(123)
#    Time: 1705 ps  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at C:/Users/pokem/ece552-group-project/project-phase2-testbench.v line 123
# Compile of imemory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.imemory1c
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase2-testbench.v(123)
#    Time: 2105 ps  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at C:/Users/pokem/ece552-group-project/project-phase2-testbench.v line 123
