# CA_02-5_stage_CPU
This is our CA class' second homework and this code is the 1.0 version of our 5_stage_CPU.

## v2.0
10.9 finish correcting the bug in former code by JiMin Han. Add new instruction SLTU for FUNC test1. 

## v3.0
10.17 solve the data correlation(stoll and forwarding) and Pass FUNC test2.


10.18 Correct B instruction's Bypath.

## v4.0
10.31 Pass the final performance and function test.
Our final score is:


135MHz


Coremark/MHz : 2.30


DMIPS/MHz    : 1.094

## v5.0
11.18 MyCPU: Now I can answer the interrupt and exception!