
---------- Begin Simulation Statistics ----------
final_tick                               399786184529                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133448                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674772                       # Number of bytes of host memory used
host_op_rate                                   245836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   749.36                       # Real time elapsed on the host
host_tick_rate                              533506116                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.399786                       # Number of seconds simulated
sim_ticks                                399786184529                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.993796                       # CPI: cycles per instruction
system.cpu.discardedOps                          4449                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       380327023                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.166839                       # IPC: instructions per cycle
system.cpu.numCycles                        599379587                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380904     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218801                       # Class of committed instruction
system.cpu.tickCycles                       219052564                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5259858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2630831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263077                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            432                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658335                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650037                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1465                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650221                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648791                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986573                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2730                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              180                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81118645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118645                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118691                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262113                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 557918214364                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 557918214364                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 557918214364                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 557918214364                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380804                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106026.013697                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106026.013697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106025.509974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106025.509974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2630620                       # number of writebacks
system.cpu.dcache.writebacks::total           2630620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631855                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 272900942947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 272900942947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 272902553085                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 272902553085                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103692.072066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103692.072066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103692.092872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103692.092872                       # average overall mshr miss latency
system.cpu.dcache.replacements                2630831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22763376                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22763376                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91053.504000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91053.504000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20878434                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20878434                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91572.078947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91572.078947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 557895450988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 557895450988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106026.725070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106026.725070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 272880064513                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 272880064513                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103693.122129                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103693.122129                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1610138                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1610138                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.211268                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.211268                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107342.533333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107342.533333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.364666                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            203435                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.364666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         348155343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        348155343                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071383                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086595                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32053161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32053161                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32053161                       # number of overall hits
system.cpu.icache.overall_hits::total        32053161                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           391                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37335325                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37335325                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37335325                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37335325                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95486.764706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95486.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95486.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95486.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36813731                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36813731                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36813731                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36813731                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94152.764706                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94152.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94152.764706                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94152.764706                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32053161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32053161                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           391                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37335325                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37335325                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95486.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95486.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36813731                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36813731                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94152.764706                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94152.764706                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           328.609541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          81978.393862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             99383                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   328.609541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.320908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.320908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.381836                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128214599                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128214599                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 399786184529                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218801                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   44                       # number of demand (read+write) hits
system.l2.demand_hits::total                       59                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                  44                       # number of overall hits
system.l2.overall_hits::total                      59                       # number of overall hits
system.l2.demand_misses::.cpu.inst                376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631811                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               376                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631811                       # number of overall misses
system.l2.overall_misses::total               2632187                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35793221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 267635383483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267671176704                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35793221                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 267635383483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267671176704                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631855                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631855                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.961637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999978                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.961637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999978                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95194.736702                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101692.478481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101691.550298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95194.736702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101692.478481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101691.550298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627531                       # number of writebacks
system.l2.writebacks::total                   2627531                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30614260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 231650298117                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 231680912377                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30614260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 231650298117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 231680912377                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.959079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.959079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81638.026667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88019.552405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88018.643245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81638.026667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88019.552405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88018.643245                       # average overall mshr miss latency
system.l2.replacements                        2628102                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2630620                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2630620                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2630620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2630620                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 267613984122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  267613984122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101692.307213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101692.307213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 231632092415                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 231632092415                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88019.323726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88019.323726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35793221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35793221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.961637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.961637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95194.736702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95194.736702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30614260                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30614260                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.959079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.959079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81638.026667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81638.026667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21399361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21399361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.847737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103880.393204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103880.393204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18205702                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18205702                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.823045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91028.510000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91028.510000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4066.859068                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999470                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.015065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.615899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4064.228104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23684266                       # Number of tag accesses
system.l2.tags.data_accesses                 23684266                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000305451676                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       315938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       315939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10302020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4951953                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264360                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255062                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264360                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255062                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  98078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 213793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 316527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 316208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 316209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 315941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 316188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 317008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 316761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 315941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 315939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 315940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 315940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 315939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 315941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 192378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       315939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.662584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.611149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.450794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        315935    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        315939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       315938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.633099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.620907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.647478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           135262     42.81%     42.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17           168853     53.44%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6379      2.02%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3956      1.25%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              899      0.28%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              589      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        315938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336919040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336323968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    842.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    841.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  399786132503                       # Total gap between requests
system.mem_ctrls.avgGap                      76009.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        48000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336871040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336322304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 120064.178947429682                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 842628017.265973806381                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 841255443.572246789932                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          750                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263610                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255062                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25636252                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 212088886716                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 9757929429748                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34181.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40293.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1856862.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        48000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336871040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336919040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336323968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336323968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          375                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631805                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       120064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    842628017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        842748081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       120064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       120064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    841259606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       841259606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    841259606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       120064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    842628017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1684007687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264360                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255036                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113407772968                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321800000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       212114522968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21542.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40292.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4794423                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4749733                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       975239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   690.334197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   468.095440                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   409.128280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       148693     15.25%     15.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       112115     11.50%     26.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        31006      3.18%     29.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        35341      3.62%     33.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        28114      2.88%     36.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        34763      3.56%     39.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        29027      2.98%     42.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        27251      2.79%     45.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       528929     54.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       975239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336919040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336322304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              842.748081                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              841.255444                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3492074040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1856077575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796621200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717857240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31558690800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  94651769520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  73811141760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  237884232135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   595.028646                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 187766826353                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13349700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 198669658176                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3471139560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1844954430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18790909200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713399360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 31558690800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  94125329490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  74254459680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  237758882520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.715105                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 188974842973                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13349700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 197461641556                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627531                       # Transaction distribution
system.membus.trans_dist::CleanEvict              147                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           575                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7892038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7892038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673243008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673243008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632180                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         28818766030                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24481183352                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5258151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631612                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           391                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7894541                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7895323                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673596800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673646848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2628102                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336323968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5260348                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5259856     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    492      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5260348                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 399786184529                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10528966519                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1304651                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8777240421                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
