{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 20:16:30 2018 " "Info: Processing started: Fri Dec 07 20:16:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[12\] HEX4\[1\] 14.619 ns Longest " "Info: Longest tpd from source pin \"SW\[12\]\" to destination pin \"HEX4\[1\]\" is 14.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[12\] 1 PIN PIN_N18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_N18; Fanout = 6; PIN Node = 'SW\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.391 ns) + CELL(0.416 ns) 7.659 ns mux_3bit_8to1:M7\|m_0\[6\]~15 2 COMB LCCOMB_X2_Y32_N30 3 " "Info: 2: + IC(6.391 ns) + CELL(0.416 ns) = 7.659 ns; Loc. = LCCOMB_X2_Y32_N30; Fanout = 3; COMB Node = 'mux_3bit_8to1:M7\|m_0\[6\]~15'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.807 ns" { SW[12] mux_3bit_8to1:M7|m_0[6]~15 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 8.068 ns mux_3bit_8to1:M4\|m_0\[5\]~13 3 COMB LCCOMB_X2_Y32_N2 2 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 8.068 ns; Loc. = LCCOMB_X2_Y32_N2; Fanout = 2; COMB Node = 'mux_3bit_8to1:M4\|m_0\[5\]~13'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { mux_3bit_8to1:M7|m_0[6]~15 mux_3bit_8to1:M4|m_0[5]~13 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.438 ns) 8.976 ns mux_3bit_8to1:M4\|M\[0\]~11 4 COMB LCCOMB_X1_Y32_N6 3 " "Info: 4: + IC(0.470 ns) + CELL(0.438 ns) = 8.976 ns; Loc. = LCCOMB_X1_Y32_N6; Fanout = 3; COMB Node = 'mux_3bit_8to1:M4\|M\[0\]~11'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { mux_3bit_8to1:M4|m_0[5]~13 mux_3bit_8to1:M4|M[0]~11 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.438 ns) 9.713 ns char_7seg:H4\|Display\[2\]~9 5 COMB LCCOMB_X1_Y32_N18 2 " "Info: 5: + IC(0.299 ns) + CELL(0.438 ns) = 9.713 ns; Loc. = LCCOMB_X1_Y32_N18; Fanout = 2; COMB Node = 'char_7seg:H4\|Display\[2\]~9'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { mux_3bit_8to1:M4|M[0]~11 char_7seg:H4|Display[2]~9 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(2.672 ns) 14.619 ns HEX4\[1\] 6 PIN PIN_B25 0 " "Info: 6: + IC(2.234 ns) + CELL(2.672 ns) = 14.619 ns; Loc. = PIN_B25; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { char_7seg:H4|Display[2]~9 HEX4[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.966 ns ( 33.97 % ) " "Info: Total cell delay = 4.966 ns ( 33.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.653 ns ( 66.03 % ) " "Info: Total interconnect delay = 9.653 ns ( 66.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "14.619 ns" { SW[12] mux_3bit_8to1:M7|m_0[6]~15 mux_3bit_8to1:M4|m_0[5]~13 mux_3bit_8to1:M4|M[0]~11 char_7seg:H4|Display[2]~9 HEX4[1] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "14.619 ns" { SW[12] {} SW[12]~combout {} mux_3bit_8to1:M7|m_0[6]~15 {} mux_3bit_8to1:M4|m_0[5]~13 {} mux_3bit_8to1:M4|M[0]~11 {} char_7seg:H4|Display[2]~9 {} HEX4[1] {} } { 0.000ns 0.000ns 6.391ns 0.259ns 0.470ns 0.299ns 2.234ns } { 0.000ns 0.852ns 0.416ns 0.150ns 0.438ns 0.438ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 20:16:30 2018 " "Info: Processing ended: Fri Dec 07 20:16:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
