#ifndef __CH_CONFIG_CMIF_H__
#define __CH_CONFIG_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_CH_CONFIG_REG_BASE                                       (CMIF_RAKE_CH_CONFIG_OFFSET)
#define CMIF_CHANNEL_EN_C0                                            (CMIF_CH_CONFIG_REG_BASE + 0x0000)
#define CMIF_CHANNEL_EN_C1                                            (CMIF_CH_CONFIG_REG_BASE + 0x0004)
#define CMIF_CHANNEL_EN_C2                                            (CMIF_CH_CONFIG_REG_BASE + 0x0008)
#define CMIF_SKIP_CHANNEL_EN_C0                                       (CMIF_CH_CONFIG_REG_BASE + 0x000C)
#define CMIF_LIGHT_CPICH_CFG                                          (CMIF_CH_CONFIG_REG_BASE + 0x0010)
#define CMIF_PCCPCH_CFG                                               (CMIF_CH_CONFIG_REG_BASE + 0x0014)
#define CMIF_CPICH_CFG_C0_RL(i)                                       (CMIF_CH_CONFIG_REG_BASE + 0x0018 + ((i) * 0x4))
#define CMIF_CPICH_CFG_C1_RL(i)                                       (CMIF_CH_CONFIG_REG_BASE + 0x0030 + ((i) * 0x4))
#define CMIF_CPICH_CFG_C2                                             (CMIF_CH_CONFIG_REG_BASE + 0x0048)
#define CMIF_PHCH0_CFG0_C0_RL(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x004C + ((i) * 0x4))
#define CMIF_PHCH0_CFG0_C1_RL(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x0064 + ((i) * 0x4))
#define CMIF_PHCH0_CFG1_C0_RL(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x0074 + ((i) * 0x4))
#define CMIF_PHCH0_CFG1_C1_RL(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x008C + ((i) * 0x4))
#define CMIF_PHCH0_SLT_FMT_C0_RL(i)                                   (CMIF_CH_CONFIG_REG_BASE + 0x009C + ((i) * 0x4))
#define CMIF_PHCH0_SLT_FMT_C1_RL(i)                                   (CMIF_CH_CONFIG_REG_BASE + 0x00B4 + ((i) * 0x4))
#define CMIF_PHCH1_CFG0_C0_RL(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x00C4 + ((i) * 0x4))
#define CMIF_PHCH1_CFG1_C0                                            (CMIF_CH_CONFIG_REG_BASE + 0x00DC)
#define CMIF_PHCH1_SLT_FMT_C0                                         (CMIF_CH_CONFIG_REG_BASE + 0x00E0)
#define CMIF_PHCH2_CFG0_C0_RL(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x00E4 + ((i) * 0x4))
#define CMIF_PHCH2_CFG1_C0                                            (CMIF_CH_CONFIG_REG_BASE + 0x00FC)
#define CMIF_ICH_FMT_C0                                               (CMIF_CH_CONFIG_REG_BASE + 0x0100)
#define CMIF_HSSCCH_CFG_CH(i)                                         (CMIF_CH_CONFIG_REG_BASE + 0x0104 + ((i) * 0x4))
#define CMIF_TGT_HSSCCH_CFG_C0                                        (CMIF_CH_CONFIG_REG_BASE + 0x0134)
#define CMIF_AGCH_CFG_C(i)                                            (CMIF_CH_CONFIG_REG_BASE + 0x0138 + ((i) * 0x4))
#define CMIF_HIRGCH_CFG_CH(i)                                         (CMIF_CH_CONFIG_REG_BASE + 0x0140 + ((i) * 0x4))
#define CMIF_PCCPCH_OFFSET                                            (CMIF_CH_CONFIG_REG_BASE + 0x0160)
#define CMIF_PHCH0_OFFSET_C0                                          (CMIF_CH_CONFIG_REG_BASE + 0x0164)
#define CMIF_PHCH1_OFFSET_C0                                          (CMIF_CH_CONFIG_REG_BASE + 0x0168)
#define CMIF_PHCH2_OFFSET_C0                                          (CMIF_CH_CONFIG_REG_BASE + 0x016C)
#define CMIF_HSSCCH_OFFSET_C(i)                                       (CMIF_CH_CONFIG_REG_BASE + 0x0170 + ((i) * 0x4))
#define CMIF_TGT_HSSCCH_OFFSET_C0                                     (CMIF_CH_CONFIG_REG_BASE + 0x017C)
#define CMIF_AGCH_OFFSET_C(i)                                         (CMIF_CH_CONFIG_REG_BASE + 0x0180 + ((i) * 0x4))
#define CMIF_HIRGCH_OFFSET_CH(i)                                      (CMIF_CH_CONFIG_REG_BASE + 0x0188 + ((i) * 0x4))
#define CMIF_SCID_LIGHT                                               (CMIF_CH_CONFIG_REG_BASE + 0x01A8)
#define CMIF_SCID_C0_RL(i)                                            (CMIF_CH_CONFIG_REG_BASE + 0x01AC + ((i) * 0x4))
#define CMIF_SCID_C1_RL(i)                                            (CMIF_CH_CONFIG_REG_BASE + 0x01C4 + ((i) * 0x4))
#define CMIF_SCID_C2                                                  (CMIF_CH_CONFIG_REG_BASE + 0x01DC)
#define CMIF_SCID_TGT_HS_C0                                           (CMIF_CH_CONFIG_REG_BASE + 0x01E0)
#define CMIF_RLID_C(i)                                                (CMIF_CH_CONFIG_REG_BASE + 0x01E4 + ((i) * 0x4))
#define CMIF_PHCH_CC_MAP                                              (CMIF_CH_CONFIG_REG_BASE + 0x01EC)
#define CMIF_DSDS_CHANNEL_EN                                          (CMIF_CH_CONFIG_REG_BASE + 0x01F0)
#define CMIF_DSDS_SKIP_CHANNEL_EN                                     (CMIF_CH_CONFIG_REG_BASE + 0x01F4)
#define CMIF_DSDS_CPICH_CFG                                           (CMIF_CH_CONFIG_REG_BASE + 0x01F8)
#define CMIF_DSDS_PHCH0_CFG0                                          (CMIF_CH_CONFIG_REG_BASE + 0x01FC)
#define CMIF_DSDS_PHCH0_CFG1                                          (CMIF_CH_CONFIG_REG_BASE + 0x0200)
#define CMIF_DSDS_PHCH0_SLT_FMT                                       (CMIF_CH_CONFIG_REG_BASE + 0x0204)
#define CMIF_DSDS_PHCH1_CFG0                                          (CMIF_CH_CONFIG_REG_BASE + 0x0208)
#define CMIF_DSDS_PHCH1_CFG1                                          (CMIF_CH_CONFIG_REG_BASE + 0x020C)
#define CMIF_DSDS_PHCH1_SLT_FMT                                       (CMIF_CH_CONFIG_REG_BASE + 0x0210)
#define CMIF_DSDS_PHCH2_CFG0                                          (CMIF_CH_CONFIG_REG_BASE + 0x0214)
#define CMIF_DSDS_PHCH2_CFG1                                          (CMIF_CH_CONFIG_REG_BASE + 0x0218)
#define CMIF_DSDS_ICH_FMT                                             (CMIF_CH_CONFIG_REG_BASE + 0x021C)
#define CMIF_DSDS_PHCH0_OFFSET                                        (CMIF_CH_CONFIG_REG_BASE + 0x0220)
#define CMIF_DSDS_PHCH1_OFFSET                                        (CMIF_CH_CONFIG_REG_BASE + 0x0224)
#define CMIF_DSDS_PHCH2_OFFSET                                        (CMIF_CH_CONFIG_REG_BASE + 0x0228)
#define CMIF_DSDS_SCID                                                (CMIF_CH_CONFIG_REG_BASE + 0x022C)
#define CMIF_DSDS_PHCH_CC_MAP                                         (CMIF_CH_CONFIG_REG_BASE + 0x0230)

#define M_CMIF_CHANNEL_EN_C0_RD()                                     REG_READ(CMIF_CHANNEL_EN_C0)
#define M_CMIF_CHANNEL_EN_C1_RD()                                     REG_READ(CMIF_CHANNEL_EN_C1)
#define M_CMIF_CHANNEL_EN_C2_RD()                                     REG_READ(CMIF_CHANNEL_EN_C2)
#define M_CMIF_SKIP_CHANNEL_EN_C0_RD()                                REG_READ(CMIF_SKIP_CHANNEL_EN_C0)
#define M_CMIF_LIGHT_CPICH_CFG_RD()                                   REG_READ(CMIF_LIGHT_CPICH_CFG)
#define M_CMIF_PCCPCH_CFG_RD()                                        REG_READ(CMIF_PCCPCH_CFG)
#define M_CMIF_CPICH_CFG_C0_RL_RD(i)                                  REG_READ(CMIF_CPICH_CFG_C0_RL(i))
#define M_CMIF_CPICH_CFG_C1_RL_RD(i)                                  REG_READ(CMIF_CPICH_CFG_C1_RL(i))
#define M_CMIF_CPICH_CFG_C2_RD()                                      REG_READ(CMIF_CPICH_CFG_C2)
#define M_CMIF_PHCH0_CFG0_C0_RL_RD(i)                                 REG_READ(CMIF_PHCH0_CFG0_C0_RL(i))
#define M_CMIF_PHCH0_CFG0_C1_RL_RD(i)                                 REG_READ(CMIF_PHCH0_CFG0_C1_RL(i))
#define M_CMIF_PHCH0_CFG1_C0_RL_RD(i)                                 REG_READ(CMIF_PHCH0_CFG1_C0_RL(i))
#define M_CMIF_PHCH0_CFG1_C1_RL_RD(i)                                 REG_READ(CMIF_PHCH0_CFG1_C1_RL(i))
#define M_CMIF_PHCH0_SLT_FMT_C0_RL_RD(i)                              REG_READ(CMIF_PHCH0_SLT_FMT_C0_RL(i))
#define M_CMIF_PHCH0_SLT_FMT_C1_RL_RD(i)                              REG_READ(CMIF_PHCH0_SLT_FMT_C1_RL(i))
#define M_CMIF_PHCH1_CFG0_C0_RL_RD(i)                                 REG_READ(CMIF_PHCH1_CFG0_C0_RL(i))
#define M_CMIF_PHCH1_CFG1_C0_RD()                                     REG_READ(CMIF_PHCH1_CFG1_C0)
#define M_CMIF_PHCH1_SLT_FMT_C0_RD()                                  REG_READ(CMIF_PHCH1_SLT_FMT_C0)
#define M_CMIF_PHCH2_CFG0_C0_RL_RD(i)                                 REG_READ(CMIF_PHCH2_CFG0_C0_RL(i))
#define M_CMIF_PHCH2_CFG1_C0_RD()                                     REG_READ(CMIF_PHCH2_CFG1_C0)
#define M_CMIF_ICH_FMT_C0_RD()                                        REG_READ(CMIF_ICH_FMT_C0)
#define M_CMIF_HSSCCH_CFG_CH_RD(i)                                    REG_READ(CMIF_HSSCCH_CFG_CH(i))
#define M_CMIF_TGT_HSSCCH_CFG_C0_RD()                                 REG_READ(CMIF_TGT_HSSCCH_CFG_C0)
#define M_CMIF_AGCH_CFG_C_RD(i)                                       REG_READ(CMIF_AGCH_CFG_C(i))
#define M_CMIF_HIRGCH_CFG_CH_RD(i)                                    REG_READ(CMIF_HIRGCH_CFG_CH(i))
#define M_CMIF_PCCPCH_OFFSET_RD()                                     REG_READ(CMIF_PCCPCH_OFFSET)
#define M_CMIF_PHCH0_OFFSET_C0_RD()                                   REG_READ(CMIF_PHCH0_OFFSET_C0)
#define M_CMIF_PHCH1_OFFSET_C0_RD()                                   REG_READ(CMIF_PHCH1_OFFSET_C0)
#define M_CMIF_PHCH2_OFFSET_C0_RD()                                   REG_READ(CMIF_PHCH2_OFFSET_C0)
#define M_CMIF_HSSCCH_OFFSET_C_RD(i)                                  REG_READ(CMIF_HSSCCH_OFFSET_C(i))
#define M_CMIF_TGT_HSSCCH_OFFSET_C0_RD()                              REG_READ(CMIF_TGT_HSSCCH_OFFSET_C0)
#define M_CMIF_AGCH_OFFSET_C_RD(i)                                    REG_READ(CMIF_AGCH_OFFSET_C(i))
#define M_CMIF_HIRGCH_OFFSET_CH_RD(i)                                 REG_READ(CMIF_HIRGCH_OFFSET_CH(i))
#define M_CMIF_SCID_LIGHT_RD()                                        REG_READ(CMIF_SCID_LIGHT)
#define M_CMIF_SCID_C0_RL_RD(i)                                       REG_READ(CMIF_SCID_C0_RL(i))
#define M_CMIF_SCID_C1_RL_RD(i)                                       REG_READ(CMIF_SCID_C1_RL(i))
#define M_CMIF_SCID_C2_RD()                                           REG_READ(CMIF_SCID_C2)
#define M_CMIF_SCID_TGT_HS_C0_RD()                                    REG_READ(CMIF_SCID_TGT_HS_C0)
#define M_CMIF_RLID_C_RD(i)                                           REG_READ(CMIF_RLID_C(i))
#define M_CMIF_PHCH_CC_MAP_RD()                                       REG_READ(CMIF_PHCH_CC_MAP)
#define M_CMIF_DSDS_CHANNEL_EN_RD()                                   REG_READ(CMIF_DSDS_CHANNEL_EN)
#define M_CMIF_DSDS_SKIP_CHANNEL_EN_RD()                              REG_READ(CMIF_DSDS_SKIP_CHANNEL_EN)
#define M_CMIF_DSDS_CPICH_CFG_RD()                                    REG_READ(CMIF_DSDS_CPICH_CFG)
#define M_CMIF_DSDS_PHCH0_CFG0_RD()                                   REG_READ(CMIF_DSDS_PHCH0_CFG0)
#define M_CMIF_DSDS_PHCH0_CFG1_RD()                                   REG_READ(CMIF_DSDS_PHCH0_CFG1)
#define M_CMIF_DSDS_PHCH0_SLT_FMT_RD()                                REG_READ(CMIF_DSDS_PHCH0_SLT_FMT)
#define M_CMIF_DSDS_PHCH1_CFG0_RD()                                   REG_READ(CMIF_DSDS_PHCH1_CFG0)
#define M_CMIF_DSDS_PHCH1_CFG1_RD()                                   REG_READ(CMIF_DSDS_PHCH1_CFG1)
#define M_CMIF_DSDS_PHCH1_SLT_FMT_RD()                                REG_READ(CMIF_DSDS_PHCH1_SLT_FMT)
#define M_CMIF_DSDS_PHCH2_CFG0_RD()                                   REG_READ(CMIF_DSDS_PHCH2_CFG0)
#define M_CMIF_DSDS_PHCH2_CFG1_RD()                                   REG_READ(CMIF_DSDS_PHCH2_CFG1)
#define M_CMIF_DSDS_ICH_FMT_RD()                                      REG_READ(CMIF_DSDS_ICH_FMT)
#define M_CMIF_DSDS_PHCH0_OFFSET_RD()                                 REG_READ(CMIF_DSDS_PHCH0_OFFSET)
#define M_CMIF_DSDS_PHCH1_OFFSET_RD()                                 REG_READ(CMIF_DSDS_PHCH1_OFFSET)
#define M_CMIF_DSDS_PHCH2_OFFSET_RD()                                 REG_READ(CMIF_DSDS_PHCH2_OFFSET)
#define M_CMIF_DSDS_SCID_RD()                                         REG_READ(CMIF_DSDS_SCID)
#define M_CMIF_DSDS_PHCH_CC_MAP_RD()                                  REG_READ(CMIF_DSDS_PHCH_CC_MAP)

#define M_CMIF_CHANNEL_EN_C0_WR(reg)                                  REG_WRITE(CMIF_CHANNEL_EN_C0, reg)
#define M_CMIF_CHANNEL_EN_C1_WR(reg)                                  REG_WRITE(CMIF_CHANNEL_EN_C1, reg)
#define M_CMIF_CHANNEL_EN_C2_WR(reg)                                  REG_WRITE(CMIF_CHANNEL_EN_C2, reg)
#define M_CMIF_SKIP_CHANNEL_EN_C0_WR(reg)                             REG_WRITE(CMIF_SKIP_CHANNEL_EN_C0, reg)
#define M_CMIF_LIGHT_CPICH_CFG_WR(reg)                                REG_WRITE(CMIF_LIGHT_CPICH_CFG, reg)
#define M_CMIF_PCCPCH_CFG_WR(reg)                                     REG_WRITE(CMIF_PCCPCH_CFG, reg)
#define M_CMIF_CPICH_CFG_C0_RL_WR(i, reg)                             REG_WRITE(CMIF_CPICH_CFG_C0_RL(i), reg)
#define M_CMIF_CPICH_CFG_C1_RL_WR(i, reg)                             REG_WRITE(CMIF_CPICH_CFG_C1_RL(i), reg)
#define M_CMIF_CPICH_CFG_C2_WR(reg)                                   REG_WRITE(CMIF_CPICH_CFG_C2, reg)
#define M_CMIF_PHCH0_CFG0_C0_RL_WR(i, reg)                            REG_WRITE(CMIF_PHCH0_CFG0_C0_RL(i), reg)
#define M_CMIF_PHCH0_CFG0_C1_RL_WR(i, reg)                            REG_WRITE(CMIF_PHCH0_CFG0_C1_RL(i), reg)
#define M_CMIF_PHCH0_CFG1_C0_RL_WR(i, reg)                            REG_WRITE(CMIF_PHCH0_CFG1_C0_RL(i), reg)
#define M_CMIF_PHCH0_CFG1_C1_RL_WR(i, reg)                            REG_WRITE(CMIF_PHCH0_CFG1_C1_RL(i), reg)
#define M_CMIF_PHCH0_SLT_FMT_C0_RL_WR(i, reg)                         REG_WRITE(CMIF_PHCH0_SLT_FMT_C0_RL(i), reg)
#define M_CMIF_PHCH0_SLT_FMT_C1_RL_WR(i, reg)                         REG_WRITE(CMIF_PHCH0_SLT_FMT_C1_RL(i), reg)
#define M_CMIF_PHCH1_CFG0_C0_RL_WR(i, reg)                            REG_WRITE(CMIF_PHCH1_CFG0_C0_RL(i), reg)
#define M_CMIF_PHCH1_CFG1_C0_WR(reg)                                  REG_WRITE(CMIF_PHCH1_CFG1_C0, reg)
#define M_CMIF_PHCH1_SLT_FMT_C0_WR(reg)                               REG_WRITE(CMIF_PHCH1_SLT_FMT_C0, reg)
#define M_CMIF_PHCH2_CFG0_C0_RL_WR(i, reg)                            REG_WRITE(CMIF_PHCH2_CFG0_C0_RL(i), reg)
#define M_CMIF_PHCH2_CFG1_C0_WR(reg)                                  REG_WRITE(CMIF_PHCH2_CFG1_C0, reg)
#define M_CMIF_ICH_FMT_C0_WR(reg)                                     REG_WRITE(CMIF_ICH_FMT_C0, reg)
#define M_CMIF_HSSCCH_CFG_CH_WR(i, reg)                               REG_WRITE(CMIF_HSSCCH_CFG_CH(i), reg)
#define M_CMIF_TGT_HSSCCH_CFG_C0_WR(reg)                              REG_WRITE(CMIF_TGT_HSSCCH_CFG_C0, reg)
#define M_CMIF_AGCH_CFG_C_WR(i, reg)                                  REG_WRITE(CMIF_AGCH_CFG_C(i), reg)
#define M_CMIF_HIRGCH_CFG_CH_WR(i, reg)                               REG_WRITE(CMIF_HIRGCH_CFG_CH(i), reg)
#define M_CMIF_PCCPCH_OFFSET_WR(reg)                                  REG_WRITE(CMIF_PCCPCH_OFFSET, reg)
#define M_CMIF_PHCH0_OFFSET_C0_WR(reg)                                REG_WRITE(CMIF_PHCH0_OFFSET_C0, reg)
#define M_CMIF_PHCH1_OFFSET_C0_WR(reg)                                REG_WRITE(CMIF_PHCH1_OFFSET_C0, reg)
#define M_CMIF_PHCH2_OFFSET_C0_WR(reg)                                REG_WRITE(CMIF_PHCH2_OFFSET_C0, reg)
#define M_CMIF_HSSCCH_OFFSET_C_WR(i, reg)                             REG_WRITE(CMIF_HSSCCH_OFFSET_C(i), reg)
#define M_CMIF_TGT_HSSCCH_OFFSET_C0_WR(reg)                           REG_WRITE(CMIF_TGT_HSSCCH_OFFSET_C0, reg)
#define M_CMIF_AGCH_OFFSET_C_WR(i, reg)                               REG_WRITE(CMIF_AGCH_OFFSET_C(i), reg)
#define M_CMIF_HIRGCH_OFFSET_CH_WR(i, reg)                            REG_WRITE(CMIF_HIRGCH_OFFSET_CH(i), reg)
#define M_CMIF_SCID_LIGHT_WR(reg)                                     REG_WRITE(CMIF_SCID_LIGHT, reg)
#define M_CMIF_SCID_C0_RL_WR(i, reg)                                  REG_WRITE(CMIF_SCID_C0_RL(i), reg)
#define M_CMIF_SCID_C1_RL_WR(i, reg)                                  REG_WRITE(CMIF_SCID_C1_RL(i), reg)
#define M_CMIF_SCID_C2_WR(reg)                                        REG_WRITE(CMIF_SCID_C2, reg)
#define M_CMIF_SCID_TGT_HS_C0_WR(reg)                                 REG_WRITE(CMIF_SCID_TGT_HS_C0, reg)
#define M_CMIF_RLID_C_WR(i, reg)                                      REG_WRITE(CMIF_RLID_C(i), reg)
#define M_CMIF_PHCH_CC_MAP_WR(reg)                                    REG_WRITE(CMIF_PHCH_CC_MAP, reg)
#define M_CMIF_DSDS_CHANNEL_EN_WR(reg)                                REG_WRITE(CMIF_DSDS_CHANNEL_EN, reg)
#define M_CMIF_DSDS_SKIP_CHANNEL_EN_WR(reg)                           REG_WRITE(CMIF_DSDS_SKIP_CHANNEL_EN, reg)
#define M_CMIF_DSDS_CPICH_CFG_WR(reg)                                 REG_WRITE(CMIF_DSDS_CPICH_CFG, reg)
#define M_CMIF_DSDS_PHCH0_CFG0_WR(reg)                                REG_WRITE(CMIF_DSDS_PHCH0_CFG0, reg)
#define M_CMIF_DSDS_PHCH0_CFG1_WR(reg)                                REG_WRITE(CMIF_DSDS_PHCH0_CFG1, reg)
#define M_CMIF_DSDS_PHCH0_SLT_FMT_WR(reg)                             REG_WRITE(CMIF_DSDS_PHCH0_SLT_FMT, reg)
#define M_CMIF_DSDS_PHCH1_CFG0_WR(reg)                                REG_WRITE(CMIF_DSDS_PHCH1_CFG0, reg)
#define M_CMIF_DSDS_PHCH1_CFG1_WR(reg)                                REG_WRITE(CMIF_DSDS_PHCH1_CFG1, reg)
#define M_CMIF_DSDS_PHCH1_SLT_FMT_WR(reg)                             REG_WRITE(CMIF_DSDS_PHCH1_SLT_FMT, reg)
#define M_CMIF_DSDS_PHCH2_CFG0_WR(reg)                                REG_WRITE(CMIF_DSDS_PHCH2_CFG0, reg)
#define M_CMIF_DSDS_PHCH2_CFG1_WR(reg)                                REG_WRITE(CMIF_DSDS_PHCH2_CFG1, reg)
#define M_CMIF_DSDS_ICH_FMT_WR(reg)                                   REG_WRITE(CMIF_DSDS_ICH_FMT, reg)
#define M_CMIF_DSDS_PHCH0_OFFSET_WR(reg)                              REG_WRITE(CMIF_DSDS_PHCH0_OFFSET, reg)
#define M_CMIF_DSDS_PHCH1_OFFSET_WR(reg)                              REG_WRITE(CMIF_DSDS_PHCH1_OFFSET, reg)
#define M_CMIF_DSDS_PHCH2_OFFSET_WR(reg)                              REG_WRITE(CMIF_DSDS_PHCH2_OFFSET, reg)
#define M_CMIF_DSDS_SCID_WR(reg)                                      REG_WRITE(CMIF_DSDS_SCID, reg)
#define M_CMIF_DSDS_PHCH_CC_MAP_WR(reg)                               REG_WRITE(CMIF_DSDS_PHCH_CC_MAP, reg)

#define CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_LSB                      (15)
#define CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HIRGCH3_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_LSB                      (14)
#define CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HIRGCH2_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_LSB                      (13)
#define CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HIRGCH1_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_LSB                      (12)
#define CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HIRGCH0_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_LSB                         (11)
#define CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_WIDTH                       (1)
#define CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_MASK                        ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_AGCH_EN_C0_FLD_WR(reg, val)                (reg |= (val) << CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_AGCH_EN_C0_FLD_RD()                        ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_AGCH_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_LSB                   (10)
#define CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_WIDTH                 (1)
#define CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_MASK                  ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_FLD_WR(reg, val)          (reg |= (val) << CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_FLD_RD()                  ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_TGT_HSSCCH_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_LSB                      (9)
#define CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HSSCCH3_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_LSB                      (8)
#define CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HSSCCH2_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_LSB                      (7)
#define CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HSSCCH1_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_LSB                      (6)
#define CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_HSSCCH0_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_LSB                        (5)
#define CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_WIDTH                      (1)
#define CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_MASK                       ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_FLD_WR(reg, val)               (reg |= (val) << CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_FLD_RD()                       ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_FDPCH_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_LSB                          (4)
#define CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_WIDTH                        (1)
#define CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_MASK                         ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_ICH_EN_C0_FLD_WR(reg, val)                 (reg |= (val) << CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_ICH_EN_C0_FLD_RD()                         ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_ICH_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_LSB                        (3)
#define CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_WIDTH                      (1)
#define CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_MASK                       ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_FLD_WR(reg, val)               (reg |= (val) << CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_FLD_RD()                       ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_PHCH2_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_LSB                        (2)
#define CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_WIDTH                      (1)
#define CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_MASK                       ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_FLD_WR(reg, val)               (reg |= (val) << CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_FLD_RD()                       ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_PHCH1_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_LSB                        (1)
#define CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_WIDTH                      (1)
#define CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_MASK                       ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_FLD_WR(reg, val)               (reg |= (val) << CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_FLD_RD()                       ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_PHCH0_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_LSB                       (0)
#define CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_WIDTH                     (1)
#define CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_MASK                      ((UINT32) (((1<<CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_LSB) )
#define CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_FLD_WR(reg, val)              (reg |= (val) << CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_LSB)
#define CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_FLD_RD()                      ((M_CMIF_CHANNEL_EN_C0_RD() & CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_MASK) >> CMIF_CHANNEL_EN_C0_PCCPCH_EN_C0_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_LSB                      (15)
#define CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HIRGCH3_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_LSB                      (14)
#define CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HIRGCH2_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_LSB                      (13)
#define CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HIRGCH1_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_LSB                      (12)
#define CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HIRGCH0_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_LSB                         (11)
#define CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_WIDTH                       (1)
#define CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_MASK                        ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_AGCH_EN_C1_FLD_WR(reg, val)                (reg |= (val) << CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_AGCH_EN_C1_FLD_RD()                        ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_AGCH_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_LSB                      (9)
#define CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HSSCCH3_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_LSB                      (8)
#define CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HSSCCH2_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_LSB                      (7)
#define CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HSSCCH1_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_LSB                      (6)
#define CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_HSSCCH0_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_LSB                        (5)
#define CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_WIDTH                      (1)
#define CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_MASK                       ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_FLD_WR(reg, val)               (reg |= (val) << CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_FLD_RD()                       ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_FDPCH_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_LSB                        (1)
#define CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_WIDTH                      (1)
#define CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_MASK                       ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_FLD_WR(reg, val)               (reg |= (val) << CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_FLD_RD()                       ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_PHCH0_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_LSB                       (0)
#define CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_WIDTH                     (1)
#define CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_MASK                      ((UINT32) (((1<<CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_LSB) )
#define CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_FLD_WR(reg, val)              (reg |= (val) << CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_LSB)
#define CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_FLD_RD()                      ((M_CMIF_CHANNEL_EN_C1_RD() & CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_MASK) >> CMIF_CHANNEL_EN_C1_PCCPCH_EN_C1_BIT_LSB)

#define CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_LSB                      (9)
#define CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_LSB) )
#define CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_LSB)
#define CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C2_RD() & CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_MASK) >> CMIF_CHANNEL_EN_C2_HSSCCH3_EN_C2_BIT_LSB)

#define CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_LSB                      (8)
#define CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_LSB) )
#define CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_LSB)
#define CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C2_RD() & CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_MASK) >> CMIF_CHANNEL_EN_C2_HSSCCH2_EN_C2_BIT_LSB)

#define CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_LSB                      (7)
#define CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_LSB) )
#define CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_LSB)
#define CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C2_RD() & CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_MASK) >> CMIF_CHANNEL_EN_C2_HSSCCH1_EN_C2_BIT_LSB)

#define CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_LSB                      (6)
#define CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_WIDTH                    (1)
#define CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_MASK                     ((UINT32) (((1<<CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_WIDTH)-1) << CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_LSB) )
#define CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_FLD_WR(reg, val)             (reg |= (val) << CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_LSB)
#define CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_FLD_RD()                     ((M_CMIF_CHANNEL_EN_C2_RD() & CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_MASK) >> CMIF_CHANNEL_EN_C2_HSSCCH0_EN_C2_BIT_LSB)

#define CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_LSB              (3)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_WIDTH            (1)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_MASK             ((UINT32) (((1<<CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_WIDTH)-1) << CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_LSB) )
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_FLD_WR(reg, val)     (reg |= (val) << CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_LSB)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_FLD_RD()             ((M_CMIF_SKIP_CHANNEL_EN_C0_RD() & CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_MASK) >> CMIF_SKIP_CHANNEL_EN_C0_PHCH2_EN_C0_SKIP_BIT_LSB)

#define CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_LSB              (2)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_WIDTH            (1)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_MASK             ((UINT32) (((1<<CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_WIDTH)-1) << CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_LSB) )
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_FLD_WR(reg, val)     (reg |= (val) << CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_LSB)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_FLD_RD()             ((M_CMIF_SKIP_CHANNEL_EN_C0_RD() & CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_MASK) >> CMIF_SKIP_CHANNEL_EN_C0_PHCH1_EN_C0_SKIP_BIT_LSB)

#define CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_LSB              (1)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_WIDTH            (1)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_MASK             ((UINT32) (((1<<CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_WIDTH)-1) << CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_LSB) )
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_FLD_WR(reg, val)     (reg |= (val) << CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_LSB)
#define CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_FLD_RD()             ((M_CMIF_SKIP_CHANNEL_EN_C0_RD() & CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_MASK) >> CMIF_SKIP_CHANNEL_EN_C0_PHCH0_EN_C0_SKIP_BIT_LSB)

#define CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_LSB             (0)
#define CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_WIDTH           (1)
#define CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_MASK            ((UINT32) (((1<<CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_WIDTH)-1) << CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_LSB) )
#define CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_FLD_WR(reg, val)    (reg |= (val) << CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_LSB)
#define CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_FLD_RD()            ((M_CMIF_SKIP_CHANNEL_EN_C0_RD() & CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_MASK) >> CMIF_SKIP_CHANNEL_EN_C0_PCCPCH_EN_C0_SKIP_BIT_LSB)

#define CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_LSB                        (18)
#define CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_WIDTH                      (1)
#define CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_LSB) )
#define CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_LSB)
#define CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_FLD_RD()                       ((M_CMIF_LIGHT_CPICH_CFG_RD() & CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_MASK) >> CMIF_LIGHT_CPICH_CFG_TXTD_TYPE_BIT_LSB)

#define CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB                    (15)
#define CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_WIDTH                  (3)
#define CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_MASK                   ((UINT32) (((1<<CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_FLD_WR(reg, val)           (reg |= (val) << CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_FLD_RD()                   ((M_CMIF_LIGHT_CPICH_CFG_RD() & CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_MASK) >> CMIF_LIGHT_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_LSB                      (7)
#define CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_WIDTH                    (8)
#define CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_MASK                     ((UINT32) (((1<<CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_LSB) )
#define CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_FLD_WR(reg, val)             (reg |= (val) << CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_LSB)
#define CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_FLD_RD()                     ((M_CMIF_LIGHT_CPICH_CFG_RD() & CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_MASK) >> CMIF_LIGHT_CPICH_CFG_CH_CODE_NUM_BIT_LSB)

#define CMIF_LIGHT_CPICH_CFG_SF_BIT_LSB                               (4)
#define CMIF_LIGHT_CPICH_CFG_SF_BIT_WIDTH                             (3)
#define CMIF_LIGHT_CPICH_CFG_SF_BIT_MASK                              ((UINT32) (((1<<CMIF_LIGHT_CPICH_CFG_SF_BIT_WIDTH)-1) << CMIF_LIGHT_CPICH_CFG_SF_BIT_LSB) )
#define CMIF_LIGHT_CPICH_CFG_SF_FLD_WR(reg, val)                      (reg |= (val) << CMIF_LIGHT_CPICH_CFG_SF_BIT_LSB)
#define CMIF_LIGHT_CPICH_CFG_SF_FLD_RD()                              ((M_CMIF_LIGHT_CPICH_CFG_RD() & CMIF_LIGHT_CPICH_CFG_SF_BIT_MASK) >> CMIF_LIGHT_CPICH_CFG_SF_BIT_LSB)

#define CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_LSB                          (0)
#define CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_WIDTH                        (4)
#define CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_WIDTH)-1) << CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_LSB) )
#define CMIF_LIGHT_CPICH_CFG_CH_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_LSB)
#define CMIF_LIGHT_CPICH_CFG_CH_TYPE_FLD_RD()                         ((M_CMIF_LIGHT_CPICH_CFG_RD() & CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_MASK) >> CMIF_LIGHT_CPICH_CFG_CH_TYPE_BIT_LSB)

#define CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_LSB                             (18)
#define CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_WIDTH                           (1)
#define CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_MASK                            ((UINT32) (((1<<CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_LSB) )
#define CMIF_PCCPCH_CFG_TXTD_TYPE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_LSB)
#define CMIF_PCCPCH_CFG_TXTD_TYPE_FLD_RD()                            ((M_CMIF_PCCPCH_CFG_RD() & CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_MASK) >> CMIF_PCCPCH_CFG_TXTD_TYPE_BIT_LSB)

#define CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_LSB                         (15)
#define CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_WIDTH                       (3)
#define CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_PCCPCH_CFG_SCR_CODE_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_PCCPCH_CFG_SCR_CODE_TYPE_FLD_RD()                        ((M_CMIF_PCCPCH_CFG_RD() & CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_MASK) >> CMIF_PCCPCH_CFG_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_LSB                           (7)
#define CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_WIDTH                         (8)
#define CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_MASK                          ((UINT32) (((1<<CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_LSB) )
#define CMIF_PCCPCH_CFG_CH_CODE_NUM_FLD_WR(reg, val)                  (reg |= (val) << CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_LSB)
#define CMIF_PCCPCH_CFG_CH_CODE_NUM_FLD_RD()                          ((M_CMIF_PCCPCH_CFG_RD() & CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_MASK) >> CMIF_PCCPCH_CFG_CH_CODE_NUM_BIT_LSB)

#define CMIF_PCCPCH_CFG_SF_BIT_LSB                                    (4)
#define CMIF_PCCPCH_CFG_SF_BIT_WIDTH                                  (3)
#define CMIF_PCCPCH_CFG_SF_BIT_MASK                                   ((UINT32) (((1<<CMIF_PCCPCH_CFG_SF_BIT_WIDTH)-1) << CMIF_PCCPCH_CFG_SF_BIT_LSB) )
#define CMIF_PCCPCH_CFG_SF_FLD_WR(reg, val)                           (reg |= (val) << CMIF_PCCPCH_CFG_SF_BIT_LSB)
#define CMIF_PCCPCH_CFG_SF_FLD_RD()                                   ((M_CMIF_PCCPCH_CFG_RD() & CMIF_PCCPCH_CFG_SF_BIT_MASK) >> CMIF_PCCPCH_CFG_SF_BIT_LSB)

#define CMIF_PCCPCH_CFG_CH_TYPE_BIT_LSB                               (0)
#define CMIF_PCCPCH_CFG_CH_TYPE_BIT_WIDTH                             (4)
#define CMIF_PCCPCH_CFG_CH_TYPE_BIT_MASK                              ((UINT32) (((1<<CMIF_PCCPCH_CFG_CH_TYPE_BIT_WIDTH)-1) << CMIF_PCCPCH_CFG_CH_TYPE_BIT_LSB) )
#define CMIF_PCCPCH_CFG_CH_TYPE_FLD_WR(reg, val)                      (reg |= (val) << CMIF_PCCPCH_CFG_CH_TYPE_BIT_LSB)
#define CMIF_PCCPCH_CFG_CH_TYPE_FLD_RD()                              ((M_CMIF_PCCPCH_CFG_RD() & CMIF_PCCPCH_CFG_CH_TYPE_BIT_MASK) >> CMIF_PCCPCH_CFG_CH_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_LSB                        (18)
#define CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_WIDTH                      (1)
#define CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_FLD_RD(i)                      ((M_CMIF_CPICH_CFG_C0_RL_RD(i) & CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C0_RL_TXTD_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_LSB                    (15)
#define CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_WIDTH                  (3)
#define CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_MASK                   ((UINT32) (((1<<CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_FLD_WR(reg, val)           (reg |= (val) << CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_FLD_RD(i)                  ((M_CMIF_CPICH_CFG_C0_RL_RD(i) & CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C0_RL_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_LSB                      (7)
#define CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_WIDTH                    (8)
#define CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_MASK                     ((UINT32) (((1<<CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_LSB) )
#define CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_FLD_WR(reg, val)             (reg |= (val) << CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_LSB)
#define CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_FLD_RD(i)                    ((M_CMIF_CPICH_CFG_C0_RL_RD(i) & CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_MASK) >> CMIF_CPICH_CFG_C0_RL_CH_CODE_NUM_BIT_LSB)

#define CMIF_CPICH_CFG_C0_RL_SF_BIT_LSB                               (4)
#define CMIF_CPICH_CFG_C0_RL_SF_BIT_WIDTH                             (3)
#define CMIF_CPICH_CFG_C0_RL_SF_BIT_MASK                              ((UINT32) (((1<<CMIF_CPICH_CFG_C0_RL_SF_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C0_RL_SF_BIT_LSB) )
#define CMIF_CPICH_CFG_C0_RL_SF_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CPICH_CFG_C0_RL_SF_BIT_LSB)
#define CMIF_CPICH_CFG_C0_RL_SF_FLD_RD(i)                             ((M_CMIF_CPICH_CFG_C0_RL_RD(i) & CMIF_CPICH_CFG_C0_RL_SF_BIT_MASK) >> CMIF_CPICH_CFG_C0_RL_SF_BIT_LSB)

#define CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_LSB                          (0)
#define CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_WIDTH                        (4)
#define CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C0_RL_CH_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C0_RL_CH_TYPE_FLD_RD(i)                        ((M_CMIF_CPICH_CFG_C0_RL_RD(i) & CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C0_RL_CH_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_LSB                        (18)
#define CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_WIDTH                      (1)
#define CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_FLD_RD(i)                      ((M_CMIF_CPICH_CFG_C1_RL_RD(i) & CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C1_RL_TXTD_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_LSB                    (15)
#define CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_WIDTH                  (3)
#define CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_MASK                   ((UINT32) (((1<<CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_FLD_WR(reg, val)           (reg |= (val) << CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_FLD_RD(i)                  ((M_CMIF_CPICH_CFG_C1_RL_RD(i) & CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C1_RL_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_LSB                      (7)
#define CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_WIDTH                    (8)
#define CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_MASK                     ((UINT32) (((1<<CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_LSB) )
#define CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_FLD_WR(reg, val)             (reg |= (val) << CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_LSB)
#define CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_FLD_RD(i)                    ((M_CMIF_CPICH_CFG_C1_RL_RD(i) & CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_MASK) >> CMIF_CPICH_CFG_C1_RL_CH_CODE_NUM_BIT_LSB)

#define CMIF_CPICH_CFG_C1_RL_SF_BIT_LSB                               (4)
#define CMIF_CPICH_CFG_C1_RL_SF_BIT_WIDTH                             (3)
#define CMIF_CPICH_CFG_C1_RL_SF_BIT_MASK                              ((UINT32) (((1<<CMIF_CPICH_CFG_C1_RL_SF_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C1_RL_SF_BIT_LSB) )
#define CMIF_CPICH_CFG_C1_RL_SF_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CPICH_CFG_C1_RL_SF_BIT_LSB)
#define CMIF_CPICH_CFG_C1_RL_SF_FLD_RD(i)                             ((M_CMIF_CPICH_CFG_C1_RL_RD(i) & CMIF_CPICH_CFG_C1_RL_SF_BIT_MASK) >> CMIF_CPICH_CFG_C1_RL_SF_BIT_LSB)

#define CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_LSB                          (0)
#define CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_WIDTH                        (4)
#define CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C1_RL_CH_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C1_RL_CH_TYPE_FLD_RD(i)                        ((M_CMIF_CPICH_CFG_C1_RL_RD(i) & CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C1_RL_CH_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_LSB                           (18)
#define CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_WIDTH                         (1)
#define CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_MASK                          ((UINT32) (((1<<CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C2_TXTD_TYPE_FLD_WR(reg, val)                  (reg |= (val) << CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C2_TXTD_TYPE_FLD_RD()                          ((M_CMIF_CPICH_CFG_C2_RD() & CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C2_TXTD_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_LSB                       (15)
#define CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_WIDTH                     (3)
#define CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_MASK                      ((UINT32) (((1<<CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_FLD_WR(reg, val)              (reg |= (val) << CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_FLD_RD()                      ((M_CMIF_CPICH_CFG_C2_RD() & CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C2_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_LSB                         (7)
#define CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_WIDTH                       (8)
#define CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_MASK                        ((UINT32) (((1<<CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_LSB) )
#define CMIF_CPICH_CFG_C2_CH_CODE_NUM_FLD_WR(reg, val)                (reg |= (val) << CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_LSB)
#define CMIF_CPICH_CFG_C2_CH_CODE_NUM_FLD_RD()                        ((M_CMIF_CPICH_CFG_C2_RD() & CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_MASK) >> CMIF_CPICH_CFG_C2_CH_CODE_NUM_BIT_LSB)

#define CMIF_CPICH_CFG_C2_SF_BIT_LSB                                  (4)
#define CMIF_CPICH_CFG_C2_SF_BIT_WIDTH                                (3)
#define CMIF_CPICH_CFG_C2_SF_BIT_MASK                                 ((UINT32) (((1<<CMIF_CPICH_CFG_C2_SF_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C2_SF_BIT_LSB) )
#define CMIF_CPICH_CFG_C2_SF_FLD_WR(reg, val)                         (reg |= (val) << CMIF_CPICH_CFG_C2_SF_BIT_LSB)
#define CMIF_CPICH_CFG_C2_SF_FLD_RD()                                 ((M_CMIF_CPICH_CFG_C2_RD() & CMIF_CPICH_CFG_C2_SF_BIT_MASK) >> CMIF_CPICH_CFG_C2_SF_BIT_LSB)

#define CMIF_CPICH_CFG_C2_CH_TYPE_BIT_LSB                             (0)
#define CMIF_CPICH_CFG_C2_CH_TYPE_BIT_WIDTH                           (4)
#define CMIF_CPICH_CFG_C2_CH_TYPE_BIT_MASK                            ((UINT32) (((1<<CMIF_CPICH_CFG_C2_CH_TYPE_BIT_WIDTH)-1) << CMIF_CPICH_CFG_C2_CH_TYPE_BIT_LSB) )
#define CMIF_CPICH_CFG_C2_CH_TYPE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CPICH_CFG_C2_CH_TYPE_BIT_LSB)
#define CMIF_CPICH_CFG_C2_CH_TYPE_FLD_RD()                            ((M_CMIF_CPICH_CFG_C2_RD() & CMIF_CPICH_CFG_C2_CH_TYPE_BIT_MASK) >> CMIF_CPICH_CFG_C2_CH_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB                   (15)
#define CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_WIDTH                 (3)
#define CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_MASK                  ((UINT32) (((1<<CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_FLD_WR(reg, val)          (reg |= (val) << CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_FLD_RD(i)                 ((M_CMIF_PHCH0_CFG0_C0_RL_RD(i) & CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_MASK) >> CMIF_PHCH0_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB                     (7)
#define CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_WIDTH                   (8)
#define CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_MASK                    ((UINT32) (((1<<CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_FLD_WR(reg, val)            (reg |= (val) << CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB)
#define CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_FLD_RD(i)                   ((M_CMIF_PHCH0_CFG0_C0_RL_RD(i) & CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_MASK) >> CMIF_PHCH0_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB)

#define CMIF_PHCH0_CFG0_C0_RL_SF_BIT_LSB                              (4)
#define CMIF_PHCH0_CFG0_C0_RL_SF_BIT_WIDTH                            (3)
#define CMIF_PHCH0_CFG0_C0_RL_SF_BIT_MASK                             ((UINT32) (((1<<CMIF_PHCH0_CFG0_C0_RL_SF_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C0_RL_SF_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C0_RL_SF_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PHCH0_CFG0_C0_RL_SF_BIT_LSB)
#define CMIF_PHCH0_CFG0_C0_RL_SF_FLD_RD(i)                            ((M_CMIF_PHCH0_CFG0_C0_RL_RD(i) & CMIF_PHCH0_CFG0_C0_RL_SF_BIT_MASK) >> CMIF_PHCH0_CFG0_C0_RL_SF_BIT_LSB)

#define CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_LSB                         (0)
#define CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_WIDTH                       (4)
#define CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_LSB)
#define CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_FLD_RD(i)                       ((M_CMIF_PHCH0_CFG0_C0_RL_RD(i) & CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_MASK) >> CMIF_PHCH0_CFG0_C0_RL_CH_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_LSB                   (15)
#define CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_WIDTH                 (3)
#define CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_MASK                  ((UINT32) (((1<<CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_FLD_WR(reg, val)          (reg |= (val) << CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_FLD_RD(i)                 ((M_CMIF_PHCH0_CFG0_C1_RL_RD(i) & CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_MASK) >> CMIF_PHCH0_CFG0_C1_RL_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_LSB                     (7)
#define CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_WIDTH                   (8)
#define CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_MASK                    ((UINT32) (((1<<CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_FLD_WR(reg, val)            (reg |= (val) << CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_LSB)
#define CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_FLD_RD(i)                   ((M_CMIF_PHCH0_CFG0_C1_RL_RD(i) & CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_MASK) >> CMIF_PHCH0_CFG0_C1_RL_CH_CODE_NUM_BIT_LSB)

#define CMIF_PHCH0_CFG0_C1_RL_SF_BIT_LSB                              (4)
#define CMIF_PHCH0_CFG0_C1_RL_SF_BIT_WIDTH                            (3)
#define CMIF_PHCH0_CFG0_C1_RL_SF_BIT_MASK                             ((UINT32) (((1<<CMIF_PHCH0_CFG0_C1_RL_SF_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C1_RL_SF_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C1_RL_SF_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PHCH0_CFG0_C1_RL_SF_BIT_LSB)
#define CMIF_PHCH0_CFG0_C1_RL_SF_FLD_RD(i)                            ((M_CMIF_PHCH0_CFG0_C1_RL_RD(i) & CMIF_PHCH0_CFG0_C1_RL_SF_BIT_MASK) >> CMIF_PHCH0_CFG0_C1_RL_SF_BIT_LSB)

#define CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_LSB                         (0)
#define CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_WIDTH                       (4)
#define CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_WIDTH)-1) << CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_LSB) )
#define CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_LSB)
#define CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_FLD_RD(i)                       ((M_CMIF_PHCH0_CFG0_C1_RL_RD(i) & CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_MASK) >> CMIF_PHCH0_CFG0_C1_RL_CH_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_LSB                       (8)
#define CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_WIDTH                     (2)
#define CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_MASK                      ((UINT32) (((1<<CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_LSB) )
#define CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_FLD_WR(reg, val)              (reg |= (val) << CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_LSB)
#define CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_FLD_RD(i)                     ((M_CMIF_PHCH0_CFG1_C0_RL_RD(i) & CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_MASK) >> CMIF_PHCH0_CFG1_C0_RL_TXTD_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_LSB                             (0)
#define CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_WIDTH                           (8)
#define CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_MASK                            ((UINT32) (((1<<CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_WIDTH)-1) << CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_LSB) )
#define CMIF_PHCH0_CFG1_C0_RL_TAU_FLD_WR(reg, val)                    (reg |= (val) << CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_LSB)
#define CMIF_PHCH0_CFG1_C0_RL_TAU_FLD_RD(i)                           ((M_CMIF_PHCH0_CFG1_C0_RL_RD(i) & CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_MASK) >> CMIF_PHCH0_CFG1_C0_RL_TAU_BIT_LSB)

#define CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_LSB                       (8)
#define CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_WIDTH                     (1)
#define CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_MASK                      ((UINT32) (((1<<CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_LSB) )
#define CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_FLD_WR(reg, val)              (reg |= (val) << CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_LSB)
#define CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_FLD_RD(i)                     ((M_CMIF_PHCH0_CFG1_C1_RL_RD(i) & CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_MASK) >> CMIF_PHCH0_CFG1_C1_RL_TXTD_TYPE_BIT_LSB)

#define CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_LSB                             (0)
#define CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_WIDTH                           (8)
#define CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_MASK                            ((UINT32) (((1<<CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_WIDTH)-1) << CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_LSB) )
#define CMIF_PHCH0_CFG1_C1_RL_TAU_FLD_WR(reg, val)                    (reg |= (val) << CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_LSB)
#define CMIF_PHCH0_CFG1_C1_RL_TAU_FLD_RD(i)                           ((M_CMIF_PHCH0_CFG1_C1_RL_RD(i) & CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_MASK) >> CMIF_PHCH0_CFG1_C1_RL_TAU_BIT_LSB)

#define CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_LSB                  (25)
#define CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_WIDTH                (7)
#define CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_MASK                 ((UINT32) (((1<<CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_WIDTH)-1) << CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_LSB) )
#define CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_FLD_WR(reg, val)         (reg |= (val) << CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_LSB)
#define CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_FLD_RD(i)                ((M_CMIF_PHCH0_SLT_FMT_C0_RL_RD(i) & CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_MASK) >> CMIF_PHCH0_SLT_FMT_C0_RL_PILOT_START_BIT_LSB)

#define CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_LSB                    (17)
#define CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_WIDTH                  (8)
#define CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_MASK                   ((UINT32) (((1<<CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_WIDTH)-1) << CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_LSB) )
#define CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_FLD_WR(reg, val)           (reg |= (val) << CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_LSB)
#define CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_FLD_RD(i)                  ((M_CMIF_PHCH0_SLT_FMT_C0_RL_RD(i) & CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_MASK) >> CMIF_PHCH0_SLT_FMT_C0_RL_TPC_START_BIT_LSB)

#define CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_LSB                     (10)
#define CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_WIDTH                   (7)
#define CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_MASK                    ((UINT32) (((1<<CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_WIDTH)-1) << CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_LSB) )
#define CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_FLD_WR(reg, val)            (reg |= (val) << CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_LSB)
#define CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_FLD_RD(i)                   ((M_CMIF_PHCH0_SLT_FMT_C0_RL_RD(i) & CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_MASK) >> CMIF_PHCH0_SLT_FMT_C0_RL_TFCI_END_BIT_LSB)

#define CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_LSB                    (17)
#define CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_WIDTH                  (8)
#define CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_MASK                   ((UINT32) (((1<<CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_WIDTH)-1) << CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_LSB) )
#define CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_FLD_WR(reg, val)           (reg |= (val) << CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_LSB)
#define CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_FLD_RD(i)                  ((M_CMIF_PHCH0_SLT_FMT_C1_RL_RD(i) & CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_MASK) >> CMIF_PHCH0_SLT_FMT_C1_RL_TPC_START_BIT_LSB)

#define CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB                   (15)
#define CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_WIDTH                 (3)
#define CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_MASK                  ((UINT32) (((1<<CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_FLD_WR(reg, val)          (reg |= (val) << CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_FLD_RD(i)                 ((M_CMIF_PHCH1_CFG0_C0_RL_RD(i) & CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_MASK) >> CMIF_PHCH1_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB                     (7)
#define CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_WIDTH                   (8)
#define CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_MASK                    ((UINT32) (((1<<CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB) )
#define CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_FLD_WR(reg, val)            (reg |= (val) << CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB)
#define CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_FLD_RD(i)                   ((M_CMIF_PHCH1_CFG0_C0_RL_RD(i) & CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_MASK) >> CMIF_PHCH1_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB)

#define CMIF_PHCH1_CFG0_C0_RL_SF_BIT_LSB                              (4)
#define CMIF_PHCH1_CFG0_C0_RL_SF_BIT_WIDTH                            (3)
#define CMIF_PHCH1_CFG0_C0_RL_SF_BIT_MASK                             ((UINT32) (((1<<CMIF_PHCH1_CFG0_C0_RL_SF_BIT_WIDTH)-1) << CMIF_PHCH1_CFG0_C0_RL_SF_BIT_LSB) )
#define CMIF_PHCH1_CFG0_C0_RL_SF_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PHCH1_CFG0_C0_RL_SF_BIT_LSB)
#define CMIF_PHCH1_CFG0_C0_RL_SF_FLD_RD(i)                            ((M_CMIF_PHCH1_CFG0_C0_RL_RD(i) & CMIF_PHCH1_CFG0_C0_RL_SF_BIT_MASK) >> CMIF_PHCH1_CFG0_C0_RL_SF_BIT_LSB)

#define CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_LSB                         (0)
#define CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_WIDTH                       (4)
#define CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_WIDTH)-1) << CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_LSB) )
#define CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_LSB)
#define CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_FLD_RD(i)                       ((M_CMIF_PHCH1_CFG0_C0_RL_RD(i) & CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_MASK) >> CMIF_PHCH1_CFG0_C0_RL_CH_TYPE_BIT_LSB)

#define CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_LSB                          (8)
#define CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_WIDTH                        (2)
#define CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_LSB) )
#define CMIF_PHCH1_CFG1_C0_TXTD_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_LSB)
#define CMIF_PHCH1_CFG1_C0_TXTD_TYPE_FLD_RD()                         ((M_CMIF_PHCH1_CFG1_C0_RD() & CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_MASK) >> CMIF_PHCH1_CFG1_C0_TXTD_TYPE_BIT_LSB)

#define CMIF_PHCH1_CFG1_C0_TAU_BIT_LSB                                (0)
#define CMIF_PHCH1_CFG1_C0_TAU_BIT_WIDTH                              (8)
#define CMIF_PHCH1_CFG1_C0_TAU_BIT_MASK                               ((UINT32) (((1<<CMIF_PHCH1_CFG1_C0_TAU_BIT_WIDTH)-1) << CMIF_PHCH1_CFG1_C0_TAU_BIT_LSB) )
#define CMIF_PHCH1_CFG1_C0_TAU_FLD_WR(reg, val)                       (reg |= (val) << CMIF_PHCH1_CFG1_C0_TAU_BIT_LSB)
#define CMIF_PHCH1_CFG1_C0_TAU_FLD_RD()                               ((M_CMIF_PHCH1_CFG1_C0_RD() & CMIF_PHCH1_CFG1_C0_TAU_BIT_MASK) >> CMIF_PHCH1_CFG1_C0_TAU_BIT_LSB)

#define CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_LSB                     (25)
#define CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_WIDTH                   (7)
#define CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_MASK                    ((UINT32) (((1<<CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_WIDTH)-1) << CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_LSB) )
#define CMIF_PHCH1_SLT_FMT_C0_PILOT_START_FLD_WR(reg, val)            (reg |= (val) << CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_LSB)
#define CMIF_PHCH1_SLT_FMT_C0_PILOT_START_FLD_RD()                    ((M_CMIF_PHCH1_SLT_FMT_C0_RD() & CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_MASK) >> CMIF_PHCH1_SLT_FMT_C0_PILOT_START_BIT_LSB)

#define CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_LSB                        (10)
#define CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_WIDTH                      (7)
#define CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_MASK                       ((UINT32) (((1<<CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_WIDTH)-1) << CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_LSB) )
#define CMIF_PHCH1_SLT_FMT_C0_TFCI_END_FLD_WR(reg, val)               (reg |= (val) << CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_LSB)
#define CMIF_PHCH1_SLT_FMT_C0_TFCI_END_FLD_RD()                       ((M_CMIF_PHCH1_SLT_FMT_C0_RD() & CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_MASK) >> CMIF_PHCH1_SLT_FMT_C0_TFCI_END_BIT_LSB)

#define CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB                   (15)
#define CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_WIDTH                 (3)
#define CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_MASK                  ((UINT32) (((1<<CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_FLD_WR(reg, val)          (reg |= (val) << CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_FLD_RD(i)                 ((M_CMIF_PHCH2_CFG0_C0_RL_RD(i) & CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_MASK) >> CMIF_PHCH2_CFG0_C0_RL_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB                     (7)
#define CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_WIDTH                   (8)
#define CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_MASK                    ((UINT32) (((1<<CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB) )
#define CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_FLD_WR(reg, val)            (reg |= (val) << CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB)
#define CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_FLD_RD(i)                   ((M_CMIF_PHCH2_CFG0_C0_RL_RD(i) & CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_MASK) >> CMIF_PHCH2_CFG0_C0_RL_CH_CODE_NUM_BIT_LSB)

#define CMIF_PHCH2_CFG0_C0_RL_SF_BIT_LSB                              (4)
#define CMIF_PHCH2_CFG0_C0_RL_SF_BIT_WIDTH                            (3)
#define CMIF_PHCH2_CFG0_C0_RL_SF_BIT_MASK                             ((UINT32) (((1<<CMIF_PHCH2_CFG0_C0_RL_SF_BIT_WIDTH)-1) << CMIF_PHCH2_CFG0_C0_RL_SF_BIT_LSB) )
#define CMIF_PHCH2_CFG0_C0_RL_SF_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PHCH2_CFG0_C0_RL_SF_BIT_LSB)
#define CMIF_PHCH2_CFG0_C0_RL_SF_FLD_RD(i)                            ((M_CMIF_PHCH2_CFG0_C0_RL_RD(i) & CMIF_PHCH2_CFG0_C0_RL_SF_BIT_MASK) >> CMIF_PHCH2_CFG0_C0_RL_SF_BIT_LSB)

#define CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_LSB                         (0)
#define CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_WIDTH                       (4)
#define CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_WIDTH)-1) << CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_LSB) )
#define CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_LSB)
#define CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_FLD_RD(i)                       ((M_CMIF_PHCH2_CFG0_C0_RL_RD(i) & CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_MASK) >> CMIF_PHCH2_CFG0_C0_RL_CH_TYPE_BIT_LSB)

#define CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_LSB                          (8)
#define CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_WIDTH                        (2)
#define CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_LSB) )
#define CMIF_PHCH2_CFG1_C0_TXTD_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_LSB)
#define CMIF_PHCH2_CFG1_C0_TXTD_TYPE_FLD_RD()                         ((M_CMIF_PHCH2_CFG1_C0_RD() & CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_MASK) >> CMIF_PHCH2_CFG1_C0_TXTD_TYPE_BIT_LSB)

#define CMIF_PHCH2_CFG1_C0_TAU_BIT_LSB                                (0)
#define CMIF_PHCH2_CFG1_C0_TAU_BIT_WIDTH                              (8)
#define CMIF_PHCH2_CFG1_C0_TAU_BIT_MASK                               ((UINT32) (((1<<CMIF_PHCH2_CFG1_C0_TAU_BIT_WIDTH)-1) << CMIF_PHCH2_CFG1_C0_TAU_BIT_LSB) )
#define CMIF_PHCH2_CFG1_C0_TAU_FLD_WR(reg, val)                       (reg |= (val) << CMIF_PHCH2_CFG1_C0_TAU_BIT_LSB)
#define CMIF_PHCH2_CFG1_C0_TAU_FLD_RD()                               ((M_CMIF_PHCH2_CFG1_C0_RD() & CMIF_PHCH2_CFG1_C0_TAU_BIT_MASK) >> CMIF_PHCH2_CFG1_C0_TAU_BIT_LSB)

#define CMIF_ICH_FMT_C0_OFFSET_BIT_LSB                                (5)
#define CMIF_ICH_FMT_C0_OFFSET_BIT_WIDTH                              (8)
#define CMIF_ICH_FMT_C0_OFFSET_BIT_MASK                               ((UINT32) (((1<<CMIF_ICH_FMT_C0_OFFSET_BIT_WIDTH)-1) << CMIF_ICH_FMT_C0_OFFSET_BIT_LSB) )
#define CMIF_ICH_FMT_C0_OFFSET_FLD_WR(reg, val)                       (reg |= (val) << CMIF_ICH_FMT_C0_OFFSET_BIT_LSB)
#define CMIF_ICH_FMT_C0_OFFSET_FLD_RD()                               ((M_CMIF_ICH_FMT_C0_RD() & CMIF_ICH_FMT_C0_OFFSET_BIT_MASK) >> CMIF_ICH_FMT_C0_OFFSET_BIT_LSB)

#define CMIF_ICH_FMT_C0_LEN_BIT_LSB                                   (0)
#define CMIF_ICH_FMT_C0_LEN_BIT_WIDTH                                 (5)
#define CMIF_ICH_FMT_C0_LEN_BIT_MASK                                  ((UINT32) (((1<<CMIF_ICH_FMT_C0_LEN_BIT_WIDTH)-1) << CMIF_ICH_FMT_C0_LEN_BIT_LSB) )
#define CMIF_ICH_FMT_C0_LEN_FLD_WR(reg, val)                          (reg |= (val) << CMIF_ICH_FMT_C0_LEN_BIT_LSB)
#define CMIF_ICH_FMT_C0_LEN_FLD_RD()                                  ((M_CMIF_ICH_FMT_C0_RD() & CMIF_ICH_FMT_C0_LEN_BIT_MASK) >> CMIF_ICH_FMT_C0_LEN_BIT_LSB)

#define CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_LSB                          (18)
#define CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_WIDTH                        (1)
#define CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_LSB) )
#define CMIF_HSSCCH_CFG_CH_TXTD_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_LSB)
#define CMIF_HSSCCH_CFG_CH_TXTD_TYPE_FLD_RD(i)                        ((M_CMIF_HSSCCH_CFG_CH_RD(i) & CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_MASK) >> CMIF_HSSCCH_CFG_CH_TXTD_TYPE_BIT_LSB)

#define CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB                      (15)
#define CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_WIDTH                    (3)
#define CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_MASK                     ((UINT32) (((1<<CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_FLD_WR(reg, val)             (reg |= (val) << CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_FLD_RD(i)                    ((M_CMIF_HSSCCH_CFG_CH_RD(i) & CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_MASK) >> CMIF_HSSCCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_LSB                        (7)
#define CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_WIDTH                      (8)
#define CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_MASK                       ((UINT32) (((1<<CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_LSB) )
#define CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_FLD_WR(reg, val)               (reg |= (val) << CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_LSB)
#define CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_FLD_RD(i)                      ((M_CMIF_HSSCCH_CFG_CH_RD(i) & CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_MASK) >> CMIF_HSSCCH_CFG_CH_CH_CODE_NUM_BIT_LSB)

#define CMIF_HSSCCH_CFG_CH_SF_BIT_LSB                                 (4)
#define CMIF_HSSCCH_CFG_CH_SF_BIT_WIDTH                               (3)
#define CMIF_HSSCCH_CFG_CH_SF_BIT_MASK                                ((UINT32) (((1<<CMIF_HSSCCH_CFG_CH_SF_BIT_WIDTH)-1) << CMIF_HSSCCH_CFG_CH_SF_BIT_LSB) )
#define CMIF_HSSCCH_CFG_CH_SF_FLD_WR(reg, val)                        (reg |= (val) << CMIF_HSSCCH_CFG_CH_SF_BIT_LSB)
#define CMIF_HSSCCH_CFG_CH_SF_FLD_RD(i)                               ((M_CMIF_HSSCCH_CFG_CH_RD(i) & CMIF_HSSCCH_CFG_CH_SF_BIT_MASK) >> CMIF_HSSCCH_CFG_CH_SF_BIT_LSB)

#define CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_LSB                            (0)
#define CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_WIDTH                          (4)
#define CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_MASK                           ((UINT32) (((1<<CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_WIDTH)-1) << CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_LSB) )
#define CMIF_HSSCCH_CFG_CH_CH_TYPE_FLD_WR(reg, val)                   (reg |= (val) << CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_LSB)
#define CMIF_HSSCCH_CFG_CH_CH_TYPE_FLD_RD(i)                          ((M_CMIF_HSSCCH_CFG_CH_RD(i) & CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_MASK) >> CMIF_HSSCCH_CFG_CH_CH_TYPE_BIT_LSB)

#define CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_LSB                      (18)
#define CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_WIDTH                    (1)
#define CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_MASK                     ((UINT32) (((1<<CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_LSB) )
#define CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_FLD_WR(reg, val)             (reg |= (val) << CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_LSB)
#define CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_FLD_RD()                     ((M_CMIF_TGT_HSSCCH_CFG_C0_RD() & CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_MASK) >> CMIF_TGT_HSSCCH_CFG_C0_TXTD_TYPE_BIT_LSB)

#define CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_LSB                  (15)
#define CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_WIDTH                (3)
#define CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_MASK                 ((UINT32) (((1<<CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_FLD_WR(reg, val)         (reg |= (val) << CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_FLD_RD()                 ((M_CMIF_TGT_HSSCCH_CFG_C0_RD() & CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_MASK) >> CMIF_TGT_HSSCCH_CFG_C0_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_LSB                    (7)
#define CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_WIDTH                  (8)
#define CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_MASK                   ((UINT32) (((1<<CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_LSB) )
#define CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_FLD_WR(reg, val)           (reg |= (val) << CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_LSB)
#define CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_FLD_RD()                   ((M_CMIF_TGT_HSSCCH_CFG_C0_RD() & CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_MASK) >> CMIF_TGT_HSSCCH_CFG_C0_CH_CODE_NUM_BIT_LSB)

#define CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_LSB                             (4)
#define CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_WIDTH                           (3)
#define CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_MASK                            ((UINT32) (((1<<CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_WIDTH)-1) << CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_LSB) )
#define CMIF_TGT_HSSCCH_CFG_C0_SF_FLD_WR(reg, val)                    (reg |= (val) << CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_LSB)
#define CMIF_TGT_HSSCCH_CFG_C0_SF_FLD_RD()                            ((M_CMIF_TGT_HSSCCH_CFG_C0_RD() & CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_MASK) >> CMIF_TGT_HSSCCH_CFG_C0_SF_BIT_LSB)

#define CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_LSB                        (0)
#define CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_WIDTH                      (4)
#define CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_WIDTH)-1) << CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_LSB) )
#define CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_LSB)
#define CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_FLD_RD()                       ((M_CMIF_TGT_HSSCCH_CFG_C0_RD() & CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_MASK) >> CMIF_TGT_HSSCCH_CFG_C0_CH_TYPE_BIT_LSB)

#define CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_LSB                             (18)
#define CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_WIDTH                           (1)
#define CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_MASK                            ((UINT32) (((1<<CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_LSB) )
#define CMIF_AGCH_CFG_C_TXTD_TYPE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_LSB)
#define CMIF_AGCH_CFG_C_TXTD_TYPE_FLD_RD(i)                           ((M_CMIF_AGCH_CFG_C_RD(i) & CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_MASK) >> CMIF_AGCH_CFG_C_TXTD_TYPE_BIT_LSB)

#define CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_LSB                         (15)
#define CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_WIDTH                       (3)
#define CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_AGCH_CFG_C_SCR_CODE_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_AGCH_CFG_C_SCR_CODE_TYPE_FLD_RD(i)                       ((M_CMIF_AGCH_CFG_C_RD(i) & CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_MASK) >> CMIF_AGCH_CFG_C_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_LSB                           (7)
#define CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_WIDTH                         (8)
#define CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_MASK                          ((UINT32) (((1<<CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_LSB) )
#define CMIF_AGCH_CFG_C_CH_CODE_NUM_FLD_WR(reg, val)                  (reg |= (val) << CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_LSB)
#define CMIF_AGCH_CFG_C_CH_CODE_NUM_FLD_RD(i)                         ((M_CMIF_AGCH_CFG_C_RD(i) & CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_MASK) >> CMIF_AGCH_CFG_C_CH_CODE_NUM_BIT_LSB)

#define CMIF_AGCH_CFG_C_SF_BIT_LSB                                    (4)
#define CMIF_AGCH_CFG_C_SF_BIT_WIDTH                                  (3)
#define CMIF_AGCH_CFG_C_SF_BIT_MASK                                   ((UINT32) (((1<<CMIF_AGCH_CFG_C_SF_BIT_WIDTH)-1) << CMIF_AGCH_CFG_C_SF_BIT_LSB) )
#define CMIF_AGCH_CFG_C_SF_FLD_WR(reg, val)                           (reg |= (val) << CMIF_AGCH_CFG_C_SF_BIT_LSB)
#define CMIF_AGCH_CFG_C_SF_FLD_RD(i)                                  ((M_CMIF_AGCH_CFG_C_RD(i) & CMIF_AGCH_CFG_C_SF_BIT_MASK) >> CMIF_AGCH_CFG_C_SF_BIT_LSB)

#define CMIF_AGCH_CFG_C_CH_TYPE_BIT_LSB                               (0)
#define CMIF_AGCH_CFG_C_CH_TYPE_BIT_WIDTH                             (4)
#define CMIF_AGCH_CFG_C_CH_TYPE_BIT_MASK                              ((UINT32) (((1<<CMIF_AGCH_CFG_C_CH_TYPE_BIT_WIDTH)-1) << CMIF_AGCH_CFG_C_CH_TYPE_BIT_LSB) )
#define CMIF_AGCH_CFG_C_CH_TYPE_FLD_WR(reg, val)                      (reg |= (val) << CMIF_AGCH_CFG_C_CH_TYPE_BIT_LSB)
#define CMIF_AGCH_CFG_C_CH_TYPE_FLD_RD(i)                             ((M_CMIF_AGCH_CFG_C_RD(i) & CMIF_AGCH_CFG_C_CH_TYPE_BIT_MASK) >> CMIF_AGCH_CFG_C_CH_TYPE_BIT_LSB)

#define CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_LSB                          (18)
#define CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_WIDTH                        (1)
#define CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_LSB) )
#define CMIF_HIRGCH_CFG_CH_TXTD_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_LSB)
#define CMIF_HIRGCH_CFG_CH_TXTD_TYPE_FLD_RD(i)                        ((M_CMIF_HIRGCH_CFG_CH_RD(i) & CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_MASK) >> CMIF_HIRGCH_CFG_CH_TXTD_TYPE_BIT_LSB)

#define CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB                      (15)
#define CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_WIDTH                    (3)
#define CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_FLD_RD(i)                    ((M_CMIF_HIRGCH_CFG_CH_RD(i) & CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_MASK) >> CMIF_HIRGCH_CFG_CH_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_LSB                        (7)
#define CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_WIDTH                      (8)
#define CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_MASK                       ((UINT32) (((1<<CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_LSB) )
#define CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_FLD_WR(reg, val)               (reg |= (val) << CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_LSB)
#define CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_FLD_RD(i)                      ((M_CMIF_HIRGCH_CFG_CH_RD(i) & CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_MASK) >> CMIF_HIRGCH_CFG_CH_CH_CODE_NUM_BIT_LSB)

#define CMIF_HIRGCH_CFG_CH_SF_BIT_LSB                                 (4)
#define CMIF_HIRGCH_CFG_CH_SF_BIT_WIDTH                               (3)
#define CMIF_HIRGCH_CFG_CH_SF_BIT_MASK                                ((UINT32) (((1<<CMIF_HIRGCH_CFG_CH_SF_BIT_WIDTH)-1) << CMIF_HIRGCH_CFG_CH_SF_BIT_LSB) )
#define CMIF_HIRGCH_CFG_CH_SF_FLD_WR(reg, val)                        (reg |= (val) << CMIF_HIRGCH_CFG_CH_SF_BIT_LSB)
#define CMIF_HIRGCH_CFG_CH_SF_FLD_RD(i)                               ((M_CMIF_HIRGCH_CFG_CH_RD(i) & CMIF_HIRGCH_CFG_CH_SF_BIT_MASK) >> CMIF_HIRGCH_CFG_CH_SF_BIT_LSB)

#define CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_LSB                            (0)
#define CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_WIDTH                          (4)
#define CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_MASK                           ((UINT32) (((1<<CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_WIDTH)-1) << CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_LSB) )
#define CMIF_HIRGCH_CFG_CH_CH_TYPE_FLD_WR(reg, val)                   (reg |= (val) << CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_LSB)
#define CMIF_HIRGCH_CFG_CH_CH_TYPE_FLD_RD(i)                          ((M_CMIF_HIRGCH_CFG_CH_RD(i) & CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_MASK) >> CMIF_HIRGCH_CFG_CH_CH_TYPE_BIT_LSB)

#define CMIF_PCCPCH_OFFSET_OFFSET_BIT_LSB                             (0)
#define CMIF_PCCPCH_OFFSET_OFFSET_BIT_WIDTH                           (8)
#define CMIF_PCCPCH_OFFSET_OFFSET_BIT_MASK                            ((UINT32) (((1<<CMIF_PCCPCH_OFFSET_OFFSET_BIT_WIDTH)-1) << CMIF_PCCPCH_OFFSET_OFFSET_BIT_LSB) )
#define CMIF_PCCPCH_OFFSET_OFFSET_FLD_WR(reg, val)                    (reg |= (val) << CMIF_PCCPCH_OFFSET_OFFSET_BIT_LSB)
#define CMIF_PCCPCH_OFFSET_OFFSET_FLD_RD()                            ((M_CMIF_PCCPCH_OFFSET_RD() & CMIF_PCCPCH_OFFSET_OFFSET_BIT_MASK) >> CMIF_PCCPCH_OFFSET_OFFSET_BIT_LSB)

#define CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_LSB                           (0)
#define CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_WIDTH                         (8)
#define CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_MASK                          ((UINT32) (((1<<CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_WIDTH)-1) << CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_LSB) )
#define CMIF_PHCH0_OFFSET_C0_OFFSET_FLD_WR(reg, val)                  (reg |= (val) << CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_LSB)
#define CMIF_PHCH0_OFFSET_C0_OFFSET_FLD_RD()                          ((M_CMIF_PHCH0_OFFSET_C0_RD() & CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_MASK) >> CMIF_PHCH0_OFFSET_C0_OFFSET_BIT_LSB)

#define CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_LSB                           (0)
#define CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_WIDTH                         (8)
#define CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_MASK                          ((UINT32) (((1<<CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_WIDTH)-1) << CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_LSB) )
#define CMIF_PHCH1_OFFSET_C0_OFFSET_FLD_WR(reg, val)                  (reg |= (val) << CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_LSB)
#define CMIF_PHCH1_OFFSET_C0_OFFSET_FLD_RD()                          ((M_CMIF_PHCH1_OFFSET_C0_RD() & CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_MASK) >> CMIF_PHCH1_OFFSET_C0_OFFSET_BIT_LSB)

#define CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_LSB                           (0)
#define CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_WIDTH                         (8)
#define CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_MASK                          ((UINT32) (((1<<CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_WIDTH)-1) << CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_LSB) )
#define CMIF_PHCH2_OFFSET_C0_OFFSET_FLD_WR(reg, val)                  (reg |= (val) << CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_LSB)
#define CMIF_PHCH2_OFFSET_C0_OFFSET_FLD_RD()                          ((M_CMIF_PHCH2_OFFSET_C0_RD() & CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_MASK) >> CMIF_PHCH2_OFFSET_C0_OFFSET_BIT_LSB)

#define CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_LSB                           (0)
#define CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_WIDTH                         (8)
#define CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_MASK                          ((UINT32) (((1<<CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_WIDTH)-1) << CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_LSB) )
#define CMIF_HSSCCH_OFFSET_C_OFFSET_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_LSB)
#define CMIF_HSSCCH_OFFSET_C_OFFSET_FLD_RD(i)                         ((M_CMIF_HSSCCH_OFFSET_C_RD(i) & CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_MASK) >> CMIF_HSSCCH_OFFSET_C_OFFSET_BIT_LSB)

#define CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_LSB                      (0)
#define CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_WIDTH                    (8)
#define CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_MASK                     ((UINT32) (((1<<CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_WIDTH)-1) << CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_LSB) )
#define CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_FLD_WR(reg, val)             (reg |= (val) << CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_LSB)
#define CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_FLD_RD()                     ((M_CMIF_TGT_HSSCCH_OFFSET_C0_RD() & CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_MASK) >> CMIF_TGT_HSSCCH_OFFSET_C0_OFFSET_BIT_LSB)

#define CMIF_AGCH_OFFSET_C_OFFSET_BIT_LSB                             (0)
#define CMIF_AGCH_OFFSET_C_OFFSET_BIT_WIDTH                           (8)
#define CMIF_AGCH_OFFSET_C_OFFSET_BIT_MASK                            ((UINT32) (((1<<CMIF_AGCH_OFFSET_C_OFFSET_BIT_WIDTH)-1) << CMIF_AGCH_OFFSET_C_OFFSET_BIT_LSB) )
#define CMIF_AGCH_OFFSET_C_OFFSET_FLD_WR(reg, val)                    (reg |= (val) << CMIF_AGCH_OFFSET_C_OFFSET_BIT_LSB)
#define CMIF_AGCH_OFFSET_C_OFFSET_FLD_RD(i)                           ((M_CMIF_AGCH_OFFSET_C_RD(i) & CMIF_AGCH_OFFSET_C_OFFSET_BIT_MASK) >> CMIF_AGCH_OFFSET_C_OFFSET_BIT_LSB)

#define CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_LSB                          (0)
#define CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_WIDTH                        (8)
#define CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_WIDTH)-1) << CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_LSB) )
#define CMIF_HIRGCH_OFFSET_CH_OFFSET_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_LSB)
#define CMIF_HIRGCH_OFFSET_CH_OFFSET_FLD_RD(i)                        ((M_CMIF_HIRGCH_OFFSET_CH_RD(i) & CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_MASK) >> CMIF_HIRGCH_OFFSET_CH_OFFSET_BIT_LSB)

#define CMIF_SCID_LIGHT_SEC_SC_ID_BIT_LSB                             (16)
#define CMIF_SCID_LIGHT_SEC_SC_ID_BIT_WIDTH                           (13)
#define CMIF_SCID_LIGHT_SEC_SC_ID_BIT_MASK                            ((UINT32) (((1<<CMIF_SCID_LIGHT_SEC_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_LIGHT_SEC_SC_ID_BIT_LSB) )
#define CMIF_SCID_LIGHT_SEC_SC_ID_FLD_WR(reg, val)                    (reg |= (val) << CMIF_SCID_LIGHT_SEC_SC_ID_BIT_LSB)
#define CMIF_SCID_LIGHT_SEC_SC_ID_FLD_RD()                            ((M_CMIF_SCID_LIGHT_RD() & CMIF_SCID_LIGHT_SEC_SC_ID_BIT_MASK) >> CMIF_SCID_LIGHT_SEC_SC_ID_BIT_LSB)

#define CMIF_SCID_LIGHT_PRI_SC_ID_BIT_LSB                             (0)
#define CMIF_SCID_LIGHT_PRI_SC_ID_BIT_WIDTH                           (13)
#define CMIF_SCID_LIGHT_PRI_SC_ID_BIT_MASK                            ((UINT32) (((1<<CMIF_SCID_LIGHT_PRI_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_LIGHT_PRI_SC_ID_BIT_LSB) )
#define CMIF_SCID_LIGHT_PRI_SC_ID_FLD_WR(reg, val)                    (reg |= (val) << CMIF_SCID_LIGHT_PRI_SC_ID_BIT_LSB)
#define CMIF_SCID_LIGHT_PRI_SC_ID_FLD_RD()                            ((M_CMIF_SCID_LIGHT_RD() & CMIF_SCID_LIGHT_PRI_SC_ID_BIT_MASK) >> CMIF_SCID_LIGHT_PRI_SC_ID_BIT_LSB)

#define CMIF_SCID_C0_RL_SEC_SC_ID_BIT_LSB                             (16)
#define CMIF_SCID_C0_RL_SEC_SC_ID_BIT_WIDTH                           (13)
#define CMIF_SCID_C0_RL_SEC_SC_ID_BIT_MASK                            ((UINT32) (((1<<CMIF_SCID_C0_RL_SEC_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_C0_RL_SEC_SC_ID_BIT_LSB) )
#define CMIF_SCID_C0_RL_SEC_SC_ID_FLD_WR(reg, val)                    (reg |= (val) << CMIF_SCID_C0_RL_SEC_SC_ID_BIT_LSB)
#define CMIF_SCID_C0_RL_SEC_SC_ID_FLD_RD(i)                           ((M_CMIF_SCID_C0_RL_RD(i) & CMIF_SCID_C0_RL_SEC_SC_ID_BIT_MASK) >> CMIF_SCID_C0_RL_SEC_SC_ID_BIT_LSB)

#define CMIF_SCID_C0_RL_PRI_SC_ID_BIT_LSB                             (0)
#define CMIF_SCID_C0_RL_PRI_SC_ID_BIT_WIDTH                           (13)
#define CMIF_SCID_C0_RL_PRI_SC_ID_BIT_MASK                            ((UINT32) (((1<<CMIF_SCID_C0_RL_PRI_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_C0_RL_PRI_SC_ID_BIT_LSB) )
#define CMIF_SCID_C0_RL_PRI_SC_ID_FLD_WR(reg, val)                    (reg |= (val) << CMIF_SCID_C0_RL_PRI_SC_ID_BIT_LSB)
#define CMIF_SCID_C0_RL_PRI_SC_ID_FLD_RD(i)                           ((M_CMIF_SCID_C0_RL_RD(i) & CMIF_SCID_C0_RL_PRI_SC_ID_BIT_MASK) >> CMIF_SCID_C0_RL_PRI_SC_ID_BIT_LSB)

#define CMIF_SCID_C1_RL_SEC_SC_ID_BIT_LSB                             (16)
#define CMIF_SCID_C1_RL_SEC_SC_ID_BIT_WIDTH                           (13)
#define CMIF_SCID_C1_RL_SEC_SC_ID_BIT_MASK                            ((UINT32) (((1<<CMIF_SCID_C1_RL_SEC_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_C1_RL_SEC_SC_ID_BIT_LSB) )
#define CMIF_SCID_C1_RL_SEC_SC_ID_FLD_WR(reg, val)                    (reg |= (val) << CMIF_SCID_C1_RL_SEC_SC_ID_BIT_LSB)
#define CMIF_SCID_C1_RL_SEC_SC_ID_FLD_RD(i)                           ((M_CMIF_SCID_C1_RL_RD(i) & CMIF_SCID_C1_RL_SEC_SC_ID_BIT_MASK) >> CMIF_SCID_C1_RL_SEC_SC_ID_BIT_LSB)

#define CMIF_SCID_C1_RL_PRI_SC_ID_BIT_LSB                             (0)
#define CMIF_SCID_C1_RL_PRI_SC_ID_BIT_WIDTH                           (13)
#define CMIF_SCID_C1_RL_PRI_SC_ID_BIT_MASK                            ((UINT32) (((1<<CMIF_SCID_C1_RL_PRI_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_C1_RL_PRI_SC_ID_BIT_LSB) )
#define CMIF_SCID_C1_RL_PRI_SC_ID_FLD_WR(reg, val)                    (reg |= (val) << CMIF_SCID_C1_RL_PRI_SC_ID_BIT_LSB)
#define CMIF_SCID_C1_RL_PRI_SC_ID_FLD_RD(i)                           ((M_CMIF_SCID_C1_RL_RD(i) & CMIF_SCID_C1_RL_PRI_SC_ID_BIT_MASK) >> CMIF_SCID_C1_RL_PRI_SC_ID_BIT_LSB)

#define CMIF_SCID_C2_SEC_SC_ID_BIT_LSB                                (16)
#define CMIF_SCID_C2_SEC_SC_ID_BIT_WIDTH                              (13)
#define CMIF_SCID_C2_SEC_SC_ID_BIT_MASK                               ((UINT32) (((1<<CMIF_SCID_C2_SEC_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_C2_SEC_SC_ID_BIT_LSB) )
#define CMIF_SCID_C2_SEC_SC_ID_FLD_WR(reg, val)                       (reg |= (val) << CMIF_SCID_C2_SEC_SC_ID_BIT_LSB)
#define CMIF_SCID_C2_SEC_SC_ID_FLD_RD()                               ((M_CMIF_SCID_C2_RD() & CMIF_SCID_C2_SEC_SC_ID_BIT_MASK) >> CMIF_SCID_C2_SEC_SC_ID_BIT_LSB)

#define CMIF_SCID_C2_PRI_SC_ID_BIT_LSB                                (0)
#define CMIF_SCID_C2_PRI_SC_ID_BIT_WIDTH                              (13)
#define CMIF_SCID_C2_PRI_SC_ID_BIT_MASK                               ((UINT32) (((1<<CMIF_SCID_C2_PRI_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_C2_PRI_SC_ID_BIT_LSB) )
#define CMIF_SCID_C2_PRI_SC_ID_FLD_WR(reg, val)                       (reg |= (val) << CMIF_SCID_C2_PRI_SC_ID_BIT_LSB)
#define CMIF_SCID_C2_PRI_SC_ID_FLD_RD()                               ((M_CMIF_SCID_C2_RD() & CMIF_SCID_C2_PRI_SC_ID_BIT_MASK) >> CMIF_SCID_C2_PRI_SC_ID_BIT_LSB)

#define CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_LSB                         (16)
#define CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_WIDTH                       (13)
#define CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_MASK                        ((UINT32) (((1<<CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_LSB) )
#define CMIF_SCID_TGT_HS_C0_SEC_SC_ID_FLD_WR(reg, val)                (reg |= (val) << CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_LSB)
#define CMIF_SCID_TGT_HS_C0_SEC_SC_ID_FLD_RD()                        ((M_CMIF_SCID_TGT_HS_C0_RD() & CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_MASK) >> CMIF_SCID_TGT_HS_C0_SEC_SC_ID_BIT_LSB)

#define CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_LSB                         (0)
#define CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_WIDTH                       (13)
#define CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_MASK                        ((UINT32) (((1<<CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_WIDTH)-1) << CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_LSB) )
#define CMIF_SCID_TGT_HS_C0_PRI_SC_ID_FLD_WR(reg, val)                (reg |= (val) << CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_LSB)
#define CMIF_SCID_TGT_HS_C0_PRI_SC_ID_FLD_RD()                        ((M_CMIF_SCID_TGT_HS_C0_RD() & CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_MASK) >> CMIF_SCID_TGT_HS_C0_PRI_SC_ID_BIT_LSB)

#define CMIF_RLID_C_TARGET_CELL_RLID_BIT_LSB                          (8)
#define CMIF_RLID_C_TARGET_CELL_RLID_BIT_WIDTH                        (3)
#define CMIF_RLID_C_TARGET_CELL_RLID_BIT_MASK                         ((UINT32) (((1<<CMIF_RLID_C_TARGET_CELL_RLID_BIT_WIDTH)-1) << CMIF_RLID_C_TARGET_CELL_RLID_BIT_LSB) )
#define CMIF_RLID_C_TARGET_CELL_RLID_FLD_WR(reg, val)                 (reg |= (val) << CMIF_RLID_C_TARGET_CELL_RLID_BIT_LSB)
#define CMIF_RLID_C_TARGET_CELL_RLID_FLD_RD(i)                        ((M_CMIF_RLID_C_RD(i) & CMIF_RLID_C_TARGET_CELL_RLID_BIT_MASK) >> CMIF_RLID_C_TARGET_CELL_RLID_BIT_LSB)

#define CMIF_RLID_C_SERVING_CELL_RLID_BIT_LSB                         (0)
#define CMIF_RLID_C_SERVING_CELL_RLID_BIT_WIDTH                       (3)
#define CMIF_RLID_C_SERVING_CELL_RLID_BIT_MASK                        ((UINT32) (((1<<CMIF_RLID_C_SERVING_CELL_RLID_BIT_WIDTH)-1) << CMIF_RLID_C_SERVING_CELL_RLID_BIT_LSB) )
#define CMIF_RLID_C_SERVING_CELL_RLID_FLD_WR(reg, val)                (reg |= (val) << CMIF_RLID_C_SERVING_CELL_RLID_BIT_LSB)
#define CMIF_RLID_C_SERVING_CELL_RLID_FLD_RD(i)                       ((M_CMIF_RLID_C_RD(i) & CMIF_RLID_C_SERVING_CELL_RLID_BIT_MASK) >> CMIF_RLID_C_SERVING_CELL_RLID_BIT_LSB)

#define CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_LSB                          (2)
#define CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_WIDTH                        (1)
#define CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_MASK                         ((UINT32) (((1<<CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_WIDTH)-1) << CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_LSB) )
#define CMIF_PHCH_CC_MAP_PHCH2_CC_ID_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_LSB)
#define CMIF_PHCH_CC_MAP_PHCH2_CC_ID_FLD_RD()                         ((M_CMIF_PHCH_CC_MAP_RD() & CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_MASK) >> CMIF_PHCH_CC_MAP_PHCH2_CC_ID_BIT_LSB)

#define CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB                          (1)
#define CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_WIDTH                        (1)
#define CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_MASK                         ((UINT32) (((1<<CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_WIDTH)-1) << CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB) )
#define CMIF_PHCH_CC_MAP_PHCH1_CC_ID_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB)
#define CMIF_PHCH_CC_MAP_PHCH1_CC_ID_FLD_RD()                         ((M_CMIF_PHCH_CC_MAP_RD() & CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_MASK) >> CMIF_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB)

#define CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB                          (0)
#define CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_WIDTH                        (1)
#define CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_MASK                         ((UINT32) (((1<<CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_WIDTH)-1) << CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB) )
#define CMIF_PHCH_CC_MAP_PHCH0_CC_ID_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB)
#define CMIF_PHCH_CC_MAP_PHCH0_CC_ID_FLD_RD()                         ((M_CMIF_PHCH_CC_MAP_RD() & CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_MASK) >> CMIF_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB)

#define CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_LSB                        (4)
#define CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_WIDTH                      (1)
#define CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_MASK                       ((UINT32) (((1<<CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_WIDTH)-1) << CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_LSB) )
#define CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_FLD_WR(reg, val)               (reg |= (val) << CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_LSB)
#define CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_FLD_RD()                       ((M_CMIF_DSDS_CHANNEL_EN_RD() & CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_MASK) >> CMIF_DSDS_CHANNEL_EN_ICH_EN_C0_BIT_LSB)

#define CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_LSB                         (3)
#define CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_WIDTH                       (1)
#define CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_WIDTH)-1) << CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_LSB) )
#define CMIF_DSDS_CHANNEL_EN_PHCH2_EN_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_LSB)
#define CMIF_DSDS_CHANNEL_EN_PHCH2_EN_FLD_RD()                        ((M_CMIF_DSDS_CHANNEL_EN_RD() & CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_MASK) >> CMIF_DSDS_CHANNEL_EN_PHCH2_EN_BIT_LSB)

#define CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_LSB                         (2)
#define CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_WIDTH                       (1)
#define CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_WIDTH)-1) << CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_LSB) )
#define CMIF_DSDS_CHANNEL_EN_PHCH1_EN_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_LSB)
#define CMIF_DSDS_CHANNEL_EN_PHCH1_EN_FLD_RD()                        ((M_CMIF_DSDS_CHANNEL_EN_RD() & CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_MASK) >> CMIF_DSDS_CHANNEL_EN_PHCH1_EN_BIT_LSB)

#define CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_LSB                         (1)
#define CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_WIDTH                       (1)
#define CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_WIDTH)-1) << CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_LSB) )
#define CMIF_DSDS_CHANNEL_EN_PHCH0_EN_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_LSB)
#define CMIF_DSDS_CHANNEL_EN_PHCH0_EN_FLD_RD()                        ((M_CMIF_DSDS_CHANNEL_EN_RD() & CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_MASK) >> CMIF_DSDS_CHANNEL_EN_PHCH0_EN_BIT_LSB)

#define CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_LSB                        (0)
#define CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_WIDTH                      (1)
#define CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_MASK                       ((UINT32) (((1<<CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_WIDTH)-1) << CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_LSB) )
#define CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_FLD_WR(reg, val)               (reg |= (val) << CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_LSB)
#define CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_FLD_RD()                       ((M_CMIF_DSDS_CHANNEL_EN_RD() & CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_MASK) >> CMIF_DSDS_CHANNEL_EN_PCCPCH_EN_BIT_LSB)

#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_LSB               (3)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_WIDTH             (1)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_WIDTH)-1) << CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_LSB) )
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_LSB)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_FLD_RD()              ((M_CMIF_DSDS_SKIP_CHANNEL_EN_RD() & CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_MASK) >> CMIF_DSDS_SKIP_CHANNEL_EN_PHCH2_EN_SKIP_BIT_LSB)

#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_LSB               (2)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_WIDTH             (1)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_WIDTH)-1) << CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_LSB) )
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_LSB)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_FLD_RD()              ((M_CMIF_DSDS_SKIP_CHANNEL_EN_RD() & CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_MASK) >> CMIF_DSDS_SKIP_CHANNEL_EN_PHCH1_EN_SKIP_BIT_LSB)

#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_LSB               (1)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_WIDTH             (1)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_WIDTH)-1) << CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_LSB) )
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_LSB)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_FLD_RD()              ((M_CMIF_DSDS_SKIP_CHANNEL_EN_RD() & CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_MASK) >> CMIF_DSDS_SKIP_CHANNEL_EN_PHCH0_EN_SKIP_BIT_LSB)

#define CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_LSB              (0)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_WIDTH            (1)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_MASK             ((UINT32) (((1<<CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_WIDTH)-1) << CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_LSB) )
#define CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_FLD_WR(reg, val)     (reg |= (val) << CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_LSB)
#define CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_FLD_RD()             ((M_CMIF_DSDS_SKIP_CHANNEL_EN_RD() & CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_MASK) >> CMIF_DSDS_SKIP_CHANNEL_EN_PCCPCH_EN_SKIP_BIT_LSB)

#define CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_LSB                         (18)
#define CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_WIDTH                       (1)
#define CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_LSB) )
#define CMIF_DSDS_CPICH_CFG_TXTD_TYPE_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_LSB)
#define CMIF_DSDS_CPICH_CFG_TXTD_TYPE_FLD_RD()                        ((M_CMIF_DSDS_CPICH_CFG_RD() & CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_MASK) >> CMIF_DSDS_CPICH_CFG_TXTD_TYPE_BIT_LSB)

#define CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB                     (15)
#define CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_WIDTH                   (3)
#define CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_MASK                    ((UINT32) (((1<<CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_FLD_WR(reg, val)            (reg |= (val) << CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_FLD_RD()                    ((M_CMIF_DSDS_CPICH_CFG_RD() & CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_MASK) >> CMIF_DSDS_CPICH_CFG_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_LSB                       (7)
#define CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_WIDTH                     (8)
#define CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_MASK                      ((UINT32) (((1<<CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_LSB) )
#define CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_FLD_WR(reg, val)              (reg |= (val) << CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_LSB)
#define CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_FLD_RD()                      ((M_CMIF_DSDS_CPICH_CFG_RD() & CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_MASK) >> CMIF_DSDS_CPICH_CFG_CH_CODE_NUM_BIT_LSB)

#define CMIF_DSDS_CPICH_CFG_SF_BIT_LSB                                (4)
#define CMIF_DSDS_CPICH_CFG_SF_BIT_WIDTH                              (3)
#define CMIF_DSDS_CPICH_CFG_SF_BIT_MASK                               ((UINT32) (((1<<CMIF_DSDS_CPICH_CFG_SF_BIT_WIDTH)-1) << CMIF_DSDS_CPICH_CFG_SF_BIT_LSB) )
#define CMIF_DSDS_CPICH_CFG_SF_FLD_WR(reg, val)                       (reg |= (val) << CMIF_DSDS_CPICH_CFG_SF_BIT_LSB)
#define CMIF_DSDS_CPICH_CFG_SF_FLD_RD()                               ((M_CMIF_DSDS_CPICH_CFG_RD() & CMIF_DSDS_CPICH_CFG_SF_BIT_MASK) >> CMIF_DSDS_CPICH_CFG_SF_BIT_LSB)

#define CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_LSB                           (0)
#define CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_WIDTH                         (4)
#define CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_MASK                          ((UINT32) (((1<<CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_LSB) )
#define CMIF_DSDS_CPICH_CFG_CH_TYPE_FLD_WR(reg, val)                  (reg |= (val) << CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_LSB)
#define CMIF_DSDS_CPICH_CFG_CH_TYPE_FLD_RD()                          ((M_CMIF_DSDS_CPICH_CFG_RD() & CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_MASK) >> CMIF_DSDS_CPICH_CFG_CH_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_LSB                    (15)
#define CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_WIDTH                  (3)
#define CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_FLD_RD()                   ((M_CMIF_DSDS_PHCH0_CFG0_RD() & CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH0_CFG0_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_LSB                      (7)
#define CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_WIDTH                    (8)
#define CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_MASK                     ((UINT32) (((1<<CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_LSB) )
#define CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_FLD_WR(reg, val)             (reg |= (val) << CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_LSB)
#define CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_FLD_RD()                     ((M_CMIF_DSDS_PHCH0_CFG0_RD() & CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_MASK) >> CMIF_DSDS_PHCH0_CFG0_CH_CODE_NUM_BIT_LSB)

#define CMIF_DSDS_PHCH0_CFG0_SF_BIT_LSB                               (4)
#define CMIF_DSDS_PHCH0_CFG0_SF_BIT_WIDTH                             (3)
#define CMIF_DSDS_PHCH0_CFG0_SF_BIT_MASK                              ((UINT32) (((1<<CMIF_DSDS_PHCH0_CFG0_SF_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_CFG0_SF_BIT_LSB) )
#define CMIF_DSDS_PHCH0_CFG0_SF_FLD_WR(reg, val)                      (reg |= (val) << CMIF_DSDS_PHCH0_CFG0_SF_BIT_LSB)
#define CMIF_DSDS_PHCH0_CFG0_SF_FLD_RD()                              ((M_CMIF_DSDS_PHCH0_CFG0_RD() & CMIF_DSDS_PHCH0_CFG0_SF_BIT_MASK) >> CMIF_DSDS_PHCH0_CFG0_SF_BIT_LSB)

#define CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_LSB                          (0)
#define CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_WIDTH                        (4)
#define CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH0_CFG0_CH_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH0_CFG0_CH_TYPE_FLD_RD()                         ((M_CMIF_DSDS_PHCH0_CFG0_RD() & CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH0_CFG0_CH_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_LSB                        (8)
#define CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_WIDTH                      (2)
#define CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_FLD_RD()                       ((M_CMIF_DSDS_PHCH0_CFG1_RD() & CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH0_CFG1_TXTD_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH0_CFG1_TAU_BIT_LSB                              (0)
#define CMIF_DSDS_PHCH0_CFG1_TAU_BIT_WIDTH                            (8)
#define CMIF_DSDS_PHCH0_CFG1_TAU_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_PHCH0_CFG1_TAU_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_CFG1_TAU_BIT_LSB) )
#define CMIF_DSDS_PHCH0_CFG1_TAU_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_PHCH0_CFG1_TAU_BIT_LSB)
#define CMIF_DSDS_PHCH0_CFG1_TAU_FLD_RD()                             ((M_CMIF_DSDS_PHCH0_CFG1_RD() & CMIF_DSDS_PHCH0_CFG1_TAU_BIT_MASK) >> CMIF_DSDS_PHCH0_CFG1_TAU_BIT_LSB)

#define CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_LSB                   (25)
#define CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_WIDTH                 (7)
#define CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_LSB) )
#define CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_LSB)
#define CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_FLD_RD()                  ((M_CMIF_DSDS_PHCH0_SLT_FMT_RD() & CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_MASK) >> CMIF_DSDS_PHCH0_SLT_FMT_PILOT_START_BIT_LSB)

#define CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_LSB                      (10)
#define CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_WIDTH                    (7)
#define CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_MASK                     ((UINT32) (((1<<CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_LSB) )
#define CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_FLD_WR(reg, val)             (reg |= (val) << CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_LSB)
#define CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_FLD_RD()                     ((M_CMIF_DSDS_PHCH0_SLT_FMT_RD() & CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_MASK) >> CMIF_DSDS_PHCH0_SLT_FMT_TFCI_END_BIT_LSB)

#define CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_LSB                    (15)
#define CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_WIDTH                  (3)
#define CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_FLD_RD()                   ((M_CMIF_DSDS_PHCH1_CFG0_RD() & CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH1_CFG0_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_LSB                      (7)
#define CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_WIDTH                    (8)
#define CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_MASK                     ((UINT32) (((1<<CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_LSB) )
#define CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_FLD_WR(reg, val)             (reg |= (val) << CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_LSB)
#define CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_FLD_RD()                     ((M_CMIF_DSDS_PHCH1_CFG0_RD() & CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_MASK) >> CMIF_DSDS_PHCH1_CFG0_CH_CODE_NUM_BIT_LSB)

#define CMIF_DSDS_PHCH1_CFG0_SF_BIT_LSB                               (4)
#define CMIF_DSDS_PHCH1_CFG0_SF_BIT_WIDTH                             (3)
#define CMIF_DSDS_PHCH1_CFG0_SF_BIT_MASK                              ((UINT32) (((1<<CMIF_DSDS_PHCH1_CFG0_SF_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_CFG0_SF_BIT_LSB) )
#define CMIF_DSDS_PHCH1_CFG0_SF_FLD_WR(reg, val)                      (reg |= (val) << CMIF_DSDS_PHCH1_CFG0_SF_BIT_LSB)
#define CMIF_DSDS_PHCH1_CFG0_SF_FLD_RD()                              ((M_CMIF_DSDS_PHCH1_CFG0_RD() & CMIF_DSDS_PHCH1_CFG0_SF_BIT_MASK) >> CMIF_DSDS_PHCH1_CFG0_SF_BIT_LSB)

#define CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_LSB                          (0)
#define CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_WIDTH                        (4)
#define CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH1_CFG0_CH_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH1_CFG0_CH_TYPE_FLD_RD()                         ((M_CMIF_DSDS_PHCH1_CFG0_RD() & CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH1_CFG0_CH_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_LSB                        (8)
#define CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_WIDTH                      (2)
#define CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_FLD_RD()                       ((M_CMIF_DSDS_PHCH1_CFG1_RD() & CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH1_CFG1_TXTD_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH1_CFG1_TAU_BIT_LSB                              (0)
#define CMIF_DSDS_PHCH1_CFG1_TAU_BIT_WIDTH                            (8)
#define CMIF_DSDS_PHCH1_CFG1_TAU_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_PHCH1_CFG1_TAU_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_CFG1_TAU_BIT_LSB) )
#define CMIF_DSDS_PHCH1_CFG1_TAU_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_PHCH1_CFG1_TAU_BIT_LSB)
#define CMIF_DSDS_PHCH1_CFG1_TAU_FLD_RD()                             ((M_CMIF_DSDS_PHCH1_CFG1_RD() & CMIF_DSDS_PHCH1_CFG1_TAU_BIT_MASK) >> CMIF_DSDS_PHCH1_CFG1_TAU_BIT_LSB)

#define CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_LSB                   (25)
#define CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_WIDTH                 (7)
#define CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_MASK                  ((UINT32) (((1<<CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_LSB) )
#define CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_FLD_WR(reg, val)          (reg |= (val) << CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_LSB)
#define CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_FLD_RD()                  ((M_CMIF_DSDS_PHCH1_SLT_FMT_RD() & CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_MASK) >> CMIF_DSDS_PHCH1_SLT_FMT_PILOT_START_BIT_LSB)

#define CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_LSB                      (10)
#define CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_WIDTH                    (7)
#define CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_MASK                     ((UINT32) (((1<<CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_LSB) )
#define CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_FLD_WR(reg, val)             (reg |= (val) << CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_LSB)
#define CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_FLD_RD()                     ((M_CMIF_DSDS_PHCH1_SLT_FMT_RD() & CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_MASK) >> CMIF_DSDS_PHCH1_SLT_FMT_TFCI_END_BIT_LSB)

#define CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_LSB                    (15)
#define CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_WIDTH                  (3)
#define CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_MASK                   ((UINT32) (((1<<CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_FLD_WR(reg, val)           (reg |= (val) << CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_FLD_RD()                   ((M_CMIF_DSDS_PHCH2_CFG0_RD() & CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH2_CFG0_SCR_CODE_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_LSB                      (7)
#define CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_WIDTH                    (8)
#define CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_MASK                     ((UINT32) (((1<<CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_LSB) )
#define CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_FLD_WR(reg, val)             (reg |= (val) << CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_LSB)
#define CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_FLD_RD()                     ((M_CMIF_DSDS_PHCH2_CFG0_RD() & CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_MASK) >> CMIF_DSDS_PHCH2_CFG0_CH_CODE_NUM_BIT_LSB)

#define CMIF_DSDS_PHCH2_CFG0_SF_BIT_LSB                               (4)
#define CMIF_DSDS_PHCH2_CFG0_SF_BIT_WIDTH                             (3)
#define CMIF_DSDS_PHCH2_CFG0_SF_BIT_MASK                              ((UINT32) (((1<<CMIF_DSDS_PHCH2_CFG0_SF_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_CFG0_SF_BIT_LSB) )
#define CMIF_DSDS_PHCH2_CFG0_SF_FLD_WR(reg, val)                      (reg |= (val) << CMIF_DSDS_PHCH2_CFG0_SF_BIT_LSB)
#define CMIF_DSDS_PHCH2_CFG0_SF_FLD_RD()                              ((M_CMIF_DSDS_PHCH2_CFG0_RD() & CMIF_DSDS_PHCH2_CFG0_SF_BIT_MASK) >> CMIF_DSDS_PHCH2_CFG0_SF_BIT_LSB)

#define CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_LSB                          (0)
#define CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_WIDTH                        (4)
#define CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_MASK                         ((UINT32) (((1<<CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH2_CFG0_CH_TYPE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH2_CFG0_CH_TYPE_FLD_RD()                         ((M_CMIF_DSDS_PHCH2_CFG0_RD() & CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH2_CFG0_CH_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_LSB                        (8)
#define CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_WIDTH                      (2)
#define CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_MASK                       ((UINT32) (((1<<CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_LSB) )
#define CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_FLD_WR(reg, val)               (reg |= (val) << CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_LSB)
#define CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_FLD_RD()                       ((M_CMIF_DSDS_PHCH2_CFG1_RD() & CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_MASK) >> CMIF_DSDS_PHCH2_CFG1_TXTD_TYPE_BIT_LSB)

#define CMIF_DSDS_PHCH2_CFG1_TAU_BIT_LSB                              (0)
#define CMIF_DSDS_PHCH2_CFG1_TAU_BIT_WIDTH                            (8)
#define CMIF_DSDS_PHCH2_CFG1_TAU_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_PHCH2_CFG1_TAU_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_CFG1_TAU_BIT_LSB) )
#define CMIF_DSDS_PHCH2_CFG1_TAU_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_PHCH2_CFG1_TAU_BIT_LSB)
#define CMIF_DSDS_PHCH2_CFG1_TAU_FLD_RD()                             ((M_CMIF_DSDS_PHCH2_CFG1_RD() & CMIF_DSDS_PHCH2_CFG1_TAU_BIT_MASK) >> CMIF_DSDS_PHCH2_CFG1_TAU_BIT_LSB)

#define CMIF_DSDS_ICH_FMT_OFFSET_BIT_LSB                              (5)
#define CMIF_DSDS_ICH_FMT_OFFSET_BIT_WIDTH                            (8)
#define CMIF_DSDS_ICH_FMT_OFFSET_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_ICH_FMT_OFFSET_BIT_WIDTH)-1) << CMIF_DSDS_ICH_FMT_OFFSET_BIT_LSB) )
#define CMIF_DSDS_ICH_FMT_OFFSET_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_ICH_FMT_OFFSET_BIT_LSB)
#define CMIF_DSDS_ICH_FMT_OFFSET_FLD_RD()                             ((M_CMIF_DSDS_ICH_FMT_RD() & CMIF_DSDS_ICH_FMT_OFFSET_BIT_MASK) >> CMIF_DSDS_ICH_FMT_OFFSET_BIT_LSB)

#define CMIF_DSDS_ICH_FMT_LEN_BIT_LSB                                 (0)
#define CMIF_DSDS_ICH_FMT_LEN_BIT_WIDTH                               (5)
#define CMIF_DSDS_ICH_FMT_LEN_BIT_MASK                                ((UINT32) (((1<<CMIF_DSDS_ICH_FMT_LEN_BIT_WIDTH)-1) << CMIF_DSDS_ICH_FMT_LEN_BIT_LSB) )
#define CMIF_DSDS_ICH_FMT_LEN_FLD_WR(reg, val)                        (reg |= (val) << CMIF_DSDS_ICH_FMT_LEN_BIT_LSB)
#define CMIF_DSDS_ICH_FMT_LEN_FLD_RD()                                ((M_CMIF_DSDS_ICH_FMT_RD() & CMIF_DSDS_ICH_FMT_LEN_BIT_MASK) >> CMIF_DSDS_ICH_FMT_LEN_BIT_LSB)

#define CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_LSB                         (0)
#define CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_WIDTH                       (8)
#define CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_WIDTH)-1) << CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_LSB) )
#define CMIF_DSDS_PHCH0_OFFSET_OFFSET_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_LSB)
#define CMIF_DSDS_PHCH0_OFFSET_OFFSET_FLD_RD()                        ((M_CMIF_DSDS_PHCH0_OFFSET_RD() & CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_MASK) >> CMIF_DSDS_PHCH0_OFFSET_OFFSET_BIT_LSB)

#define CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_LSB                         (0)
#define CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_WIDTH                       (8)
#define CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_WIDTH)-1) << CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_LSB) )
#define CMIF_DSDS_PHCH1_OFFSET_OFFSET_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_LSB)
#define CMIF_DSDS_PHCH1_OFFSET_OFFSET_FLD_RD()                        ((M_CMIF_DSDS_PHCH1_OFFSET_RD() & CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_MASK) >> CMIF_DSDS_PHCH1_OFFSET_OFFSET_BIT_LSB)

#define CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_LSB                         (0)
#define CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_WIDTH                       (8)
#define CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_MASK                        ((UINT32) (((1<<CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_WIDTH)-1) << CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_LSB) )
#define CMIF_DSDS_PHCH2_OFFSET_OFFSET_FLD_WR(reg, val)                (reg |= (val) << CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_LSB)
#define CMIF_DSDS_PHCH2_OFFSET_OFFSET_FLD_RD()                        ((M_CMIF_DSDS_PHCH2_OFFSET_RD() & CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_MASK) >> CMIF_DSDS_PHCH2_OFFSET_OFFSET_BIT_LSB)

#define CMIF_DSDS_SCID_SEC_SC_ID_BIT_LSB                              (16)
#define CMIF_DSDS_SCID_SEC_SC_ID_BIT_WIDTH                            (13)
#define CMIF_DSDS_SCID_SEC_SC_ID_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_SCID_SEC_SC_ID_BIT_WIDTH)-1) << CMIF_DSDS_SCID_SEC_SC_ID_BIT_LSB) )
#define CMIF_DSDS_SCID_SEC_SC_ID_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_SCID_SEC_SC_ID_BIT_LSB)
#define CMIF_DSDS_SCID_SEC_SC_ID_FLD_RD()                             ((M_CMIF_DSDS_SCID_RD() & CMIF_DSDS_SCID_SEC_SC_ID_BIT_MASK) >> CMIF_DSDS_SCID_SEC_SC_ID_BIT_LSB)

#define CMIF_DSDS_SCID_PRI_SC_ID_BIT_LSB                              (0)
#define CMIF_DSDS_SCID_PRI_SC_ID_BIT_WIDTH                            (13)
#define CMIF_DSDS_SCID_PRI_SC_ID_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_SCID_PRI_SC_ID_BIT_WIDTH)-1) << CMIF_DSDS_SCID_PRI_SC_ID_BIT_LSB) )
#define CMIF_DSDS_SCID_PRI_SC_ID_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_SCID_PRI_SC_ID_BIT_LSB)
#define CMIF_DSDS_SCID_PRI_SC_ID_FLD_RD()                             ((M_CMIF_DSDS_SCID_RD() & CMIF_DSDS_SCID_PRI_SC_ID_BIT_MASK) >> CMIF_DSDS_SCID_PRI_SC_ID_BIT_LSB)

#define CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB                     (1)
#define CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_WIDTH                   (1)
#define CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_MASK                    ((UINT32) (((1<<CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_WIDTH)-1) << CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB) )
#define CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_FLD_WR(reg, val)            (reg |= (val) << CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB)
#define CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_FLD_RD()                    ((M_CMIF_DSDS_PHCH_CC_MAP_RD() & CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_MASK) >> CMIF_DSDS_PHCH_CC_MAP_PHCH1_CC_ID_BIT_LSB)

#define CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB                     (0)
#define CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_WIDTH                   (1)
#define CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_MASK                    ((UINT32) (((1<<CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_WIDTH)-1) << CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB) )
#define CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_FLD_WR(reg, val)            (reg |= (val) << CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB)
#define CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_FLD_RD()                    ((M_CMIF_DSDS_PHCH_CC_MAP_RD() & CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_MASK) >> CMIF_DSDS_PHCH_CC_MAP_PHCH0_CC_ID_BIT_LSB)

#endif /* __CH_CONFIG_CMIF_H__ */
