Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb 27 04:23:03 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -verbose -file clock_utilization.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Clock Region Cell Placement per Global Clock: Region X0Y5
11. Clock Region Cell Placement per Global Clock: Region X1Y5
12. Clock Region Cell Placement per Global Clock: Region X2Y5
13. Clock Region Cell Placement per Global Clock: Region X3Y5
14. Clock Region Cell Placement per Global Clock: Region X4Y5
15. Clock Region Cell Placement per Global Clock: Region X5Y5
16. Clock Region Cell Placement per Global Clock: Region X0Y6
17. Clock Region Cell Placement per Global Clock: Region X1Y6
18. Clock Region Cell Placement per Global Clock: Region X2Y6
19. Clock Region Cell Placement per Global Clock: Region X3Y6
20. Clock Region Cell Placement per Global Clock: Region X4Y6
21. Clock Region Cell Placement per Global Clock: Region X5Y6
22. Clock Region Cell Placement per Global Clock: Region X0Y7
23. Clock Region Cell Placement per Global Clock: Region X1Y7
24. Clock Region Cell Placement per Global Clock: Region X2Y7
25. Clock Region Cell Placement per Global Clock: Region X3Y7
26. Clock Region Cell Placement per Global Clock: Region X4Y7
27. Clock Region Cell Placement per Global Clock: Region X5Y7
28. Clock Region Cell Placement per Global Clock: Region X0Y8
29. Clock Region Cell Placement per Global Clock: Region X1Y8
30. Clock Region Cell Placement per Global Clock: Region X2Y8
31. Clock Region Cell Placement per Global Clock: Region X3Y8
32. Clock Region Cell Placement per Global Clock: Region X4Y8
33. Clock Region Cell Placement per Global Clock: Region X5Y8
34. Clock Region Cell Placement per Global Clock: Region X0Y9
35. Clock Region Cell Placement per Global Clock: Region X1Y9
36. Clock Region Cell Placement per Global Clock: Region X2Y9
37. Clock Region Cell Placement per Global Clock: Region X3Y9
38. Clock Region Cell Placement per Global Clock: Region X4Y9
39. Clock Region Cell Placement per Global Clock: Region X5Y9
40. Clock Region Cell Placement per Global Clock: Region X1Y10
41. Clock Region Cell Placement per Global Clock: Region X2Y10
42. Clock Region Cell Placement per Global Clock: Region X3Y10
43. Clock Region Cell Placement per Global Clock: Region X4Y10
44. Clock Region Cell Placement per Global Clock: Region X5Y10
45. Clock Region Cell Placement per Global Clock: Region X2Y11
46. Clock Region Cell Placement per Global Clock: Region X3Y11
47. Clock Region Cell Placement per Global Clock: Region X4Y11
48. Clock Region Cell Placement per Global Clock: Region X5Y11

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    2 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       720 |   0 |            0 |      0 |
| MMCM       |    0 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------+--------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin         | Net           |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------+--------------------+---------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y224 | X4Y9         | X2Y8 |                   |                37 |      393685 |               0 |        6.250 | clk         | clk_ibuf/O         | clk_c         |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X1Y230 | X4Y9         | X2Y8 |                   |                37 |      131132 |               0 |     1000.000 | clk_wrapper | clk_wrapper_ibuf/O | clk_wrapper_c |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------+--------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------+------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site       | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                           | Net                    |
+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------+------------------------+
| src0      | g0        | IBUFCTRL/O      | IOB_X1Y489 | IOB_X1Y489 | X4Y9         |           1 |               0 |               6.250 | clk          | clk_ibuf_iso/IBUFCTRL_INST/O         | clk_ibuf_iso/O         |
| src1      | g1        | IBUFCTRL/O      | IOB_X1Y491 | IOB_X1Y491 | X4Y9         |           1 |               0 |            1000.000 | clk_wrapper  | clk_wrapper_ibuf_iso/IBUFCTRL_INST/O | clk_wrapper_ibuf_iso/O |
+-----------+-----------+-----------------+------------+------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------+------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y7              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y8              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y8              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y8              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y8              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y9              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y9              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y9              |    2 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y9              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y10             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y10             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y10             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y10             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y11             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y11             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y11             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y11             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y12             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y12             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y13             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y13             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y14             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y14             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      2 |      24 |   9434 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      2 |      24 |  11280 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      2 |      24 |  18073 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      2 |      24 |  12946 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      2 |      24 |  13556 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      2 |      24 |   4431 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y6              |      2 |      24 |  20638 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      2 |      24 |  17164 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      2 |      24 |  22940 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      2 |      24 |  16291 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      2 |      24 |  20295 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      2 |      24 |  14983 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      2 |      24 |  21452 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      2 |      24 |  16674 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      2 |      24 |  23125 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      2 |      24 |  16570 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      2 |      24 |  20364 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      2 |      24 |  15772 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y8              |      2 |      24 |  20717 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      2 |      24 |  16734 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      2 |      24 |  22705 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      2 |      24 |  16227 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      2 |      24 |  19796 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      2 |      24 |  11444 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      2 |      24 |  10370 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      2 |      24 |   9445 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      2 |      24 |  17041 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      2 |      24 |  13389 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      2 |      24 |  17041 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      2 |      24 |  10734 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      1 |      24 |    131 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      2 |      24 |   9657 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      2 |      24 |  10091 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      2 |      24 |  15392 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      2 |      24 |   6453 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      2 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      2 |      24 |    325 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      2 |      24 |   1136 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |      1 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |  2 |  2 |  2 |  1 |
| Y10 |  0 |  1 |  2 |  2 |  2 |  2 |
| Y9  |  2 |  2 |  2 |  2 |  2 |  2 |
| Y8  |  2 |  2 |  2 |  2 |  2 |  2 |
| Y7  |  2 |  2 |  2 |  2 |  2 |  2 |
| Y6  |  2 |  2 |  2 |  2 |  2 |  2 |
| Y5  |  2 |  2 |  2 |  2 |  2 |  2 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y9              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------+
| g0        | BUFGCE/O        | X4Y9              | clk   |       6.250 | {0.000 3.125} | X2Y8     |      393685 |        0 |              0 |        0 | clk_c |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+--------+-----------+--------+------------+--------+
|     | X0     | X1     | X2        | X3     | X4         | X5     |
+-----+--------+--------+-----------+--------+------------+--------+
| Y14 |      0 |      0 |         0 |      0 |          0 |      0 |
| Y13 |      0 |      0 |         0 |      0 |          0 |      0 |
| Y12 |      0 |      0 |         0 |      0 |          0 |      0 |
| Y11 |      0 |      0 |         0 |    225 |        719 |      0 |
| Y10 |      0 |    131 |      6376 |   7142 |      10390 |   4440 |
| Y9  |   7754 |   7073 |     13357 |  10891 |  (D) 13853 |   8560 |
| Y8  |  15527 |  12591 | (R) 17001 |  12212 |      14839 |   8568 |
| Y7  |  16078 |  12493 |     17407 |  12407 |      15334 |  11762 |
| Y6  |  15505 |  12925 |     17197 |  12231 |      15243 |  11253 |
| Y5  |   7020 |   8452 |     13557 |   9675 |      10200 |   3297 |
| Y4  |      0 |      0 |         0 |      0 |          0 |      0 |
| Y3  |      0 |      0 |         0 |      0 |          0 |      0 |
| Y2  |      0 |      0 |         0 |      0 |          0 |      0 |
| Y1  |      0 |      0 |         0 |      0 |          0 |      0 |
| Y0  |      0 |      0 |         0 |      0 |          0 |      0 |
+-----+--------+--------+-----------+--------+------------+--------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------+
| g1        | BUFGCE/O        | X4Y9              | clk_wrapper |    1000.000 | {0.000 500.000} | X2Y8     |      131132 |        0 |              0 |        0 | clk_wrapper_c |
+-----------+-----------------+-------------------+-------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+----------+-------+-----------+-------+
|     | X0    | X1    | X2       | X3    | X4        | X5    |
+-----+-------+-------+----------+-------+-----------+-------+
| Y14 |     0 |     0 |        0 |     0 |         0 |     0 |
| Y13 |     0 |     0 |        0 |     0 |         0 |     0 |
| Y12 |     0 |     0 |        0 |     0 |         0 |     0 |
| Y11 |     0 |     0 |        0 |   100 |       417 |     1 |
| Y10 |     0 |     0 |     3281 |  2949 |      5002 |  2013 |
| Y9  |  2616 |  2372 |     3684 |  2498 |  (D) 3188 |  2174 |
| Y8  |  5190 |  4143 | (R) 5704 |  4015 |      4957 |  2876 |
| Y7  |  5374 |  4181 |     5718 |  4163 |      5030 |  4010 |
| Y6  |  5133 |  4239 |     5743 |  4060 |      5052 |  3730 |
| Y5  |  2414 |  2828 |     4516 |  3271 |      3356 |  1134 |
| Y4  |     0 |     0 |        0 |     0 |         0 |     0 |
| Y3  |     0 |     0 |        0 |     0 |         0 |     0 |
| Y2  |     0 |     0 |        0 |     0 |         0 |     0 |
| Y1  |     0 |     0 |        0 |     0 |         0 |     0 |
| Y0  |     0 |     0 |        0 |     0 |         0 |     0 |
+-----+-------+-------+----------+-------+-----------+-------+


10. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        7020 |               0 | 7020 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2414 |               0 | 2414 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        8452 |               0 | 8452 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2828 |               0 | 2828 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       13557 |               0 | 13557 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4516 |               0 |  4516 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        9675 |               0 | 9675 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        3271 |               0 | 3271 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       10200 |               0 | 10200 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        3356 |               0 |  3356 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        3297 |               0 | 3297 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        1134 |               0 | 1134 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       15505 |               0 | 15505 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5133 |               0 |  5133 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       12925 |               0 | 12925 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4239 |               0 |  4239 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       17197 |               0 | 17197 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5743 |               0 |  5743 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       12231 |               0 | 12231 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4060 |               0 |  4060 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       15243 |               0 | 15243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5052 |               0 |  5052 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       11253 |               0 | 11253 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        3730 |               0 |  3730 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       16078 |               0 | 16078 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5374 |               0 |  5374 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       12493 |               0 | 12493 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4181 |               0 |  4181 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       17407 |               0 | 17407 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5718 |               0 |  5718 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       12407 |               0 | 12407 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4163 |               0 |  4163 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       15334 |               0 | 15334 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5030 |               0 |  5030 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       11762 |               0 | 11762 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4010 |               0 |  4010 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       15527 |               0 | 15527 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5190 |               0 |  5190 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       12591 |               0 | 12591 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4143 |               0 |  4143 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       17001 |               0 | 17001 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5704 |               0 |  5704 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       12212 |               0 | 12212 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4015 |               0 |  4015 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       14839 |               0 | 14839 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        4957 |               0 |  4957 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        8568 |               0 | 8568 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2876 |               0 | 2876 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        7754 |               0 | 7754 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2616 |               0 | 2616 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        7073 |               0 | 7073 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2372 |               0 | 2372 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       13357 |               0 | 13357 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        3684 |               0 |  3684 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       10891 |               0 | 10891 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2498 |               0 |  2498 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       13853 |               0 | 13853 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        3188 |               0 |  3188 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        8560 |               0 | 8560 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2174 |               0 | 2174 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------+
| g0        | 8     | BUFGCE/O        | None       |         131 |               0 | 131 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        6376 |               0 | 6376 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        3281 |               0 | 3281 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        7142 |               0 | 7142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2949 |               0 | 2949 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |       10390 |               0 | 10390 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        5002 |               0 |  5002 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


44. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |        4440 |               0 | 4440 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |        2013 |               0 | 2013 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------+
| g0+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |         225 |               0 | 225 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |         100 |               0 | 100 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------+
| g0        | 8     | BUFGCE/O        | None       |         719 |               0 | 719 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_c         |
| g1        | 14    | BUFGCE/O        | None       |         417 |               0 | 417 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------+
| g1        | 14    | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_wrapper_c |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


