

================================================================
== Vitis HLS Report for 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1'
================================================================
* Date:           Wed Aug 17 15:59:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        krnl_s2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        ?|  9.999 ns|         ?|    3|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_66_1  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%div_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %div"   --->   Operation 6 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln66_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln66"   --->   Operation 7 'read' 'sext_ln66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln66_cast = sext i58 %sext_ln66_read"   --->   Operation 8 'sext' 'sext_ln66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n2k_V_dest_V, i1 %n2k_V_id_V, i1 %n2k_V_last_V, i1 %n2k_V_user_V, i64 %n2k_V_strb_V, i64 %n2k_V_keep_V, i512 %n2k_V_data_V, void @empty_8, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 0, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i26 0, i26 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i26 %i" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln66_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 15 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%icmp_ln66 = icmp_eq  i26 %i_1, i26 %div_read" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 17 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln66 = add i26 %i_1, i26 1" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 19 'add' 'add_ln66' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split, void %._crit_edge.loopexit.exitStub" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 20 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_22 = read i659 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %n2k_V_data_V, i64 %n2k_V_keep_V, i64 %n2k_V_strb_V, i1 %n2k_V_user_V, i1 %n2k_V_last_V, i1 %n2k_V_id_V, i16 %n2k_V_dest_V"   --->   Operation 21 'read' 'empty_22' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i659 %empty_22"   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln66 = store i26 %add_ln66, i26 %i" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 23 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66]   --->   Operation 24 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.43ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %tmp_data_V, i64 18446744073709551615" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:68]   --->   Operation 25 'write' 'write_ln68' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n2k_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n2k_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n2k_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n2k_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n2k_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n2k_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n2k_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
div_read          (read             ) [ 000]
sext_ln66_read    (read             ) [ 000]
sext_ln66_cast    (sext             ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
gmem_addr         (getelementptr    ) [ 011]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln66         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln66          (add              ) [ 000]
br_ln66           (br               ) [ 000]
empty_22          (read             ) [ 000]
tmp_data_V        (extractvalue     ) [ 011]
store_ln66        (store            ) [ 000]
specloopname_ln66 (specloopname     ) [ 000]
write_ln68        (write            ) [ 000]
br_ln0            (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln66">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="div">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n2k_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n2k_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n2k_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="n2k_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="n2k_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="n2k_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="n2k_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n2k_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="div_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="26" slack="0"/>
<pin id="80" dir="0" index="1" bw="26" slack="0"/>
<pin id="81" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln66_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="58" slack="0"/>
<pin id="86" dir="0" index="1" bw="58" slack="0"/>
<pin id="87" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln66_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_22_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="659" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="0" index="3" bw="64" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="16" slack="0"/>
<pin id="99" dir="1" index="8" bw="659" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln68_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="1"/>
<pin id="111" dir="0" index="2" bw="512" slack="1"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln66_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="58" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="26" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="26" slack="0"/>
<pin id="127" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="gmem_addr_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="512" slack="0"/>
<pin id="130" dir="0" index="1" bw="58" slack="0"/>
<pin id="131" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln66_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="26" slack="0"/>
<pin id="136" dir="0" index="1" bw="26" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln66_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="26" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_data_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="659" slack="0"/>
<pin id="148" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln66_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="26" slack="0"/>
<pin id="152" dir="0" index="1" bw="26" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="26" slack="0"/>
<pin id="157" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="162" class="1005" name="gmem_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="512" slack="1"/>
<pin id="164" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_data_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="512" slack="1"/>
<pin id="172" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="119"><net_src comp="84" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="116" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="78" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="125" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="90" pin="8"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="140" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="74" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="165"><net_src comp="128" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="173"><net_src comp="146" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 }
 - Input state : 
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : sext_ln66 | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : div | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_data_V | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_keep_V | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_strb_V | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_user_V | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_last_V | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_id_V | {1 }
	Port: krnl_s2mm_Pipeline_VITIS_LOOP_66_1 : n2k_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		gmem_addr : 1
		icmp_ln66 : 2
		add_ln66 : 2
		br_ln66 : 3
		store_ln66 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln66_fu_140      |    0    |    33   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln66_fu_134     |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |    div_read_read_fu_78    |    0    |    0    |
|   read   | sext_ln66_read_read_fu_84 |    0    |    0    |
|          |    empty_22_read_fu_90    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln68_write_fu_108  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln66_cast_fu_116   |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue|     tmp_data_V_fu_146     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    50   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| gmem_addr_reg_162|   512  |
|     i_reg_155    |   26   |
|tmp_data_V_reg_170|   512  |
+------------------+--------+
|       Total      |  1050  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1050  |    -   |
+-----------+--------+--------+
|   Total   |  1050  |   50   |
+-----------+--------+--------+
