Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TestQuatroconnwithLeon.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TestQuatroconnwithLeon.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TestQuatroconnwithLeon"
Output Format                      : NGC
Target Device                      : xc5vlx155t-2-ff1136

---- Source Options
Top Module Name                    : TestQuatroconnwithLeon
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : TestQuatroconnwithLeon.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/lnxflt.vhd" in Library work.
Architecture behavioral of Entity lnxflt is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/newmultflt.vhd" in Library work.
Architecture newmultflt_a of Entity newmultflt is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/Compforlnx.vhd" in Library work.
Architecture behavioral of Entity compforlnx is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/subnewflt.vhd" in Library work.
Architecture subnewflt_a of Entity subnewflt is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/random2gen.vhd" in Library work.
Architecture behavioral of Entity random2gen is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/addnewflt.vhd" in Library work.
Architecture addnewflt_a of Entity addnewflt is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/patterngen2.vhd" in Library work.
Architecture behavioral of Entity patterngen2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/fixtoflt.vhd" in Library work.
Architecture fixtoflt_a of Entity fixtoflt is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/lnxfixed.vhd" in Library work.
Architecture behavioral of Entity lnxfixed is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/minuslnx.vhd" in Library work.
Architecture minuslnx_a of Entity minuslnx is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/FSMPE22_3.vhd" in Library work.
Architecture behavioral of Entity fsmpe22_3 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/DFFinternalPE.vhd" in Library work.
Architecture behavior of Entity dffinternalpe is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/divflt2.vhd" in Library work.
Architecture divflt2_a of Entity divflt2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXPEint3.vhd" in Library work.
Architecture behavioral of Entity muxpeint3 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXPEintdimer2.vhd" in Library work.
Architecture behavioral of Entity muxpeintdimer2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/cnstlatch2_2.vhd" in Library work.
Architecture behavioral of Entity cnstlatch2_2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUxforrepeat.vhd" in Library work.
Architecture behavioral of Entity muxforrepeat is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" in Library work.
Architecture behavioral of Entity pe5 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/FSM6new.vhd" in Library work.
Architecture behavioral of Entity fsm6new is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/DFFsignal.vhd" in Library work.
Architecture behavior of Entity dffsignal is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/addingnewflt.vhd" in Library work.
Architecture addingnewflt_a of Entity addingnewflt is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/find8min512.vhd" in Library work.
Architecture behavioral of Entity find8min512 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/UARTDDRFSM.vhd" in Library work.
Architecture behavioral of Entity uartddrfsm is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXforpointersRama1.vhd" in Library work.
Architecture behavioral of Entity muxforpointersrama1 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXpointerRam2.vhd" in Library work.
Architecture behavioral of Entity muxpointerram2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/EnzymeRT.vhd" in Library work.
Architecture behavioral of Entity enzymert is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/speciescoppyTable1.vhd" in Library work.
Architecture behavioral of Entity speciescoppytable1 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXforspeciesTable.vhd" in Library work.
Architecture behavioral of Entity muxforspeciestable is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" in Library work.
Architecture behavioral of Entity speciestableenzyme1 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXforspeciesTableIndi2.vhd" in Library work.
Architecture behavioral of Entity muxforspeciestableindi2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXforupdatespecies2_c.vhd" in Library work.
Architecture behavioral of Entity muxforupdatespecies2_c is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/StoichioEnzyme.vhd" in Library work.
Architecture behavioral of Entity stoichioenzyme is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" in Library work.
Architecture behavioral of Entity speciestablecopy2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXforspeciesTable2.vhd" in Library work.
Architecture behavioral of Entity muxforspeciestable2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" in Library work.
Architecture behavioral of Entity speciestableenzyme2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/memintdimmerEnzyme.vhd" in Library work.
Architecture behavioral of Entity memintdimmerenzyme is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/datamemddr5forLEON.vhd" in Library work.
Architecture behavioral of Entity datamemddr5forleon is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXGPIO4.vhd" in Library work.
Architecture behavioral of Entity muxgpio4 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" in Library work.
Entity <memsubsystemfinallotka_voltera> compiled.
Entity <memsubsystemfinalLOTKA_VOLTERA> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" in Library work.
Entity <FRM4X_2DSP2> compiled.
Entity <FRM4X_2DSP2> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/DFF32.vhd" in Library work.
Architecture behavior of Entity dff32 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/Comp1new.vhd" in Library work.
Architecture behavioral of Entity comp1new is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/Compnew2.vhd" in Library work.
Architecture behavioral of Entity compnew2 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/Compnew3.vhd" in Library work.
Architecture behavioral of Entity compnew3 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/Addrepeatedly.vhd" in Library work.
Architecture behavioral of Entity addrepeatedly is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/MUXforUart1.vhd" in Library work.
Architecture behavioral of Entity muxforuart1 is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/FRM4XQuatroConnect.vhd" in Library work.
Entity <frm4xquatroconnect> compiled.
Entity <frm4xquatroconnect> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/Test_myFSM.vhd" in Library work.
Architecture test_myfsm of Entity test_myfsm is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/FSMintforsending.vhd" in Library work.
Architecture behavioral of Entity fsmintforsending is up to date.
Compiling vhdl file "C:/NOC11/TestswithLeon4/LEONGILL/TestQuatroconnwithLeon.vhd" in Library work.
Architecture behavioral of Entity testquatroconnwithleon is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TestQuatroconnwithLeon> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FRM4XQuatroConnect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Test_myFSM> in library <work> (architecture <test_myfsm>).

Analyzing hierarchy for entity <FSMintforsending> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <datamemddr5forLEON> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXGPIO4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memsubsystemfinalLOTKA_VOLTERA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FRM4X_2DSP2> in library <work> (architecture <BEHAVIORAL>) with generics.
	N = 4
	RNGseed1 = 0
	RNGseed2 = 1
	RNGseed3 = 2
	RNGseed4 = 4

Analyzing hierarchy for entity <DFF32> in library <work> (architecture <behavior>) with generics.
	N = 31

Analyzing hierarchy for entity <Comp1new> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compnew2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compnew3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Addrepeatedly> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforUart1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UARTDDRFSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforpointersRama1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXpointerRam2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EnzymeRT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speciescoppyTable1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforspeciesTable> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speciesTableEnzyme1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforspeciesTableIndi2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforupdatespecies2_c> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <StoichioEnzyme> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speciesTablecopy2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXforspeciesTable2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <speciesTableenzyme2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memintdimmerEnzyme> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PE5> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM6new> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFFsignal> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <find8min512> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUxforrepeat> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <patterngen2> in library <work> (architecture <behavioral>) with generics.
	n = 32

Analyzing hierarchy for entity <lnxfixed> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSMPE22_3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFFinternalPE> in library <work> (architecture <behavior>) with generics.
	N = 31

Analyzing hierarchy for entity <MUXPEint3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXPEintdimer2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cnstlatch2_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <random2gen> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <lnxflt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Compforlnx> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TestQuatroconnwithLeon> in library <work> (Architecture <behavioral>).
Entity <TestQuatroconnwithLeon> analyzed. Unit <TestQuatroconnwithLeon> generated.

Analyzing Entity <FRM4XQuatroConnect> in library <work> (Architecture <behavioral>).
Entity <FRM4XQuatroConnect> analyzed. Unit <FRM4XQuatroConnect> generated.

Analyzing Entity <datamemddr5forLEON> in library <work> (Architecture <behavioral>).
Entity <datamemddr5forLEON> analyzed. Unit <datamemddr5forLEON> generated.

Analyzing Entity <MUXGPIO4> in library <work> (Architecture <behavioral>).
Entity <MUXGPIO4> analyzed. Unit <MUXGPIO4> generated.

Analyzing Entity <memsubsystemfinalLOTKA_VOLTERA> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1090: Unconnected output port 'en3' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1090: Unconnected output port 'wechain' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1090: Unconnected output port 'selFSM3' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1090: Unconnected output port 'switchST' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1090: Unconnected output port 'muxintsimindi' of component 'UARTDDRFSM'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1316: Unconnected output port 'do1d' of component 'speciesTableEnzyme1'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1316: Unconnected output port 'do2d' of component 'speciesTableEnzyme1'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1316: Unconnected output port 'do3d' of component 'speciesTableEnzyme1'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'dod' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do1d' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do2d' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do3d' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do4d' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do5d' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do6d' of component 'speciesTableenzyme2'.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd" line 1631: Unconnected output port 'do7d' of component 'speciesTableenzyme2'.
Entity <memsubsystemfinalLOTKA_VOLTERA> analyzed. Unit <memsubsystemfinalLOTKA_VOLTERA> generated.

Analyzing Entity <UARTDDRFSM> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <selFSM3> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <westoichio> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wep> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <selNRM> in unit <UARTDDRFSM> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <UARTDDRFSM> analyzed. Unit <UARTDDRFSM> generated.

Analyzing Entity <MUXforpointersRama1> in library <work> (Architecture <behavioral>).
Entity <MUXforpointersRama1> analyzed. Unit <MUXforpointersRama1> generated.

Analyzing Entity <MUXpointerRam2> in library <work> (Architecture <behavioral>).
Entity <MUXpointerRam2> analyzed. Unit <MUXpointerRam2> generated.

Analyzing Entity <EnzymeRT> in library <work> (Architecture <behavioral>).
Entity <EnzymeRT> analyzed. Unit <EnzymeRT> generated.

Analyzing Entity <speciescoppyTable1> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciescoppyTable1.vhd" line 104: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciescoppyTable1.vhd" line 106: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
Entity <speciescoppyTable1> analyzed. Unit <speciescoppyTable1> generated.

Analyzing Entity <MUXforspeciesTable> in library <work> (Architecture <behavioral>).
Entity <MUXforspeciesTable> analyzed. Unit <MUXforspeciesTable> generated.

Analyzing Entity <speciesTableEnzyme1> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 103: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 105: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 106: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 107: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 108: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 109: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 110: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 111: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 112: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 114: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 115: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 116: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 118: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 119: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 120: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 122: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 123: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd" line 124: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
Entity <speciesTableEnzyme1> analyzed. Unit <speciesTableEnzyme1> generated.

Analyzing Entity <MUXforspeciesTableIndi2> in library <work> (Architecture <behavioral>).
Entity <MUXforspeciesTableIndi2> analyzed. Unit <MUXforspeciesTableIndi2> generated.

Analyzing Entity <MUXforupdatespecies2_c> in library <work> (Architecture <behavioral>).
Entity <MUXforupdatespecies2_c> analyzed. Unit <MUXforupdatespecies2_c> generated.

Analyzing Entity <StoichioEnzyme> in library <work> (Architecture <behavioral>).
Entity <StoichioEnzyme> analyzed. Unit <StoichioEnzyme> generated.

Analyzing Entity <speciesTablecopy2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 269: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 270: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 271: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 272: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 275: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 276: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 277: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd" line 278: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
Entity <speciesTablecopy2> analyzed. Unit <speciesTablecopy2> generated.

Analyzing Entity <MUXforspeciesTable2> in library <work> (Architecture <behavioral>).
Entity <MUXforspeciesTable2> analyzed. Unit <MUXforspeciesTable2> generated.

Analyzing Entity <speciesTableenzyme2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 270: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 271: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 272: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 273: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 276: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 277: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 278: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 280: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 281: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 282: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 283: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 285: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 286: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 287: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 288: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 289: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 290: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 291: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 292: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 294: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 295: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 296: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 297: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 298: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 299: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 300: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 301: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM3> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 303: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 304: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 305: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 306: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 307: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 308: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 309: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd" line 310: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM4> may be accessed with an index that does not cover the full array size.
Entity <speciesTableenzyme2> analyzed. Unit <speciesTableenzyme2> generated.

Analyzing Entity <memintdimmerEnzyme> in library <work> (Architecture <behavioral>).
Entity <memintdimmerEnzyme> analyzed. Unit <memintdimmerEnzyme> generated.

Analyzing generic Entity <FRM4X_2DSP2> in library <work> (Architecture <BEHAVIORAL>).
	N = 4
	RNGseed1 = 0
	RNGseed2 = 1
	RNGseed3 = 2
	RNGseed4 = 4
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 687: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 687: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 697: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 697: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 707: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 707: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 717: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 717: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 727: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 727: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 737: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 737: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 747: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 747: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 757: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 757: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 767: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 767: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 777: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 777: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 787: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 787: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 797: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 797: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 807: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 807: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 817: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 817: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 827: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 827: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 837: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 837: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 847: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 847: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 857: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 857: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 867: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 867: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 877: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 877: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 887: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 887: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 897: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 897: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 907: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 907: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 917: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 917: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 927: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 927: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 937: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 937: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 947: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 947: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 957: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 957: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 967: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 967: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 977: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 977: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 987: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 987: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 997: Unconnected output port 'rdy' of component 'addingnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 997: Instantiating black box module <addingnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1007: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1007: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1017: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1017: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1027: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1027: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1037: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1037: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1047: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1047: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1057: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1057: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1067: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1067: Instantiating black box module <addnewflt>.
WARNING:Xst:753 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1077: Unconnected output port 'rdy' of component 'addnewflt'.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd" line 1077: Instantiating black box module <addnewflt>.
Entity <FRM4X_2DSP2> analyzed. Unit <FRM4X_2DSP2> generated.

Analyzing Entity <PE5> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 233: Instantiating black box module <addnewflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 243: Instantiating black box module <addnewflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 253: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 262: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 271: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 287: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 304: Instantiating black box module <fixtoflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 321: Instantiating black box module <minuslnx>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 344: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd" line 353: Instantiating black box module <divflt2>.
Entity <PE5> analyzed. Unit <PE5> generated.

Analyzing generic Entity <patterngen2> in library <work> (Architecture <behavioral>).
	n = 32
Entity <patterngen2> analyzed. Unit <patterngen2> generated.

Analyzing generic Entity <random2gen> in library <work> (Architecture <behavioral>).
	n = 8
WARNING:Xst:819 - "C:/NOC11/TestswithLeon4/LEONGILL/random2gen.vhd" line 47: The following signals are missing in the process sensitivity list:
   Qin.
Entity <random2gen> analyzed. Unit <random2gen> generated.

Analyzing Entity <lnxfixed> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/lnxfixed.vhd" line 99: Instantiating black box module <newmultflt>.
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/lnxfixed.vhd" line 116: Instantiating black box module <subnewflt>.
Entity <lnxfixed> analyzed. Unit <lnxfixed> generated.

Analyzing Entity <lnxflt> in library <work> (Architecture <behavioral>).
Entity <lnxflt> analyzed. Unit <lnxflt> generated.

Analyzing Entity <Compforlnx> in library <work> (Architecture <behavioral>).
Entity <Compforlnx> analyzed. Unit <Compforlnx> generated.

Analyzing Entity <FSMPE22_3> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/NOC11/TestswithLeon4/LEONGILL/FSMPE22_3.vhd" line 41: The following signals are missing in the process sensitivity list:
   sclr.
Entity <FSMPE22_3> analyzed. Unit <FSMPE22_3> generated.

Analyzing generic Entity <DFFinternalPE> in library <work> (Architecture <behavior>).
	N = 31
Entity <DFFinternalPE> analyzed. Unit <DFFinternalPE> generated.

Analyzing Entity <MUXPEint3> in library <work> (Architecture <behavioral>).
Entity <MUXPEint3> analyzed. Unit <MUXPEint3> generated.

Analyzing Entity <MUXPEintdimer2> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <cemul1> in unit <MUXPEintdimer2> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <MUXPEintdimer2> analyzed. Unit <MUXPEintdimer2> generated.

Analyzing Entity <cnstlatch2_2> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/NOC11/TestswithLeon4/LEONGILL/cnstlatch2_2.vhd" line 42: The following signals are missing in the process sensitivity list:
   Qint1, Qint2, Qintwo.
Entity <cnstlatch2_2> analyzed. Unit <cnstlatch2_2> generated.

Analyzing Entity <FSM6new> in library <work> (Architecture <behavioral>).
Entity <FSM6new> analyzed. Unit <FSM6new> generated.

Analyzing Entity <DFFsignal> in library <work> (Architecture <behavior>).
Entity <DFFsignal> analyzed. Unit <DFFsignal> generated.

Analyzing Entity <find8min512> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/NOC11/TestswithLeon4/LEONGILL/find8min512.vhd" line 67: The following signals are missing in the process sensitivity list:
   ENA.
Entity <find8min512> analyzed. Unit <find8min512> generated.

Analyzing generic Entity <DFF32> in library <work> (Architecture <behavior>).
	N = 31
Entity <DFF32> analyzed. Unit <DFF32> generated.

Analyzing Entity <Comp1new> in library <work> (Architecture <behavioral>).
Entity <Comp1new> analyzed. Unit <Comp1new> generated.

Analyzing Entity <Compnew2> in library <work> (Architecture <behavioral>).
Entity <Compnew2> analyzed. Unit <Compnew2> generated.

Analyzing Entity <Compnew3> in library <work> (Architecture <behavioral>).
Entity <Compnew3> analyzed. Unit <Compnew3> generated.

Analyzing Entity <Addrepeatedly> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/NOC11/TestswithLeon4/LEONGILL/Addrepeatedly.vhd" line 64: Instantiating black box module <addnewflt>.
Entity <Addrepeatedly> analyzed. Unit <Addrepeatedly> generated.

Analyzing Entity <MUxforrepeat> in library <work> (Architecture <behavioral>).
Entity <MUxforrepeat> analyzed. Unit <MUxforrepeat> generated.

Analyzing Entity <MUXforUart1> in library <work> (Architecture <behavioral>).
Entity <MUXforUart1> analyzed. Unit <MUXforUart1> generated.

Analyzing Entity <Test_myFSM> in library <work> (Architecture <test_myfsm>).
Entity <Test_myFSM> analyzed. Unit <Test_myFSM> generated.

Analyzing Entity <FSMintforsending> in library <work> (Architecture <behavioral>).
Entity <FSMintforsending> analyzed. Unit <FSMintforsending> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Test_myFSM>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/Test_myFSM.vhd".
WARNING:Xst:647 - Input <PORTB_in<31:5>> is never used.
WARNING:Xst:647 - Input <PORTB_in<2:1>> is never used.
WARNING:Xst:1305 - Output <PORTA_out> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <PORTB_out<31:3>> is never assigned. Tied to value 00000000000000000000000000000.
WARNING:Xst:1305 - Output <PORTB_out<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PORTA_in> is never used.
WARNING:Xst:647 - Input <PORTC_in> is never used.
    Found 11x32-bit single-port RAM <Mram_ROM> for signal <ROM>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | smy0                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rstFSMforsend>.
    Found 1-bit register for signal <sendnext>.
    Found 1-bit register for signal <sendfsmint>.
    Found 2-bit register for signal <PORTB_out<2:1>>.
    Found 32-bit register for signal <PORTC_out>.
    Found 4-bit comparator less for signal <$cmp_lt0000> created at line 102.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$share0000> created at line 89.
    Found 4-bit comparator greatequal for signal <state$cmp_ge0000> created at line 154.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Test_myFSM> synthesized.


Synthesizing Unit <FSMintforsending>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/FSMintforsending.vhd".
WARNING:Xst:1780 - Signal <previous_state> is never used or assigned.
WARNING:Xst:653 - Signal <spcnt> is used but never assigned. Tied to value 00000000000000000000000000001111.
INFO:Xst:1799 - State s_start4 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start19 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start20 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start21 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start22 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start24 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start25 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start26 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start27 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start28 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start29 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start30 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start31 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start32 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 42                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | start0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <dimem>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
Unit <FSMintforsending> synthesized.


Synthesizing Unit <datamemddr5forLEON>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/datamemddr5forLEON.vhd".
WARNING:Xst:1780 - Signal <RAM10> is never used or assigned.
WARNING:Xst:1780 - Signal <previous_state> is never used or assigned.
WARNING:Xst:1780 - Signal <RAM9> is never used or assigned.
    Found 512x16-bit single-port RAM <Mram_RAM2> for signal <RAM2>.
    Found 512x288-bit single-port RAM <Mram_RAM3> for signal <RAM3>.
    Found 512x16-bit single-port RAM <Mram_RAM8> for signal <RAM8>.
    Found 512x288-bit single-port RAM <Mram_RAM7> for signal <RAM7>.
    Found 512x16-bit single-port RAM <Mram_RAM6> for signal <RAM6>.
    Found 512x288-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 512x288-bit single-port RAM <Mram_RAM5> for signal <RAM5>.
    Found 512x16-bit single-port RAM <Mram_RAM4> for signal <RAM4>.
INFO:Xst:1799 - State s_start4a is never reached in FSM <state>.
INFO:Xst:1799 - State s_start5 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start6a is never reached in FSM <state>.
INFO:Xst:1799 - State s_start6 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start8a is never reached in FSM <state>.
INFO:Xst:1799 - State s_start8 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start9 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start10 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start11 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start12 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start13 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start14 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start16 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start17 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start18 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start19 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start20 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start21 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start22 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start24 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start25 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start26 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start27 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start28 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start29 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start30 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start31 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start32 is never reached in FSM <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s_start0                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <doooo>.
    Found 32-bit register for signal <do0>.
    Found 32-bit register for signal <do1>.
    Found 32-bit register for signal <do2>.
    Found 32-bit register for signal <do3>.
    Found 32-bit register for signal <do4>.
    Found 32-bit register for signal <do5>.
    Found 32-bit register for signal <do6>.
    Found 32-bit register for signal <do7>.
    Found 32-bit register for signal <do>.
    Found 32-bit register for signal <doo>.
    Found 9-bit register for signal <doooid>.
    Found 9-bit register for signal <doid>.
    Found 32-bit register for signal <doooo0>.
    Found 32-bit register for signal <doooo1>.
    Found 32-bit register for signal <doooo2>.
    Found 32-bit register for signal <doo0>.
    Found 32-bit register for signal <doooo3>.
    Found 32-bit register for signal <doo1>.
    Found 32-bit register for signal <doooo4>.
    Found 32-bit register for signal <doo2>.
    Found 32-bit register for signal <doooo5>.
    Found 32-bit register for signal <doo3>.
    Found 1-bit register for signal <ce2int>.
    Found 32-bit register for signal <doooo6>.
    Found 32-bit register for signal <doo4>.
    Found 32-bit register for signal <doooo7>.
    Found 32-bit register for signal <doo5>.
    Found 32-bit register for signal <doo6>.
    Found 32-bit register for signal <doo7>.
    Found 2-bit register for signal <muxgpio>.
    Found 32-bit register for signal <dooo>.
    Found 9-bit register for signal <dooooid>.
    Found 9-bit register for signal <dooid>.
    Found 32-bit register for signal <dooo0>.
    Found 32-bit register for signal <dooo1>.
    Found 32-bit register for signal <dooo2>.
    Found 32-bit register for signal <dooo3>.
    Found 32-bit register for signal <dooo4>.
    Found 32-bit register for signal <dooo5>.
    Found 32-bit register for signal <dooo6>.
    Found 32-bit register for signal <dooo7>.
    Found 9-bit register for signal <acnt>.
    Found 9-bit adder for signal <acnt$add0000> created at line 616.
    Found 9-bit register for signal <acnt2>.
    Found 9-bit adder for signal <acnt2$add0000> created at line 616.
    Found 9-bit register for signal <acnt3>.
    Found 9-bit adder for signal <acnt3$add0000> created at line 616.
    Found 9-bit register for signal <acnt4>.
    Found 9-bit adder for signal <acnt4$add0000> created at line 616.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <we2>.
    Found 1-bit register for signal <we3>.
    Found 1-bit register for signal <we4>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 RAM(s).
	inferred 1231 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <datamemddr5forLEON> synthesized.


Synthesizing Unit <MUXGPIO4>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXGPIO4.vhd".
    Found 32-bit register for signal <doext>.
    Found 32-bit register for signal <doext0>.
    Found 32-bit register for signal <doext1>.
    Found 32-bit register for signal <doext2>.
    Found 32-bit register for signal <doext3>.
    Found 32-bit register for signal <doext4>.
    Found 32-bit register for signal <doext5>.
    Found 32-bit register for signal <doext6>.
    Found 32-bit register for signal <doext7>.
    Found 9-bit register for signal <doidext>.
    Summary:
	inferred 297 D-type flip-flop(s).
Unit <MUXGPIO4> synthesized.


Synthesizing Unit <DFF32>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/DFF32.vhd".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DFF32> synthesized.


Synthesizing Unit <Comp1new>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/Comp1new.vhd".
    Found 32-bit register for signal <Qout>.
    Found 9-bit register for signal <Qaddrss>.
    Found 3-bit register for signal <muxint>.
    Found 32-bit comparator lessequal for signal <Qout$cmp_le0000> created at line 46.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Comp1new> synthesized.


Synthesizing Unit <Compnew2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/Compnew2.vhd".
    Found 32-bit register for signal <Qout>.
    Found 9-bit register for signal <Qaddrss>.
    Found 3-bit register for signal <muxint>.
    Found 32-bit comparator lessequal for signal <Qout$cmp_le0000> created at line 41.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Compnew2> synthesized.


Synthesizing Unit <Compnew3>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/Compnew3.vhd".
    Found 32-bit register for signal <Qout>.
    Found 9-bit register for signal <Qaddrss>.
    Found 3-bit register for signal <muxint>.
    Found 32-bit comparator lessequal for signal <Qout$cmp_le0000> created at line 43.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Compnew3> synthesized.


Synthesizing Unit <MUXforUart1>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXforUart1.vhd".
    Found 9-bit register for signal <afrominvalout>.
    Found 32-bit register for signal <Qtimeout>.
    Found 32-bit register for signal <Qspeciesupdateint1>.
    Found 32-bit register for signal <Qspeciesupdateint2>.
    Found 32-bit register for signal <Qspeciesupdateint3>.
    Found 32-bit register for signal <Qspeciesupdateint4>.
    Found 32-bit register for signal <Qspeciesupdateint5>.
    Found 32-bit register for signal <Qspeciesupdateint6>.
    Found 32-bit register for signal <Qspeciesupdateint7>.
    Found 32-bit register for signal <Qspeciesupdateint8>.
    Summary:
	inferred 297 D-type flip-flop(s).
Unit <MUXforUart1> synthesized.


Synthesizing Unit <UARTDDRFSM>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/UARTDDRFSM.vhd".
WARNING:Xst:1305 - Output <Qoutpointers4> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <Qst> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <enr1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <mode> is never used.
WARNING:Xst:647 - Input <simindepentent> is never used.
WARNING:Xst:647 - Input <Qstopaddress> is never used.
WARNING:Xst:647 - Input <Qinstoichiometry> is never used.
WARNING:Xst:1305 - Output <muxintsimindi> is never assigned. Tied to value 000.
WARNING:Xst:647 - Input <Qpointers1> is never used.
WARNING:Xst:647 - Input <Qpointers2> is never used.
WARNING:Xst:647 - Input <Qpointers3> is never used.
WARNING:Xst:647 - Input <Qpointers4> is never used.
WARNING:Xst:647 - Input <statistics> is never used.
WARNING:Xst:647 - Input <continue> is never used.
WARNING:Xst:647 - Input <Qinspecies> is never used.
WARNING:Xst:1305 - Output <wechain> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Qoutpointers1> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <Qoutpointers2> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <Qoutpointers3> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <Qintreactions> is assigned but never used.
WARNING:Xst:1780 - Signal <stop2k> is never used or assigned.
WARNING:Xst:646 - Signal <selNRM> is assigned but never used.
WARNING:Xst:1780 - Signal <ainfoint> is never used or assigned.
WARNING:Xst:646 - Signal <Qoutsel4int<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <NRMint> is never used or assigned.
WARNING:Xst:1780 - Signal <aintr> is never used or assigned.
WARNING:Xst:1780 - Signal <previous_state> is never used or assigned.
WARNING:Xst:1780 - Signal <Nstop> is never used or assigned.
    Register <Qoutsel4int> equivalent to <Qoutsel4> has been removed
INFO:Xst:1799 - State s_mode66aa4 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65l2 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65l4 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65l6 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65l8 is never reached in FSM <state>.
INFO:Xst:1799 - State s_start3 is never reached in FSM <state>.
INFO:Xst:1799 - State s_66aa4indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_66aa5indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65oindi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay10indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay11indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65aindil7d is never reached in FSM <state>.
INFO:Xst:1799 - State s_66aindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65aindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65bindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65cindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65dindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65eindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65findil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65gindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65hindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65iindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65jindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65kindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65lindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65mindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65nindil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_w65indil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indidff1l7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay1indil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay12indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay13indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil7 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay14indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay15indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil8 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay16indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay17indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil9 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay18indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay19indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil10 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay20indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay21indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil11 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay22indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil12 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay23indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay24indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil13 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay25indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay26indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil14 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65aindil15d is never reached in FSM <state>.
INFO:Xst:1799 - State s_66aindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65aindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65bindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65cindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65dindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65eindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65findil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65gindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65hindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65iindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65jindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65kindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65lindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65mindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65nindil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_w65indil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indidff1l15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay27indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay28indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil15 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay29indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay30indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil16 is never reached in FSM <state>.
INFO:Xst:1799 - State s_delay31indi is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil17 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil18 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil19 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil20 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil21 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil22 is never reached in FSM <state>.
INFO:Xst:1799 - State s_66aindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65aindil23d is never reached in FSM <state>.
INFO:Xst:1799 - State s_65aindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65bindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65cindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65dindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65eindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65findil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65gindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65hindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65iindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65jindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65kindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65lindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65mindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65nindil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_w65indil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indidff1l23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil23 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil24 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil25 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil26 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil27 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil28 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil29 is never reached in FSM <state>.
INFO:Xst:1799 - State s_65indil30 is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 196                                            |
    | Transitions        | 221                                            |
    | Inputs             | 10                                             |
    | Outputs            | 106                                            |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | ce (positive)                                  |
    | Power Up State     | s_stop                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cestat>.
    Found 1-bit register for signal <FSMstat>.
    Found 8-bit register for signal <Qoutsel1>.
    Found 1-bit register for signal <rstmin>.
    Found 1-bit register for signal <enr2>.
    Found 8-bit register for signal <Qoutsel2>.
    Found 1-bit register for signal <enr3>.
    Found 8-bit register for signal <Qoutsel3>.
    Found 8-bit register for signal <Qoutsel4>.
    Found 1-bit register for signal <selFSM>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <en2>.
    Found 1-bit register for signal <en3>.
    Found 1-bit register for signal <en4>.
    Found 1-bit register for signal <en5>.
    Found 1-bit register for signal <selFSM2>.
    Found 1-bit register for signal <rstflagmmu>.
    Found 1-bit register for signal <ena>.
    Found 32-bit register for signal <aoutstat>.
    Found 9-bit register for signal <a>.
    Found 1-bit register for signal <enr>.
    Found 1-bit register for signal <enfromFSM>.
    Found 1-bit register for signal <cetrint>.
    Found 1-bit register for signal <switchST>.
    Found 32-bit register for signal <Qoutsp1>.
    Found 32-bit register for signal <Qoutsp2>.
    Found 32-bit register for signal <Qoutsp3>.
    Found 32-bit register for signal <Qoutsp4>.
    Found 1-bit register for signal <saddsub>.
    Found 1-bit register for signal <we>.
    Found 9-bit register for signal <ap1>.
    Found 9-bit register for signal <ap2>.
    Found 9-bit register for signal <ap3>.
    Found 32-bit register for signal <Qoutsp>.
    Found 1-bit register for signal <westat>.
    Found 1-bit register for signal <selrww>.
    Found 1-bit register for signal <seltr>.
    Found 1-bit register for signal <cetr>.
    Found 32-bit register for signal <a1>.
    Found 32-bit register for signal <a2>.
    Found 32-bit register for signal <a3>.
    Found 32-bit register for signal <a4>.
    Found 1-bit register for signal <rstaddrepeat>.
    Found 9-bit register for signal <aint>.
    Found 9-bit adder for signal <aint$share0000> created at line 88.
    Found 32-bit register for signal <aintsp1>.
    Found 32-bit adder for signal <aintsp1$addsub0000> created at line 1297.
    Found 32-bit register for signal <astat>.
    Found 32-bit adder for signal <astat$addsub0000> created at line 727.
    Found 1-bit register for signal <contint>.
    Found 1-bit register for signal <modeint>.
    Found 1-bit register for signal <simindi>.
    Found 1-bit register for signal <statint>.
    Found 1-bit register for signal <stop512>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 491 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <UARTDDRFSM> synthesized.


Synthesizing Unit <MUXforpointersRama1>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXforpointersRama1.vhd".
    Found 32-bit register for signal <Qoutaddr>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <MUXforpointersRama1> synthesized.


Synthesizing Unit <MUXpointerRam2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXpointerRam2.vhd".
    Found 32-bit register for signal <Qoutaddr1>.
    Found 32-bit register for signal <Qoutaddr2>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <MUXpointerRam2> synthesized.


Synthesizing Unit <EnzymeRT>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/EnzymeRT.vhd".
    Found 512x288-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <do0>.
    Found 32-bit register for signal <do1>.
    Found 32-bit register for signal <do2>.
    Found 32-bit register for signal <do3>.
    Found 32-bit register for signal <do4>.
    Found 32-bit register for signal <do5>.
    Found 32-bit register for signal <do6>.
    Found 32-bit register for signal <do7>.
    Found 32-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred 288 D-type flip-flop(s).
Unit <EnzymeRT> synthesized.


Synthesizing Unit <speciescoppyTable1>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/speciescoppyTable1.vhd".
WARNING:Xst:647 - Input <a<31:9>> is never used.
    Found 512x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <speciescoppyTable1> synthesized.


Synthesizing Unit <MUXforspeciesTable>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXforspeciesTable.vhd".
    Found 32-bit register for signal <do>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <MUXforspeciesTable> synthesized.


Synthesizing Unit <speciesTableEnzyme1>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableEnzyme1.vhd".
WARNING:Xst:647 - Input <aa<31:9>> is never used.
WARNING:Xst:647 - Input <ab<31:9>> is never used.
WARNING:Xst:647 - Input <a1a<31:9>> is never used.
WARNING:Xst:647 - Input <ac<31:9>> is never used.
WARNING:Xst:647 - Input <a1b<31:9>> is never used.
WARNING:Xst:647 - Input <a1c<31:9>> is never used.
WARNING:Xst:647 - Input <a2a<31:9>> is never used.
WARNING:Xst:647 - Input <a2b<31:9>> is never used.
WARNING:Xst:647 - Input <a2c<31:9>> is never used.
WARNING:Xst:647 - Input <a<31:9>> is never used.
WARNING:Xst:1305 - Output <do1d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <do2d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <a1<31:9>> is never used.
WARNING:Xst:647 - Input <a2<31:9>> is never used.
WARNING:Xst:1305 - Output <do3d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <a3<31:9>> is never used.
WARNING:Xst:647 - Input <a4<31:9>> is never used.
WARNING:Xst:647 - Input <a5<31:9>> is never used.
WARNING:Xst:647 - Input <a6<31:9>> is never used.
WARNING:Xst:647 - Input <a7<31:9>> is never used.
    Found 512x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_1> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_2> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_3> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_4> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_5> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_6> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_7> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_8> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_9> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_10> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_11> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_12> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_13> for signal <RAM>.
    Found 512x32-bit dual-port RAM <Mram_RAM_ren_14> for signal <RAM>.
    Found 32-bit register for signal <do1>.
    Found 32-bit register for signal <do2>.
    Found 32-bit register for signal <do3>.
    Found 32-bit register for signal <do4>.
    Found 32-bit register for signal <do5>.
    Found 32-bit register for signal <do6>.
    Found 32-bit register for signal <do7>.
    Found 32-bit register for signal <do8>.
    Found 32-bit register for signal <do1a>.
    Found 32-bit register for signal <do1b>.
    Found 32-bit register for signal <do1c>.
    Found 32-bit register for signal <do2a>.
    Found 32-bit register for signal <do2b>.
    Found 32-bit register for signal <do2c>.
    Found 32-bit register for signal <do3a>.
    Found 32-bit register for signal <do3b>.
    Found 32-bit register for signal <do3c>.
    Summary:
	inferred  16 RAM(s).
	inferred 544 D-type flip-flop(s).
Unit <speciesTableEnzyme1> synthesized.


Synthesizing Unit <MUXforspeciesTableIndi2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXforspeciesTableIndi2.vhd".
    Found 32-bit register for signal <qmux1>.
    Found 32-bit register for signal <qmux2>.
    Found 32-bit register for signal <qmux3>.
    Found 32-bit register for signal <qmux4>.
    Found 32-bit register for signal <qmux5>.
    Found 32-bit register for signal <qmux6>.
    Found 32-bit register for signal <qmux7>.
    Found 32-bit register for signal <qmux8>.
    Found 32-bit register for signal <qmux9>.
    Found 32-bit register for signal <qmux10>.
    Found 32-bit register for signal <qmux11>.
    Found 32-bit register for signal <qmux12>.
    Summary:
	inferred 384 D-type flip-flop(s).
Unit <MUXforspeciesTableIndi2> synthesized.


Synthesizing Unit <MUXforupdatespecies2_c>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXforupdatespecies2_c.vhd".
    Found 32-bit register for signal <Qspeciesupdateint1>.
    Found 32-bit register for signal <Qspeciesupdateint2>.
    Found 32-bit register for signal <Qspeciesupdateint3>.
    Found 32-bit register for signal <Qspeciesupdateint4>.
    Found 32-bit register for signal <Qspeciesupdateint5>.
    Found 32-bit register for signal <Qspeciesupdateint6>.
    Found 32-bit register for signal <Qspeciesupdateint7>.
    Found 32-bit register for signal <Qspeciesupdateint8>.
    Found 32-bit register for signal <Qstoixiout1>.
    Found 32-bit register for signal <Qstoixiout2>.
    Found 32-bit register for signal <Qstoixiout3>.
    Found 32-bit register for signal <Qstoixiout4>.
    Found 32-bit register for signal <Qstoixiout5>.
    Found 32-bit register for signal <Qstoixiout6>.
    Found 32-bit register for signal <Qstoixiout7>.
    Found 32-bit register for signal <Qstoixiout8>.
    Summary:
	inferred 512 D-type flip-flop(s).
Unit <MUXforupdatespecies2_c> synthesized.


Synthesizing Unit <StoichioEnzyme>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/StoichioEnzyme.vhd".
    Found 512x256-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <do0>.
    Found 32-bit register for signal <do1>.
    Found 32-bit register for signal <do2>.
    Found 32-bit register for signal <do3>.
    Found 32-bit register for signal <do4>.
    Found 32-bit register for signal <do5>.
    Found 32-bit register for signal <do6>.
    Found 32-bit register for signal <do7>.
    Summary:
	inferred   1 RAM(s).
	inferred 256 D-type flip-flop(s).
Unit <StoichioEnzyme> synthesized.


Synthesizing Unit <speciesTablecopy2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/speciesTablecopy2.vhd".
WARNING:Xst:647 - Input <a<31:9>> is never used.
WARNING:Xst:647 - Input <a1<31:9>> is never used.
WARNING:Xst:647 - Input <a2<31:9>> is never used.
WARNING:Xst:647 - Input <a3<31:9>> is never used.
WARNING:Xst:646 - Signal <RAM2> is assigned but never used.
WARNING:Xst:646 - Signal <RAM3> is assigned but never used.
WARNING:Xst:646 - Signal <RAM4> is assigned but never used.
    Found 512x32-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren_1> for signal <RAM1>.
    Found 32-bit register for signal <do1>.
    Found 32-bit register for signal <do2>.
    Found 32-bit register for signal <do3>.
    Found 32-bit register for signal <do>.
    Found 16384-bit register for signal <RAM2>.
    Found 16384-bit register for signal <RAM3>.
    Found 16384-bit register for signal <RAM4>.
INFO:Xst:738 - HDL ADVISOR - 16384 flip-flops were inferred for signal <RAM2>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 16384 flip-flops were inferred for signal <RAM3>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 16384 flip-flops were inferred for signal <RAM4>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   3 RAM(s).
	inferred 49280 D-type flip-flop(s).
Unit <speciesTablecopy2> synthesized.


Synthesizing Unit <MUXforspeciesTable2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXforspeciesTable2.vhd".
    Found 32-bit register for signal <do2out>.
    Found 32-bit register for signal <doout>.
    Found 32-bit register for signal <do1out>.
    Found 32-bit register for signal <do3out>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <MUXforspeciesTable2> synthesized.


Synthesizing Unit <speciesTableenzyme2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/speciesTableenzyme2.vhd".
WARNING:Xst:1305 - Output <do5d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <aa<31:9>> is never used.
WARNING:Xst:1305 - Output <do6d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <ab<31:9>> is never used.
WARNING:Xst:647 - Input <a1a<31:9>> is never used.
WARNING:Xst:647 - Input <ac<31:9>> is never used.
WARNING:Xst:647 - Input <a1b<31:9>> is never used.
WARNING:Xst:647 - Input <a1c<31:9>> is never used.
WARNING:Xst:1305 - Output <do7d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <a2a<31:9>> is never used.
WARNING:Xst:647 - Input <a2b<31:9>> is never used.
WARNING:Xst:647 - Input <a2c<31:9>> is never used.
WARNING:Xst:647 - Input <a3a<31:9>> is never used.
WARNING:Xst:647 - Input <a3b<31:9>> is never used.
WARNING:Xst:647 - Input <a3c<31:9>> is never used.
WARNING:Xst:647 - Input <a4a<31:9>> is never used.
WARNING:Xst:647 - Input <a4b<31:9>> is never used.
WARNING:Xst:647 - Input <a4c<31:9>> is never used.
WARNING:Xst:647 - Input <a5a<31:9>> is never used.
WARNING:Xst:647 - Input <a5b<31:9>> is never used.
WARNING:Xst:647 - Input <a5c<31:9>> is never used.
WARNING:Xst:647 - Input <a6a<31:9>> is never used.
WARNING:Xst:647 - Input <a6b<31:9>> is never used.
WARNING:Xst:647 - Input <a6c<31:9>> is never used.
WARNING:Xst:647 - Input <a7a<31:9>> is never used.
WARNING:Xst:647 - Input <a7b<31:9>> is never used.
WARNING:Xst:647 - Input <a7c<31:9>> is never used.
WARNING:Xst:1305 - Output <dod> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <a<31:9>> is never used.
WARNING:Xst:1305 - Output <do1d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <do2d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <a1<31:9>> is never used.
WARNING:Xst:647 - Input <a2<31:9>> is never used.
WARNING:Xst:1305 - Output <do3d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <a3<31:9>> is never used.
WARNING:Xst:647 - Input <a4<31:9>> is never used.
WARNING:Xst:647 - Input <a5<31:9>> is never used.
WARNING:Xst:647 - Input <a6<31:9>> is never used.
WARNING:Xst:647 - Input <a7<31:9>> is never used.
WARNING:Xst:1305 - Output <do4d> is never assigned. Tied to value 00000000000000000000000000000000.
    Found 512x32-bit dual-port RAM <Mram_RAM2> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM2_ren> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM2_ren_1> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM2_ren_2> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM2_ren_3> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM2_ren_4> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM2_ren_5> for signal <RAM2>.
    Found 512x32-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren_1> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren_2> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren_3> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren_4> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM1_ren_5> for signal <RAM1>.
    Found 512x32-bit dual-port RAM <Mram_RAM4> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM4_ren> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM4_ren_1> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM4_ren_2> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM4_ren_3> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM4_ren_4> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM4_ren_5> for signal <RAM4>.
    Found 512x32-bit dual-port RAM <Mram_RAM3> for signal <RAM3>.
    Found 512x32-bit dual-port RAM <Mram_RAM3_ren> for signal <RAM3>.
    Found 512x32-bit dual-port RAM <Mram_RAM3_ren_1> for signal <RAM3>.
    Found 512x32-bit dual-port RAM <Mram_RAM3_ren_2> for signal <RAM3>.
    Found 512x32-bit dual-port RAM <Mram_RAM3_ren_3> for signal <RAM3>.
    Found 512x32-bit dual-port RAM <Mram_RAM3_ren_4> for signal <RAM3>.
    Found 512x32-bit dual-port RAM <Mram_RAM3_ren_5> for signal <RAM3>.
    Found 32-bit register for signal <do6a>.
    Found 32-bit register for signal <do6b>.
    Found 32-bit register for signal <do6c>.
    Found 32-bit register for signal <do7a>.
    Found 32-bit register for signal <do7b>.
    Found 32-bit register for signal <do7c>.
    Found 32-bit register for signal <do1>.
    Found 32-bit register for signal <do2>.
    Found 32-bit register for signal <do3>.
    Found 32-bit register for signal <do4>.
    Found 32-bit register for signal <do5>.
    Found 32-bit register for signal <do6>.
    Found 32-bit register for signal <do7>.
    Found 32-bit register for signal <do>.
    Found 32-bit register for signal <doa>.
    Found 32-bit register for signal <dob>.
    Found 32-bit register for signal <doc>.
    Found 32-bit register for signal <do1a>.
    Found 32-bit register for signal <do1b>.
    Found 32-bit register for signal <do1c>.
    Found 32-bit register for signal <do2a>.
    Found 32-bit register for signal <do2b>.
    Found 32-bit register for signal <do2c>.
    Found 32-bit register for signal <do3a>.
    Found 32-bit register for signal <do3b>.
    Found 32-bit register for signal <do3c>.
    Found 32-bit register for signal <do4a>.
    Found 32-bit register for signal <do4b>.
    Found 32-bit register for signal <do4c>.
    Found 32-bit register for signal <do5a>.
    Found 32-bit register for signal <do5b>.
    Found 32-bit register for signal <do5c>.
    Summary:
	inferred  28 RAM(s).
	inferred 1024 D-type flip-flop(s).
Unit <speciesTableenzyme2> synthesized.


Synthesizing Unit <memintdimmerEnzyme>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/memintdimmerEnzyme.vhd".
    Found 512x3-bit single-port RAM <Mram_RAM2> for signal <RAM2>.
    Found 512x3-bit single-port RAM <Mram_RAM3> for signal <RAM3>.
    Found 512x3-bit single-port RAM <Mram_RAM4> for signal <RAM4>.
    Found 512x3-bit single-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 3-bit register for signal <do1>.
    Found 3-bit register for signal <do2>.
    Found 3-bit register for signal <do3>.
    Found 3-bit register for signal <do4>.
    Summary:
	inferred   4 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <memintdimmerEnzyme> synthesized.


Synthesizing Unit <FSM6new>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/FSM6new.vhd".
WARNING:Xst:647 - Input <dimertoFSm> is never used.
WARNING:Xst:1780 - Signal <previous_state> is never used or assigned.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 246                                            |
    | Transitions        | 261                                            |
    | Inputs             | 6                                              |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | ce (positive)                                  |
    | Reset              | sclr (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_1a                                           |
    | Power Up State     | s_1a                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <flagMMU>.
    Found 9-bit register for signal <Qaddrssoutval>.
    Found 1-bit register for signal <enfsmpe>.
    Found 1-bit register for signal <endff>.
    Found 9-bit register for signal <Qinaddrsdummy>.
    Found 32-bit register for signal <Qindummy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  53 D-type flip-flop(s).
Unit <FSM6new> synthesized.


Synthesizing Unit <DFFsignal>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/DFFsignal.vhd".
WARNING:Xst:1780 - Signal <Qint1> is never used or assigned.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFFsignal> synthesized.


Synthesizing Unit <find8min512>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/find8min512.vhd".
    Found 32-bit register for signal <min>.
    Found 9-bit register for signal <Qaddressint>.
    Found 32-bit comparator less for signal <Qaddressint$cmp_lt0000> created at line 74.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <find8min512> synthesized.


Synthesizing Unit <FSMPE22_3>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/FSMPE22_3.vhd".
WARNING:Xst:1780 - Signal <previous_state> is never used or assigned.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 34                                             |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | ce (positive)                                  |
    | Reset              | sclr (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_1                                            |
    | Power Up State     | s_1                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <FSMPE22_3> synthesized.


Synthesizing Unit <DFFinternalPE>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/DFFinternalPE.vhd".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DFFinternalPE> synthesized.


Synthesizing Unit <MUXPEint3>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXPEint3.vhd".
WARNING:Xst:647 - Input <rdy6> is never used.
    Found 1-bit register for signal <rdyout>.
    Found 32-bit register for signal <Qajxout>.
    Found 32-bit 8-to-1 multiplexer for signal <Qajxout$mux0000>.
    Found 1-bit 8-to-1 multiplexer for signal <rdyout$mux0000>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <MUXPEint3> synthesized.


Synthesizing Unit <MUXPEintdimer2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUXPEintdimer2.vhd".
WARNING:Xst:1780 - Signal <zerocnst> is never used or assigned.
    Found 32-bit register for signal <Qmult2>.
    Found 32-bit register for signal <Qmult3>.
    Found 32-bit register for signal <Qmult4>.
    Found 1-bit register for signal <cemul2>.
    Found 1-bit register for signal <cemul3>.
    Found 1-bit register for signal <cemul4>.
    Found 1-bit 8-to-1 multiplexer for signal <cemul2$mux0000>.
    Found 1-bit 8-to-1 multiplexer for signal <cemul3$mux0000>.
    Found 1-bit 8-to-1 multiplexer for signal <cemul4$mux0000>.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <MUXPEintdimer2> synthesized.


Synthesizing Unit <cnstlatch2_2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/cnstlatch2_2.vhd".
WARNING:Xst:653 - Signal <Qint1> is used but never assigned. Tied to value 00111111000000000000000000000000.
WARNING:Xst:653 - Signal <Qint2> is used but never assigned. Tied to value 00111111001010011111110111100111.
WARNING:Xst:653 - Signal <Qintwo> is used but never assigned. Tied to value 01000000000000000000000000000000.
WARNING:Xst:737 - Found 32-bit latch for signal <Qtwo>.
WARNING:Xst:737 - Found 32-bit latch for signal <Qout1>.
WARNING:Xst:737 - Found 32-bit latch for signal <Qout2>.
Unit <cnstlatch2_2> synthesized.


Synthesizing Unit <random2gen>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/random2gen.vhd".
WARNING:Xst:1780 - Signal <previous_state> is never used or assigned.
    Found 8-bit up counter for signal <Pre_Q>.
    Found 8-bit register for signal <Pre_Q2>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <random2gen> synthesized.


Synthesizing Unit <lnxflt>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/lnxflt.vhd".
WARNING:Xst:653 - Signal <cnst4_81325> is used but never assigned. Tied to value 01000000100110100000011000100100.
WARNING:Xst:653 - Signal <cnst0_00428133> is used but never assigned. Tied to value 00111011100011000100101001100110.
WARNING:Xst:653 - Signal <cnst277_414> is used but never assigned. Tied to value 01000011100010101011010011111101.
WARNING:Xst:653 - Signal <cnst1_54116> is used but never assigned. Tied to value 00111111110001010100010010111011.
WARNING:Xst:653 - Signal <cnst1_1877> is used but never assigned. Tied to value 00111111100110000000011010001101.
WARNING:Xst:653 - Signal <cnst0_483293> is used but never assigned. Tied to value 00111110111101110111001000101110.
WARNING:Xst:653 - Signal <cnst0_00001> is used but never assigned. Tied to value 00110111001001111100010110101100.
WARNING:Xst:653 - Signal <cnst7_72178> is used but never assigned. Tied to value 01000000111101110001100011010010.
WARNING:Xst:653 - Signal <cnst0_00615848> is used but never assigned. Tied to value 00111011110010011100110100010011.
WARNING:Xst:653 - Signal <cnst134_072> is used but never assigned. Tied to value 01000011000001100001001001101110.
WARNING:Xst:653 - Signal <cnst3_35899> is used but never assigned. Tied to value 01000000010101101110100110110001.
WARNING:Xst:653 - Signal <cnst2_45752> is used but never assigned. Tied to value 01000000000111010010101010000100.
WARNING:Xst:653 - Signal <cnst0_00885867> is used but never assigned. Tied to value 00111100000100010010001111110100.
WARNING:Xst:653 - Signal <cnst0_0014384> is used but never assigned. Tied to value 00111010101111001000100010110001.
WARNING:Xst:653 - Signal <cnst200> is used but never assigned. Tied to value 01000011010010000000000000000000.
WARNING:Xst:653 - Signal <cnst1_187> is used but never assigned. Tied to value 00111111100101111110111110011101.
WARNING:Xst:653 - Signal <cnst0_00297635> is used but never assigned. Tied to value 00111101010000110000111011011101.
WARNING:Xst:653 - Signal <cnst11_39> is used but never assigned. Tied to value 01000001001101100011110101110000.
WARNING:Xst:653 - Signal <cnst3_72256> is used but never assigned. Tied to value 01000000011011100011111001101100.
WARNING:Xst:653 - Signal <cnst0_0379269> is used but never assigned. Tied to value 00111101000110110101100100111100.
WARNING:Xst:653 - Signal <cnst1_19> is used but never assigned. Tied to value 00111111100110000101000111101011.
WARNING:Xst:653 - Signal <cnst15_1346> is used but never assigned. Tied to value 01000001011100100010011101010010.
WARNING:Xst:653 - Signal <cnst6_63109> is used but never assigned. Tied to value 01000000110101000011000111100011.
WARNING:Xst:653 - Signal <cnst0_0183298> is used but never assigned. Tied to value 00111100100101100010100001100000.
WARNING:Xst:653 - Signal <cnst399_046> is used but never assigned. Tied to value 01000011110001111000010111100011.
WARNING:Xst:653 - Signal <cnst0_162378> is used but never assigned. Tied to value 00111110001001100100011001101011.
WARNING:Xst:653 - Signal <cnst1145> is used but never assigned. Tied to value 01000100100011110010000000000000.
WARNING:Xst:653 - Signal <cnst0_078476> is used but never assigned. Tied to value 00111101101000001011100000000110.
WARNING:Xst:653 - Signal <cnst2_26829> is used but never assigned. Tied to value 01000000000100010010101110101001.
WARNING:Xst:653 - Signal <cnst6_99465> is used but never assigned. Tied to value 01000000110111111101010000101100.
WARNING:Xst:653 - Signal <cnst0_0263665> is used but never assigned. Tied to value 00111100110101111111111010001110.
WARNING:Xst:653 - Signal <cnst31_3155> is used but never assigned. Tied to value 01000001111110101000011000100100.
WARNING:Xst:653 - Signal <cnst0_0127427> is used but never assigned. Tied to value 00111100010100001100011011000001.
WARNING:Xst:1780 - Signal <cnst574_007> is never used or assigned.
WARNING:Xst:653 - Signal <cnst5_17682> is used but never assigned. Tied to value 01000000101001011010100010000010.
WARNING:Xst:653 - Signal <cnst64_7961> is used but never assigned. Tied to value 01000010100000011001011110011010.
WARNING:Xst:653 - Signal <cnst5_90395> is used but never assigned. Tied to value 01000000101111001110110100101000.
WARNING:Xst:653 - Signal <cnst4_8612> is used but never assigned. Tied to value 01000000100110111000111011110011.
WARNING:Xst:653 - Signal <cnst2_99542> is used but never assigned. Tied to value 01000000001111111011010011110110.
WARNING:Xst:653 - Signal <cnst2_63186> is used but never assigned. Tied to value 01000000001010000111000001100100.
WARNING:Xst:653 - Signal <cnst9_99> is used but never assigned. Tied to value 01000001000111111101011100001010.
WARNING:Xst:653 - Signal <cnst3_53501> is used but never assigned. Tied to value 01000000011000100011110110011010.
WARNING:Xst:653 - Signal <cnst825_681> is used but never assigned. Tied to value 01000100010011100110101110010101.
WARNING:Xst:653 - Signal <cnst45_0458> is used but never assigned. Tied to value 01000010001101000010111011100110.
WARNING:Xst:653 - Signal <cnst10_5214> is used but never assigned. Tied to value 01000001001010000101011110100111.
WARNING:Xst:653 - Signal <cnst5_54039> is used but never assigned. Tied to value 01000000101100010100101011011110.
WARNING:Xst:653 - Signal <cnst7_31443> is used but never assigned. Tied to value 01000000111010100000111111001111.
WARNING:Xst:653 - Signal <cnst0_233572> is used but never assigned. Tied to value 00111110011011110010110101111111.
WARNING:Xst:653 - Signal <cnst0_0545559> is used but never assigned. Tied to value 00111101010111110111011000000001.
WARNING:Xst:653 - Signal <cnst0_335982> is used but never assigned. Tied to value 00111110101011000000010111000101.
WARNING:Xst:653 - Signal <cnst4_44969> is used but never assigned. Tied to value 01000000100011100110001111011100.
WARNING:Xst:653 - Signal <cnst0_00206914> is used but never assigned. Tied to value 00111011000001111001101001101000.
WARNING:Xst:653 - Signal <cnst21_7703> is used but never assigned. Tied to value 01000001101011100010100110010011.
WARNING:Xst:653 - Signal <cnst0_69> is used but never assigned. Tied to value 00111111001100001010001111010111.
WARNING:Xst:1780 - Signal <cnst7_35822> is never used or assigned.
WARNING:Xst:653 - Signal <cnst5_08499> is used but never assigned. Tied to value 01000000101000101011011111010100.
WARNING:Xst:653 - Signal <cnst0_85> is used but never assigned. Tied to value 00111111010110011001100110011001.
WARNING:Xst:653 - Signal <cnst192_856> is used but never assigned. Tied to value 01000011010000001101101100100010.
WARNING:Xst:653 - Signal <cnst1_70845> is used but never assigned. Tied to value 00111111110110101010111001111101.
WARNING:Xst:653 - Signal <cnst93_206> is used but never assigned. Tied to value 01000010101110100110100101111000.
WARNING:Xst:653 - Signal <cnst6_27752> is used but never assigned. Tied to value 01000000110010001000111110000110.
WARNING:Xst:653 - Signal <cnst1_17759> is used but never assigned. Tied to value 00111111100101101011101101000100.
WARNING:Xst:653 - Signal <cnst1_90473> is used but never assigned. Tied to value 00111111111100111100111000110001.
WARNING:Xst:653 - Signal <cnst0_112884> is used but never assigned. Tied to value 00111101111001110010111110111010.
WARNING:Xst:653 - Signal <cnst0_98> is used but never assigned. Tied to value 00111111011110101110000101000111.
WARNING:Xst:1780 - Signal <cnst4_08612> is never used or assigned.
WARNING:Xst:653 - Signal <cnst0_0001> is used but never assigned. Tied to value 00111000110100011011011100010111.
    Found 32-bit register for signal <cnstaddflt>.
    Found 32-bit register for signal <cnstmultflt>.
    Found 32-bit comparator greatequal for signal <cnstaddflt$cmp_ge0000> created at line 190.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0000> created at line 126.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0001> created at line 139.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0002> created at line 149.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0003> created at line 160.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0004> created at line 170.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0005> created at line 177.
    Found 32-bit comparator greater for signal <cnstaddflt$cmp_gt0006> created at line 186.
    Found 32-bit comparator lessequal for signal <cnstaddflt$cmp_le0000> created at line 116.
    Found 32-bit comparator lessequal for signal <cnstaddflt$cmp_le0001> created at line 117.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0000> created at line 115.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0001> created at line 114.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0002> created at line 112.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0003> created at line 113.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0004> created at line 114.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0005> created at line 143.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0006> created at line 144.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0007> created at line 163.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0008> created at line 164.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0009> created at line 165.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0010> created at line 180.
    Found 32-bit comparator less for signal <cnstaddflt$cmp_lt0011> created at line 181.
    Found 32-bit comparator greatequal for signal <cnstmultflt$cmp_ge0000> created at line 192.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  23 Comparator(s).
Unit <lnxflt> synthesized.


Synthesizing Unit <Compforlnx>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/Compforlnx.vhd".
    Found 32-bit register for signal <Qoutb>.
    Found 32-bit register for signal <Qouts>.
    Found 32-bit comparator greater for signal <Qoutb$cmp_gt0000> created at line 41.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Compforlnx> synthesized.


Synthesizing Unit <MUxforrepeat>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/MUxforrepeat.vhd".
WARNING:Xst:653 - Signal <Qstop> is used but never assigned. Tied to value 01000000000100000000000000000000.
    Found 1-bit register for signal <go>.
    Found 32-bit register for signal <Qout>.
    Found 32-bit comparator less for signal <go$cmp_lt0000> created at line 50.
    Found 32-bit comparator greatequal for signal <Qout$cmp_ge0000> created at line 50.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <MUxforrepeat> synthesized.


Synthesizing Unit <memsubsystemfinalLOTKA_VOLTERA>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/memsubsystemfinalLOTKA_VOLTERA.vhd".
WARNING:Xst:647 - Input <XLXN_336> is never used.
WARNING:Xst:653 - Signal <Qcopydi1> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <Qcopydi2> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <Qcopydi3> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <Qcopydi4> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <wecsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <Qcopydi> is used but never assigned. Tied to value 00000000000000000000000000000000.
Unit <memsubsystemfinalLOTKA_VOLTERA> synthesized.


Synthesizing Unit <Addrepeatedly>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/Addrepeatedly.vhd".
WARNING:Xst:653 - Signal <sclrint> is used but never assigned. Tied to value 0.
    Found 32-bit register for signal <timeminint>.
    Found 32-bit comparator greatequal for signal <timeminint$cmp_ge0000> created at line 55.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Addrepeatedly> synthesized.


Synthesizing Unit <patterngen2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/patterngen2.vhd".
Unit <patterngen2> synthesized.


Synthesizing Unit <lnxfixed>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/lnxfixed.vhd".
Unit <lnxfixed> synthesized.


Synthesizing Unit <PE5>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/PE5.vhd".
WARNING:Xst:1780 - Signal <Qmuxint2> is never used or assigned.
WARNING:Xst:1780 - Signal <Qmuxint3> is never used or assigned.
WARNING:Xst:1780 - Signal <Qmuxint> is never used or assigned.
Unit <PE5> synthesized.


Synthesizing Unit <FRM4X_2DSP2>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/FRM4X_2DSP2.vhd".
WARNING:Xst:647 - Input <X8addrss> is never used.
WARNING:Xst:647 - Input <X2address2> is never used.
WARNING:Xst:647 - Input <X7addrss> is never used.
WARNING:Xst:647 - Input <X1address1> is never used.
WARNING:Xst:647 - Input <X6addrss> is never used.
WARNING:Xst:647 - Input <X5addrss> is never used.
WARNING:Xst:647 - Input <X4addrss> is never used.
WARNING:Xst:647 - Input <X3addrss> is never used.
WARNING:Xst:647 - Input <Qinseed1> is never used.
WARNING:Xst:647 - Input <Qinseed2> is never used.
WARNING:Xst:647 - Input <Qinseed3> is never used.
WARNING:Xst:647 - Input <Qinseed4> is never used.
WARNING:Xst:1780 - Signal <XLXN_10> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_11> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_36> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_37> is never used or assigned.
WARNING:Xst:653 - Signal <XLXI_20_dimertoFSm_openSignal> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <XLXN_66> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_67> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_78> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_79> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_87> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_88> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_98> is never used or assigned.
WARNING:Xst:653 - Signal <XLXI_18_dimertoFSm_openSignal> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <XLXI_17_dimertoFSm_openSignal> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <XLXN_1> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_3> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_4> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_5> is never used or assigned.
WARNING:Xst:1780 - Signal <XLXN_295> is never used or assigned.
WARNING:Xst:653 - Signal <XLXI_19_dimertoFSm_openSignal> is used but never assigned. Tied to value 0.
Unit <FRM4X_2DSP2> synthesized.


Synthesizing Unit <FRM4XQuatroConnect>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/FRM4XQuatroConnect.vhd".
WARNING:Xst:647 - Input <choise> is never used.
WARNING:Xst:1305 - Output <leds> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <serial_in> is never used.
WARNING:Xst:647 - Input <restartUART> is never used.
WARNING:Xst:647 - Input <enupdate> is never used.
WARNING:Xst:647 - Input <send_character> is never used.
WARNING:Xst:1780 - Signal <rd_data_fifo_outint> is never used or assigned.
WARNING:Xst:653 - Signal <modeint> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <Qvariance> is never used or assigned.
WARNING:Xst:646 - Signal <Nstopstat> is assigned but never used.
WARNING:Xst:653 - Signal <Qstopaddress> is used but never assigned. Tied to value 000000000.
WARNING:Xst:1780 - Signal <rdymean> is never used or assigned.
WARNING:Xst:646 - Signal <cestat> is assigned but never used.
WARNING:Xst:1780 - Signal <Qmean> is never used or assigned.
WARNING:Xst:1780 - Signal <error_trig> is never used or assigned.
WARNING:Xst:1780 - Signal <app_af_addr> is never used or assigned.
WARNING:Xst:646 - Signal <aoutstat> is assigned but never used.
WARNING:Xst:1780 - Signal <app_af_wren> is never used or assigned.
WARNING:Xst:646 - Signal <Qoutsel1> is assigned but never used.
WARNING:Xst:646 - Signal <Qoutsel2> is assigned but never used.
WARNING:Xst:646 - Signal <Qoutsel3> is assigned but never used.
WARNING:Xst:646 - Signal <Qoutsel4<7:6>> is assigned but never used.
WARNING:Xst:646 - Signal <Qoutsel4<3>> is assigned but never used.
WARNING:Xst:646 - Signal <Qoutsel4<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <QtoFSM> is never used or assigned.
WARNING:Xst:646 - Signal <rdyr1> is assigned but never used.
WARNING:Xst:646 - Signal <rdyr2> is assigned but never used.
WARNING:Xst:646 - Signal <rdyr3> is assigned but never used.
WARNING:Xst:646 - Signal <rdyr4> is assigned but never used.
WARNING:Xst:1780 - Signal <Qoutaddrstat> is never used or assigned.
WARNING:Xst:1780 - Signal <rst0_tb> is never used or assigned.
WARNING:Xst:646 - Signal <continuetime> is assigned but never used.
WARNING:Xst:1780 - Signal <Txcomplete> is never used or assigned.
WARNING:Xst:1780 - Signal <rdyr> is never used or assigned.
WARNING:Xst:1780 - Signal <dooo> is never used or assigned.
WARNING:Xst:1780 - Signal <data_outUART> is never used or assigned.
WARNING:Xst:1780 - Signal <mean> is never used or assigned.
WARNING:Xst:1780 - Signal <phy_init_done> is never used or assigned.
WARNING:Xst:1780 - Signal <Qcnst0_5x3> is never used or assigned.
WARNING:Xst:646 - Signal <cetrint> is assigned but never used.
WARNING:Xst:1780 - Signal <we1> is never used or assigned.
WARNING:Xst:1780 - Signal <we2> is never used or assigned.
WARNING:Xst:1780 - Signal <we3> is never used or assigned.
WARNING:Xst:1780 - Signal <we4> is never used or assigned.
WARNING:Xst:653 - Signal <Qpointers> is used but never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <enr1> is assigned but never used.
WARNING:Xst:646 - Signal <enr2> is assigned but never used.
WARNING:Xst:646 - Signal <continuestat> is assigned but never used.
WARNING:Xst:646 - Signal <enr3> is assigned but never used.
WARNING:Xst:1780 - Signal <enr4> is never used or assigned.
WARNING:Xst:1780 - Signal <rd_data_fifo_out> is never used or assigned.
WARNING:Xst:1780 - Signal <acnt> is never used or assigned.
WARNING:Xst:646 - Signal <westat> is assigned but never used.
WARNING:Xst:653 - Signal <restart> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <QoutRoms> is never used or assigned.
WARNING:Xst:1780 - Signal <app_wdf_wren> is never used or assigned.
WARNING:Xst:1780 - Signal <serial_out1> is never used or assigned.
WARNING:Xst:1780 - Signal <serial_out2> is never used or assigned.
WARNING:Xst:646 - Signal <Qstop1> is assigned but never used.
WARNING:Xst:646 - Signal <Qstop2> is assigned but never used.
WARNING:Xst:1780 - Signal <addressmin1> is never used or assigned.
WARNING:Xst:1780 - Signal <addressmin2> is never used or assigned.
WARNING:Xst:1780 - Signal <addressmin3> is never used or assigned.
WARNING:Xst:1780 - Signal <addressmin4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk200_n> is never used or assigned.
WARNING:Xst:653 - Signal <cnst1> is used but never assigned. Tied to value 00111111100000000000000000000000.
WARNING:Xst:1780 - Signal <clk200_p> is never used or assigned.
WARNING:Xst:646 - Signal <rdyouttime> is assigned but never used.
WARNING:Xst:646 - Signal <Qst4> is assigned but never used.
WARNING:Xst:1780 - Signal <rd_data_valid> is never used or assigned.
WARNING:Xst:653 - Signal <gostat> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <Qinstoichio> is used but never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <Qstopaddr> is assigned but never used.
WARNING:Xst:1780 - Signal <enDFF> is never used or assigned.
WARNING:Xst:653 - Signal <opsub> is used but never assigned. Tied to value 000001.
WARNING:Xst:1780 - Signal <en> is never used or assigned.
WARNING:Xst:1780 - Signal <sendcharacter> is never used or assigned.
WARNING:Xst:1780 - Signal <astat> is never used or assigned.
WARNING:Xst:1780 - Signal <app_af_afull> is never used or assigned.
WARNING:Xst:1780 - Signal <pointers_sp> is never used or assigned.
WARNING:Xst:1780 - Signal <qoutstat> is never used or assigned.
WARNING:Xst:1780 - Signal <ceUART1> is never used or assigned.
WARNING:Xst:1780 - Signal <clk0_tb> is never used or assigned.
WARNING:Xst:1780 - Signal <ceUART2> is never used or assigned.
WARNING:Xst:1780 - Signal <Qinseed2> is never used or assigned.
WARNING:Xst:1780 - Signal <Qinseed3> is never used or assigned.
WARNING:Xst:1780 - Signal <Qinseed4> is never used or assigned.
WARNING:Xst:1780 - Signal <QstopaddressUART> is never used or assigned.
WARNING:Xst:1780 - Signal <ce1> is never used or assigned.
WARNING:Xst:1780 - Signal <ce2> is never used or assigned.
WARNING:Xst:1780 - Signal <ce3> is never used or assigned.
WARNING:Xst:1780 - Signal <gone> is never used or assigned.
WARNING:Xst:1780 - Signal <aoutoROMs> is never used or assigned.
WARNING:Xst:1780 - Signal <app_wdf_afull> is never used or assigned.
WARNING:Xst:1780 - Signal <app_af_cmd> is never used or assigned.
WARNING:Xst:653 - Signal <cnt> is used but never assigned. Tied to value 1.
WARNING:Xst:1780 - Signal <aout> is never used or assigned.
WARNING:Xst:653 - Signal <Qpointers2> is used but never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <Qpointers3> is used but never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <Qpointers4> is used but never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1780 - Signal <Qoutsel> is never used or assigned.
WARNING:Xst:1780 - Signal <app_wdf_mask_data> is never used or assigned.
WARNING:Xst:1780 - Signal <app_wdf_data> is never used or assigned.
WARNING:Xst:653 - Signal <opadd> is used but never assigned. Tied to value 000000.
WARNING:Xst:646 - Signal <enr> is assigned but never used.
WARNING:Xst:653 - Signal <zerocnst> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <en_16_x_baud> is never used or assigned.
WARNING:Xst:1780 - Signal <variance> is never used or assigned.
WARNING:Xst:653 - Signal <XLXN_336> is used but never assigned. Tied to value 00.
WARNING:Xst:653 - Signal <continueint> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <Qinspecies> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <fifo_write> is never used or assigned.
WARNING:Xst:646 - Signal <FSMstat> is assigned but never used.
WARNING:Xst:1780 - Signal <Qtimeminout1> is never used or assigned.
WARNING:Xst:1780 - Signal <QtoUART> is never used or assigned.
WARNING:Xst:1780 - Signal <Qcnst0_5x3_2> is never used or assigned.
WARNING:Xst:1780 - Signal <Qcnst0_5x3_3> is never used or assigned.
WARNING:Xst:1780 - Signal <Qcnst0_5x3_4> is never used or assigned.
WARNING:Xst:653 - Signal <dimem1> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <dimem2> is never used or assigned.
WARNING:Xst:1780 - Signal <dimem3> is never used or assigned.
WARNING:Xst:653 - Signal <dimem4> is used but never assigned. Tied to value 000.
Unit <FRM4XQuatroConnect> synthesized.


Synthesizing Unit <TestQuatroconnwithLeon>.
    Related source file is "C:/NOC11/TestswithLeon4/LEONGILL/TestQuatroconnwithLeon.vhd".
WARNING:Xst:1306 - Output <ce2out> is never assigned.
Unit <TestQuatroconnwithLeon> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 69
 11x32-bit single-port RAM                             : 1
 512x16-bit single-port RAM                            : 4
 512x256-bit single-port RAM                           : 4
 512x288-bit single-port RAM                           : 8
 512x3-bit single-port RAM                             : 4
 512x32-bit dual-port RAM                              : 47
 512x32-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 5
# Counters                                             : 4
 8-bit up counter                                      : 4
# Registers                                            : 488
 1-bit register                                        : 117
 2-bit register                                        : 1
 3-bit register                                        : 7
 32-bit register                                       : 328
 4-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 30
# Latches                                              : 12
 32-bit latch                                          : 12
# Comparators                                          : 120
 32-bit comparator greatequal                          : 18
 32-bit comparator greater                             : 32
 32-bit comparator less                                : 57
 32-bit comparator lessequal                           : 11
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 20
 1-bit 8-to-1 multiplexer                              : 16
 32-bit 8-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_1/XLXI_11/state> on signal <state[1:6]> with gray encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_3/XLXI_11/state> on signal <state[1:6]> with gray encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_4/XLXI_11/state> on signal <state[1:6]> with gray encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_5/XLXI_11/state> on signal <state[1:6]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s_1   | 000000
 s_2   | 000001
 s_3   | 000011
 s_4   | 000010
 s_5   | 000110
 s_6   | 000111
 s_7   | 000101
 s_8   | 000100
 s_9   | 001100
 s_10  | 001101
 s_11  | 001111
 s_12  | 001110
 s_13  | 001010
 s_14  | 001011
 s_15  | 001001
 s_16  | 001000
 s_17  | 011000
 s_18  | 011001
 s_19  | 011011
 s_20  | 011010
 s_21  | 011110
 s_22  | 011111
 s_23  | 011101
 s_24  | 011100
 s_25  | 010100
 s_26  | 010101
 s_27  | 010111
 s_28  | 010110
 s_29  | 010010
 s_30  | 010011
 s_31  | 010001
 s_32  | 010000
 s_33  | 110000
 s_34  | 110001
-------------------
Optimizing FSM <FRM4X/XLXI_6/XLXI_17/state> on signal <state[1:248]> with speed1 encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_18/state> on signal <state[1:248]> with speed1 encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_19/state> on signal <state[1:248]> with speed1 encoding.
Optimizing FSM <FRM4X/XLXI_6/XLXI_20/state> on signal <state[1:248]> with speed1 encoding.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 State       | Encoding
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 s_1a        | 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1b        | 00000000000000000000000000000000000100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1c        | 00000000000000000000000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1d        | 00000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1e        | 00000000000000000000000000000000000000100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1h        | 00000000000000000000000000000000000000010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1f        | 00000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1simple   | 00000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_2simple   | 00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_3simple   | 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_4simple   | 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_5simple   | 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_6simple   | 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_7simple   | 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_8simple   | 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_9simple   | 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_10simple  | 00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_11simple  | 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_12simple  | 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_13simple  | 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_14simple  | 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_15simple  | 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_16simple  | 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_17simple  | 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_18simple  | 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_19simple  | 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_20simple  | 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_21simple  | 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_22simple  | 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_23simple  | 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_24simple  | 00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_25simple  | 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_26simple  | 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_27simple  | 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_28simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_29simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_30simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_31simple  | 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_32simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_33simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_34simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_35simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_36simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_37simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_38simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_39simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_40simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_41simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_42simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_43simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_44simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_45simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_46simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_47simple  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_48simple  | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1dimer    | 00000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_2dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_3dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_4dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_5dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_6dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_7dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_8dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_9dimer    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_10dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_11dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_12dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_13dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_14dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_15dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_16dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_17dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_18dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_19dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_20dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_21dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_22dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_23dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_24dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_25dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_26dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_27dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_28dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_29dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_30dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_31dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_32dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_33dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_34dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_35dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_36dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_37dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_38dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_39dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_40dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_41dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_42dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_43dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_44dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_45dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_46dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_47dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_48dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_49dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_50dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_51dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_52dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_53dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_54dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_55dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_56dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_57dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_58dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_59dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_60dimer   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_61dimer   | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1dimer2   | 00000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_2dimer2   | 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_3dimer2   | 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_4dimer2   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 s_5dimer2   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 s_6dimer2   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 s_7dimer2   | 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_8dimer2   | 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_9dimer2   | 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_10dimer2  | 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_11dimer2  | 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_12dimer2  | 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_13dimer2  | 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_14dimer2  | 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_15dimer2  | 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_16dimer2  | 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_17dimer2  | 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_18dimer2  | 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_19dimer2  | 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_20dimer2  | 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_21dimer2  | 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_22dimer2  | 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_23dimer2  | 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_24dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 s_25dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 s_26dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 s_27dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 s_28dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 s_29dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 s_30dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 s_31dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 s_32dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 s_33dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 s_34dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 s_35dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 s_36dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 s_37dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 s_38dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 s_39dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 s_40dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 s_41dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 s_42dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 s_43dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 s_44dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 s_45dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 s_46dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 s_47dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 s_48dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 s_49dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 s_50dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 s_51dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 s_52dimer2  | 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_53dimer2  | 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_54dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 s_55dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 s_56dimer2  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 s_57dimer2  | 10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_58dimer2  | 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_59dimer2  | 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_60dimer2  | 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_61dimer2  | 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_62dimer2  | 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_63dimer2  | 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_64dimer2  | 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_65dimer2  | 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_66dimer2  | 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_67dimer2  | 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_68dimer2  | 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_69dimer2  | 00000000000000000000000000001000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_1simple3  | 00000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_2simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_3simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_4simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_5simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_6simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_7simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_8simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_9simple3  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_10simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_11simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_12simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_13simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_14simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_15simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_16simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_17simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 s_18simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 s_19simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 s_20simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 s_21simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 s_22simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 s_23simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 s_24simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 s_25simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 s_26simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 s_27simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 s_28simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 s_29simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 s_30simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 s_31simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 s_32simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 s_33simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 s_34simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 s_35simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 s_36simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 s_37simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 s_38simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 s_39simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 s_40simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 s_41simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 s_42simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 s_43simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 s_44simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 s_45simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 s_46simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 s_47simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 s_48simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 s_49simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 s_50simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 s_51simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 s_52simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 s_53simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 s_54simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 s_55simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 s_56simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 s_57simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 s_58simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 s_59simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 s_60simple3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 s_61simple3 | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
